Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_window_design.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "window_design_cw.ngc"
Output Format                      : NGC
Target Device                      : xc6vsx475t-1ff1759

---- Source Options
Entity Name                        : window_design_cw
Top Module Name                    : window_design_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" into library work
Parsing entity <cntr_11_0_194d0b827fc4f25b>.
Parsing architecture <cntr_11_0_194d0b827fc4f25b_a> of entity <cntr_11_0_194d0b827fc4f25b>.
Parsing entity <mult_11_2_91a8474c05889d6d>.
Parsing architecture <mult_11_2_91a8474c05889d6d_a> of entity <mult_11_2_91a8474c05889d6d>.
Parsing entity <addsb_11_0_f454c284b642f5dc>.
Parsing architecture <addsb_11_0_f454c284b642f5dc_a> of entity <addsb_11_0_f454c284b642f5dc>.
Parsing entity <addsb_11_0_41035397f321bdbe>.
Parsing architecture <addsb_11_0_41035397f321bdbe_a> of entity <addsb_11_0_41035397f321bdbe>.
Parsing entity <addsb_11_0_eef67c1cc12cdbba>.
Parsing architecture <addsb_11_0_eef67c1cc12cdbba_a> of entity <addsb_11_0_eef67c1cc12cdbba>.
Parsing entity <fr_cmplr_v5_0_46baa3903c43d72d>.
Parsing architecture <fr_cmplr_v5_0_46baa3903c43d72d_a> of entity <fr_cmplr_v5_0_46baa3903c43d72d>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <concat_83e473517e>.
Parsing architecture <behavior> of entity <concat_83e473517e>.
Parsing entity <inverter_e2b989a05e>.
Parsing architecture <behavior> of entity <inverter_e2b989a05e>.
Parsing entity <reinterpret_4389dc89bf>.
Parsing architecture <behavior> of entity <reinterpret_4389dc89bf>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <addsub_b6a1641fbc>.
Parsing architecture <behavior> of entity <addsub_b6a1641fbc>.
Parsing entity <xladdsub_window_design>.
Parsing architecture <behavior> of entity <xladdsub_window_design>.
Parsing entity <constant_aeacade12d>.
Parsing architecture <behavior> of entity <constant_aeacade12d>.
Parsing entity <mult_d0831ce8f1>.
Parsing architecture <behavior> of entity <mult_d0831ce8f1>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <constant_6a1bb6dda6>.
Parsing architecture <behavior> of entity <constant_6a1bb6dda6>.
Parsing entity <delay_e18fb31a3d>.
Parsing architecture <behavior> of entity <delay_e18fb31a3d>.
Parsing entity <concat_8e53793314>.
Parsing architecture <behavior> of entity <concat_8e53793314>.
Parsing entity <reinterpret_d51df7ac30>.
Parsing architecture <behavior> of entity <reinterpret_d51df7ac30>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <shift_92df6a3714>.
Parsing architecture <behavior> of entity <shift_92df6a3714>.
Parsing entity <addsub_c13097e33e>.
Parsing architecture <behavior> of entity <addsub_c13097e33e>.
Parsing entity <concat_1d98d96b58>.
Parsing architecture <behavior> of entity <concat_1d98d96b58>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <mux_4fe5face7f>.
Parsing architecture <behavior> of entity <mux_4fe5face7f>.
Parsing entity <reinterpret_9306b5127f>.
Parsing architecture <behavior> of entity <reinterpret_9306b5127f>.
Parsing entity <reinterpret_dc139e7f7a>.
Parsing architecture <behavior> of entity <reinterpret_dc139e7f7a>.
Parsing entity <constant_95b0f967bc>.
Parsing architecture <behavior> of entity <constant_95b0f967bc>.
Parsing entity <xlmult_window_design>.
Parsing architecture <behavior> of entity <xlmult_window_design>.
Parsing entity <reinterpret_151459306d>.
Parsing architecture <behavior> of entity <reinterpret_151459306d>.
Parsing entity <delay_ebec135d8a>.
Parsing architecture <behavior> of entity <delay_ebec135d8a>.
Parsing entity <delay_4246ea65a9>.
Parsing architecture <behavior> of entity <delay_4246ea65a9>.
Parsing entity <delay_2b0feb00fb>.
Parsing architecture <behavior> of entity <delay_2b0feb00fb>.
Parsing entity <reinterpret_c5d4d59b73>.
Parsing architecture <behavior> of entity <reinterpret_c5d4d59b73>.
Parsing entity <delay_9bb25f1d93>.
Parsing architecture <behavior> of entity <delay_9bb25f1d93>.
Parsing entity <xlpassthrough>.
Parsing architecture <passthrough_arch> of entity <xlpassthrough>.
Parsing entity <reinterpret_7025463ea8>.
Parsing architecture <behavior> of entity <reinterpret_7025463ea8>.
Parsing entity <delay_21355083c1>.
Parsing architecture <behavior> of entity <delay_21355083c1>.
Parsing entity <reinterpret_112d91c147>.
Parsing architecture <behavior> of entity <reinterpret_112d91c147>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_dfe2dded7f>.
Parsing architecture <behavior> of entity <logical_dfe2dded7f>.
Parsing entity <delay_aab7b18c27>.
Parsing architecture <behavior> of entity <delay_aab7b18c27>.
Parsing entity <delay_f2e1b0f073>.
Parsing architecture <behavior> of entity <delay_f2e1b0f073>.
Parsing entity <logical_a6d07705dd>.
Parsing architecture <behavior> of entity <logical_a6d07705dd>.
Parsing entity <relational_8e44c96cea>.
Parsing architecture <behavior> of entity <relational_8e44c96cea>.
Parsing entity <xlcounter_free_window_design>.
Parsing architecture <behavior> of entity <xlcounter_free_window_design>.
Parsing entity <xlfir_compiler_72c9f64b9625c0a72ab140f38cba98f3>.
Parsing architecture <behavior> of entity <xlfir_compiler_72c9f64b9625c0a72ab140f38cba98f3>.
Parsing entity <conv_entity_52c0a156d0>.
Parsing architecture <structural> of entity <conv_entity_52c0a156d0>.
Parsing entity <adc_entity_978c1545ab>.
Parsing architecture <structural> of entity <adc_entity_978c1545ab>.
Parsing entity <adder_tree1_entity_3cfd7215cc>.
Parsing architecture <structural> of entity <adder_tree1_entity_3cfd7215cc>.
Parsing entity <fir_tap1_entity_b0f2afd966>.
Parsing architecture <structural> of entity <fir_tap1_entity_b0f2afd966>.
Parsing entity <fir_tap4_entity_8f6d18b1c2>.
Parsing architecture <structural> of entity <fir_tap4_entity_8f6d18b1c2>.
Parsing entity <fir_col1_entity_37de36d5c8>.
Parsing architecture <structural> of entity <fir_col1_entity_37de36d5c8>.
Parsing entity <fir_col2_entity_8bd558b6ea>.
Parsing architecture <structural> of entity <fir_col2_entity_8bd558b6ea>.
Parsing entity <fir_tap1_entity_97abae6d2a>.
Parsing architecture <structural> of entity <fir_tap1_entity_97abae6d2a>.
Parsing entity <fir_col4_entity_c6201ecb05>.
Parsing architecture <structural> of entity <fir_col4_entity_c6201ecb05>.
Parsing entity <imag_sum_entity_d41c0d1bd4>.
Parsing architecture <structural> of entity <imag_sum_entity_d41c0d1bd4>.
Parsing entity <real_sum_entity_0b726b81e6>.
Parsing architecture <structural> of entity <real_sum_entity_0b726b81e6>.
Parsing entity <ri_to_c_entity_c333afd3e6>.
Parsing architecture <structural> of entity <ri_to_c_entity_c333afd3e6>.
Parsing entity <dec_fir_entity_850ff09567>.
Parsing architecture <structural> of entity <dec_fir_entity_850ff09567>.
Parsing entity <calc_add_entity_dc8690c7a8>.
Parsing architecture <structural> of entity <calc_add_entity_dc8690c7a8>.
Parsing entity <munge_in_entity_0ade437671>.
Parsing architecture <structural> of entity <munge_in_entity_0ade437671>.
Parsing entity <munge_out_entity_f808bbe6a6>.
Parsing architecture <structural> of entity <munge_out_entity_f808bbe6a6>.
Parsing entity <shared_bram_entity_d7dbb26ea4>.
Parsing architecture <structural> of entity <shared_bram_entity_d7dbb26ea4>.
Parsing entity <lo_0_entity_059817023a>.
Parsing architecture <structural> of entity <lo_0_entity_059817023a>.
Parsing entity <shared_bram_entity_7002704b30>.
Parsing architecture <structural> of entity <shared_bram_entity_7002704b30>.
Parsing entity <lo_1_entity_6953ea7b99>.
Parsing architecture <structural> of entity <lo_1_entity_6953ea7b99>.
Parsing entity <shared_bram_entity_7af2ea86f3>.
Parsing architecture <structural> of entity <shared_bram_entity_7af2ea86f3>.
Parsing entity <lo_2_entity_bbe0f5f1df>.
Parsing architecture <structural> of entity <lo_2_entity_bbe0f5f1df>.
Parsing entity <shared_bram_entity_fe3908d994>.
Parsing architecture <structural> of entity <shared_bram_entity_fe3908d994>.
Parsing entity <lo_3_entity_cfd3924168>.
Parsing architecture <structural> of entity <lo_3_entity_cfd3924168>.
Parsing entity <mixer_cnt_entity_58b831e965>.
Parsing architecture <structural> of entity <mixer_cnt_entity_58b831e965>.
Parsing entity <pol1_window1_dout_entity_f5d4f52ec9>.
Parsing architecture <structural> of entity <pol1_window1_dout_entity_f5d4f52ec9>.
Parsing entity <pol1_window1_sync_entity_8b9c47d6fa>.
Parsing architecture <structural> of entity <pol1_window1_sync_entity_8b9c47d6fa>.
Parsing entity <posedge9_entity_e57028250a>.
Parsing architecture <structural> of entity <posedge9_entity_e57028250a>.
Parsing entity <window_design>.
Parsing architecture <structural> of entity <window_design>.
Parsing VHDL file "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_window_design>.
Parsing architecture <structural> of entity <default_clock_driver_window_design>.
Parsing entity <window_design_cw>.
Parsing architecture <structural> of entity <window_design_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <window_design_cw> (architecture <structural>) from library <work>.

Elaborating entity <default_clock_driver_window_design> (architecture <structural>) from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2412: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <window_design> (architecture <structural>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 8680: Assignment to window_design_adc_user_data_valid_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 8686: Assignment to window_design_adc_user_dataq1_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 8688: Assignment to window_design_adc_user_dataq3_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 8689: Assignment to window_design_adc_user_outofrangei0_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 8690: Assignment to window_design_adc_user_outofrangei1_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 8691: Assignment to window_design_adc_user_outofrangeq0_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 8692: Assignment to window_design_adc_user_outofrangeq1_net ignored, since the identifier is never used

Elaborating entity <adc_entity_978c1545ab> (architecture <structural>) from library <work>.

Elaborating entity <conv_entity_52c0a156d0> (architecture <structural>) from library <work>.

Elaborating entity <concat_83e473517e> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e2b989a05e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2578: Assignment to op_mem_22_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2572: Net <op_mem_22_20_front_din[0]> does not have a driver.

Elaborating entity <reinterpret_4389dc89bf> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dec_fir_entity_850ff09567> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2175: <srl16e> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2187: <fde> remains a black-box since it has no binding entity.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <fir_col1_entity_37de36d5c8> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_3cfd7215cc> (architecture <structural>) from library <work>.

Elaborating entity <addsub_b6a1641fbc> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2724: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2736: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 2423: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <xladdsub_window_design> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_f454c284b642f5dc> (architecture <addsb_11_0_f454c284b642f5dc_a>) from library <work>.

Elaborating entity <fir_tap1_entity_b0f2afd966> (architecture <structural>) from library <work>.

Elaborating entity <constant_aeacade12d> (architecture <behavior>) from library <work>.

Elaborating entity <mult_d0831ce8f1> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <fir_tap4_entity_8f6d18b1c2> (architecture <structural>) from library <work>.

Elaborating entity <constant_6a1bb6dda6> (architecture <behavior>) from library <work>.

Elaborating entity <fir_col2_entity_8bd558b6ea> (architecture <structural>) from library <work>.

Elaborating entity <fir_col4_entity_c6201ecb05> (architecture <structural>) from library <work>.

Elaborating entity <fir_tap1_entity_97abae6d2a> (architecture <structural>) from library <work>.

Elaborating entity <imag_sum_entity_d41c0d1bd4> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_window_design> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_eef67c1cc12cdbba> (architecture <addsb_11_0_eef67c1cc12cdbba_a>) from library <work>.

Elaborating entity <xladdsub_window_design> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_41035397f321bdbe> (architecture <addsb_11_0_41035397f321bdbe_a>) from library <work>.

Elaborating entity <real_sum_entity_0b726b81e6> (architecture <structural>) from library <work>.

Elaborating entity <delay_e18fb31a3d> (architecture <behavior>) from library <work>.

Elaborating entity <ri_to_c_entity_c333afd3e6> (architecture <structural>) from library <work>.

Elaborating entity <concat_8e53793314> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_d51df7ac30> (architecture <behavior>) from library <work>.

Elaborating entity <shift_92df6a3714> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3568: Assignment to op_mem_46_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3562: Net <op_mem_46_20_front_din[44]> does not have a driver.

Elaborating entity <delay_aab7b18c27> (architecture <behavior>) from library <work>.

Elaborating entity <delay_f2e1b0f073> (architecture <behavior>) from library <work>.

Elaborating entity <xlfir_compiler_72c9f64b9625c0a72ab140f38cba98f3> (architecture <behavior>) from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <fr_cmplr_v5_0_46baa3903c43d72d> (architecture <fr_cmplr_v5_0_46baa3903c43d72d_a>) from library <work>.

Elaborating entity <lo_0_entity_059817023a> (architecture <structural>) from library <work>.

Elaborating entity <constant_95b0f967bc> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_ebec135d8a> (architecture <behavior>) from library <work>.

Elaborating entity <delay_4246ea65a9> (architecture <behavior>) from library <work>.

Elaborating entity <xlmult_window_design> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3960: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3962: Assignment to nd ignored, since the identifier is never used

Elaborating entity <mult_11_2_91a8474c05889d6d> (architecture <>) from library <work>.

Elaborating entity <reinterpret_151459306d> (architecture <behavior>) from library <work>.

Elaborating entity <shared_bram_entity_d7dbb26ea4> (architecture <structural>) from library <work>.

Elaborating entity <calc_add_entity_dc8690c7a8> (architecture <structural>) from library <work>.

Elaborating entity <addsub_c13097e33e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3626: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3637: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3649: Assignment to prev_mode_93_22 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3606: Net <op_mem_91_20_front_din[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 3612: Net <cout_mem_92_22_front_din[0]> does not have a driver.

Elaborating entity <concat_1d98d96b58> (architecture <behavior>) from library <work>.

Elaborating entity <constant_963ed6358a> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mux_4fe5face7f> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <munge_in_entity_0ade437671> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_9306b5127f> (architecture <behavior>) from library <work>.

Elaborating entity <munge_out_entity_f808bbe6a6> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_dc139e7f7a> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <lo_1_entity_6953ea7b99> (architecture <structural>) from library <work>.

Elaborating entity <shared_bram_entity_7002704b30> (architecture <structural>) from library <work>.

Elaborating entity <lo_2_entity_bbe0f5f1df> (architecture <structural>) from library <work>.

Elaborating entity <shared_bram_entity_7af2ea86f3> (architecture <structural>) from library <work>.

Elaborating entity <lo_3_entity_cfd3924168> (architecture <structural>) from library <work>.

Elaborating entity <shared_bram_entity_fe3908d994> (architecture <structural>) from library <work>.

Elaborating entity <logical_a6d07705dd> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_window_design> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_194d0b827fc4f25b> (architecture <>) from library <work>.

Elaborating entity <mixer_cnt_entity_58b831e965> (architecture <structural>) from library <work>.

Elaborating entity <delay_2b0feb00fb> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_c5d4d59b73> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_window1_dout_entity_f5d4f52ec9> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_9bb25f1d93> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_7025463ea8> (architecture <behavior>) from library <work>.

Elaborating entity <pol1_window1_sync_entity_8b9c47d6fa> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_21355083c1> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_112d91c147> (architecture <behavior>) from library <work>.

Elaborating entity <posedge9_entity_e57028250a> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <logical_dfe2dded7f> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e5b38cca3b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:871 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 4316: Using initial value false for op_mem_22_20_front_din since it is never assigned
WARNING:HDLCompiler:1127 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" Line 4322: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating entity <relational_8e44c96cea> (architecture <behavior>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <window_design_cw>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd".
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x84>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_200_sg_x2>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <window_design_cw> synthesized.

Synthesizing Unit <default_clock_driver_window_design>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd" line 387: Output port <clr> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd" line 402: Output port <clr> of the instance <xlclockdriver_200> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd" line 402: Output port <ce_logic> of the instance <xlclockdriver_200> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_window_design> synthesized.

Synthesizing Unit <xlclockdriver_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
    Summary:
	no macro.
Unit <xlclockdriver_1> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <xlclockdriver_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design_cw.vhd".
        period = 200
        log_2_period = 8
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec(5)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec(4)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec(3)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec(2)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec(1)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec(0)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic(5)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic(4)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic(3)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic(2)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic(1)>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic(0)>.
    Found 8-bit register for signal <clk_num>.
    Found 8-bit adder for signal <clk_num[7]_GND_10_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <xlclockdriver_2> synthesized.

Synthesizing Unit <window_design>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <window_design_adc_user_dataq1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <window_design_adc_user_dataq3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <window_design_adc_user_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <window_design_adc_user_outofrangei0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <window_design_adc_user_outofrangei1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <window_design_adc_user_outofrangeq0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <window_design_adc_user_outofrangeq1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 8791: Output port <rdy> of the instance <fir_compiler_5_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 8791: Output port <rfd> of the instance <fir_compiler_5_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 8805: Output port <rdy> of the instance <fir_compiler_5_0_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 8805: Output port <rfd> of the instance <fir_compiler_5_0_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <window_design> synthesized.

Synthesizing Unit <adc_entity_978c1545ab>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <adc_entity_978c1545ab> synthesized.

Synthesizing Unit <conv_entity_52c0a156d0>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <conv_entity_52c0a156d0> synthesized.

Synthesizing Unit <concat_83e473517e>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_83e473517e> synthesized.

Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <op_mem_22_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <inverter_e2b989a05e> synthesized.

Synthesizing Unit <reinterpret_4389dc89bf>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4389dc89bf> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        new_msb = 7
        new_lsb = 7
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        new_msb = 6
        new_lsb = 0
        x_width = 8
        y_width = 7
WARNING:Xst:647 - Input <x<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <dec_fir_entity_850ff09567>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <dec_fir_entity_850ff09567> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 45
        din_bin_pt = 39
        din_arith = 2
        dout_width = 8
        dout_bin_pt = 7
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 2
        quantization = 2
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 45
        din_bin_pt = 39
        din_arith = 2
        dout_width = 8
        dout_bin_pt = 7
        dout_arith = 2
        quantization = 2
        overflow = 1
    Found 15-bit adder for signal <n0007> created at line 1420.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 8
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 8
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        latency = 6
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        latency = 6
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        latency = 6
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <fir_col1_entity_37de36d5c8>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <fir_col1_entity_37de36d5c8> synthesized.

Synthesizing Unit <adder_tree1_entity_3cfd7215cc>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 4986: Output port <c_out> of the instance <addr3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_tree1_entity_3cfd7215cc> synthesized.

Synthesizing Unit <addsub_b6a1641fbc>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 2737: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 42-bit register for signal <op_mem_91_20(0)>.
    Found 42-bit adder for signal <internal_s_69_5_addsub> created at line 2751.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
Unit <addsub_b6a1641fbc> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 3
        init_index = 2
        init_value = "010"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 3
        init_index = 2
        init_value = "010"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <xladdsub_window_design_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        core_name0 = "addsb_11_0_f454c284b642f5dc"
        a_width = 42
        a_bin_pt = 39
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 42
        b_bin_pt = 39
        b_arith = 2
        s_width = 43
        s_bin_pt = 39
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 43
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 1
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 43
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_window_design_1> synthesized.

Synthesizing Unit <fir_tap1_entity_b0f2afd966>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <fir_tap1_entity_b0f2afd966> synthesized.

Synthesizing Unit <constant_aeacade12d>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_aeacade12d> synthesized.

Synthesizing Unit <mult_d0831ce8f1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 41-bit register for signal <op_mem_65_20(1)>.
    Found 41-bit register for signal <op_mem_65_20(0)>.
    Found 25x16-bit multiplier for signal <mult_46_56> created at line 3086.
    Summary:
	inferred   1 Multiplier(s).
	inferred  82 D-type flip-flop(s).
Unit <mult_d0831ce8f1> synthesized.

Synthesizing Unit <xlregister>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        d_width = 16
        init_value = "0000000000000000"
    Summary:
	no macro.
Unit <xlregister> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 16
        init_index = 2
        init_value = "0000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 16
        init_index = 2
        init_value = "0000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <fir_tap4_entity_8f6d18b1c2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <fir_tap4_entity_8f6d18b1c2> synthesized.

Synthesizing Unit <constant_6a1bb6dda6>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6a1bb6dda6> synthesized.

Synthesizing Unit <fir_col2_entity_8bd558b6ea>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <fir_col2_entity_8bd558b6ea> synthesized.

Synthesizing Unit <fir_col4_entity_c6201ecb05>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <fir_col4_entity_c6201ecb05> synthesized.

Synthesizing Unit <fir_tap1_entity_97abae6d2a>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <fir_tap1_entity_97abae6d2a> synthesized.

Synthesizing Unit <imag_sum_entity_d41c0d1bd4>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 5731: Output port <c_out> of the instance <addr1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 5763: Output port <c_out> of the instance <addr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 5795: Output port <c_out> of the instance <addr3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <imag_sum_entity_d41c0d1bd4> synthesized.

Synthesizing Unit <xladdsub_window_design_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        core_name0 = "addsb_11_0_eef67c1cc12cdbba"
        a_width = 43
        a_bin_pt = 39
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 43
        b_bin_pt = 39
        b_arith = 2
        s_width = 44
        s_bin_pt = 39
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 44
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 1
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 44
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_window_design_2> synthesized.

Synthesizing Unit <xladdsub_window_design_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        core_name0 = "addsb_11_0_41035397f321bdbe"
        a_width = 44
        a_bin_pt = 39
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 44
        b_bin_pt = 39
        b_arith = 2
        s_width = 45
        s_bin_pt = 39
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 45
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 1
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 45
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_window_design_3> synthesized.

Synthesizing Unit <real_sum_entity_0b726b81e6>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 5872: Output port <c_out> of the instance <addr1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 5904: Output port <c_out> of the instance <addr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 5936: Output port <c_out> of the instance <addr3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <real_sum_entity_0b726b81e6> synthesized.

Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.

Synthesizing Unit <ri_to_c_entity_c333afd3e6>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_c333afd3e6> synthesized.

Synthesizing Unit <concat_8e53793314>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_8e53793314> synthesized.

Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d51df7ac30> synthesized.

Synthesizing Unit <shift_92df6a3714>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <op_mem_46_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <shift_92df6a3714> synthesized.

Synthesizing Unit <delay_aab7b18c27>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_aab7b18c27> synthesized.

Synthesizing Unit <delay_f2e1b0f073>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <op_mem_20_24(1)>.
    Found 11-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <delay_f2e1b0f073> synthesized.

Synthesizing Unit <xlfir_compiler_72c9f64b9625c0a72ab140f38cba98f3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk_logic_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_72c9f64b9625c0a72ab140f38cba98f3> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 16
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 16
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_5> synthesized.

Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_5> synthesized.

Synthesizing Unit <lo_0_entity_059817023a>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <lo_0_entity_059817023a> synthesized.

Synthesizing Unit <constant_95b0f967bc>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_95b0f967bc> synthesized.

Synthesizing Unit <xlslice_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        new_msb = 15
        new_lsb = 0
        x_width = 32
        y_width = 16
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_3> synthesized.

Synthesizing Unit <delay_ebec135d8a>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_ebec135d8a> synthesized.

Synthesizing Unit <delay_4246ea65a9>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <delay_4246ea65a9> synthesized.

Synthesizing Unit <xlmult_window_design>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        core_name0 = "mult_11_2_91a8474c05889d6d"
        a_width = 8
        a_bin_pt = 7
        a_arith = 2
        b_width = 16
        b_bin_pt = 15
        b_arith = 2
        p_width = 16
        p_bin_pt = 15
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 8
        c_b_width = 16
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 8
        multsign = 2
        c_output_width = 24
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_window_design> synthesized.

Synthesizing Unit <reinterpret_151459306d>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_151459306d> synthesized.

Synthesizing Unit <shared_bram_entity_d7dbb26ea4>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <shared_bram_entity_d7dbb26ea4> synthesized.

Synthesizing Unit <calc_add_entity_dc8690c7a8>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <calc_add_entity_dc8690c7a8> synthesized.

Synthesizing Unit <addsub_c13097e33e>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd" line 3650: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <op_mem_91_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cout_mem_92_22_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit subtractor for signal <n0021> created at line 3664.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c13097e33e> synthesized.

Synthesizing Unit <concat_1d98d96b58>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_1d98d96b58> synthesized.

Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_963ed6358a> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 11
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 11
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<10:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <xlslice_4>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 10
        y_width = 1
WARNING:Xst:647 - Input <x<9:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_4> synthesized.

Synthesizing Unit <xlslice_5>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        new_msb = 9
        new_lsb = 1
        x_width = 10
        y_width = 9
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_5> synthesized.

Synthesizing Unit <mux_4fe5face7f>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4fe5face7f> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 10
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 10
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 18
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_func_call_4>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 18
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_4> synthesized.

Synthesizing Unit <xlconvert_5>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 18
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_5> synthesized.

Synthesizing Unit <convert_func_call_5>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 18
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<17:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_5> synthesized.

Synthesizing Unit <munge_in_entity_0ade437671>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <munge_in_entity_0ade437671> synthesized.

Synthesizing Unit <reinterpret_9306b5127f>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9306b5127f> synthesized.

Synthesizing Unit <munge_out_entity_f808bbe6a6>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <munge_out_entity_f808bbe6a6> synthesized.

Synthesizing Unit <reinterpret_dc139e7f7a>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_dc139e7f7a> synthesized.

Synthesizing Unit <xlslice_6>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        new_msb = 31
        new_lsb = 16
        x_width = 32
        y_width = 16
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_6> synthesized.

Synthesizing Unit <lo_1_entity_6953ea7b99>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <lo_1_entity_6953ea7b99> synthesized.

Synthesizing Unit <shared_bram_entity_7002704b30>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <shared_bram_entity_7002704b30> synthesized.

Synthesizing Unit <lo_2_entity_bbe0f5f1df>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <lo_2_entity_bbe0f5f1df> synthesized.

Synthesizing Unit <shared_bram_entity_7af2ea86f3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <shared_bram_entity_7af2ea86f3> synthesized.

Synthesizing Unit <lo_3_entity_cfd3924168>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <lo_3_entity_cfd3924168> synthesized.

Synthesizing Unit <shared_bram_entity_fe3908d994>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <shared_bram_entity_fe3908d994> synthesized.

Synthesizing Unit <logical_a6d07705dd>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_a6d07705dd> synthesized.

Synthesizing Unit <xlcounter_free_window_design>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        core_name0 = "cntr_11_0_194d0b827fc4f25b"
        op_width = 11
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_window_design> synthesized.

Synthesizing Unit <mixer_cnt_entity_58b831e965>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <mixer_cnt_entity_58b831e965> synthesized.

Synthesizing Unit <delay_2b0feb00fb>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_2b0feb00fb> synthesized.

Synthesizing Unit <reinterpret_c5d4d59b73>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_c5d4d59b73> synthesized.

Synthesizing Unit <xlslice_7>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        new_msb = 31
        new_lsb = 0
        x_width = 32
        y_width = 32
    Summary:
	no macro.
Unit <xlslice_7> synthesized.

Synthesizing Unit <pol1_window1_dout_entity_f5d4f52ec9>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <pol1_window1_dout_entity_f5d4f52ec9> synthesized.

Synthesizing Unit <xlpassthrough_1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 16
        dout_width = 16
    Summary:
	no macro.
Unit <xlpassthrough_1> synthesized.

Synthesizing Unit <xlconvert_6>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 16
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_6> synthesized.

Synthesizing Unit <convert_func_call_6>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 16
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_6> synthesized.

Synthesizing Unit <delay_9bb25f1d93>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_9bb25f1d93> synthesized.

Synthesizing Unit <reinterpret_7025463ea8>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_7025463ea8> synthesized.

Synthesizing Unit <pol1_window1_sync_entity_8b9c47d6fa>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <pol1_window1_sync_entity_8b9c47d6fa> synthesized.

Synthesizing Unit <xlpassthrough_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 1
        dout_width = 1
    Summary:
	no macro.
Unit <xlpassthrough_2> synthesized.

Synthesizing Unit <xlconvert_7>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_7> synthesized.

Synthesizing Unit <convert_func_call_7>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_7> synthesized.

Synthesizing Unit <delay_21355083c1>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_21355083c1> synthesized.

Synthesizing Unit <reinterpret_112d91c147>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_112d91c147> synthesized.

Synthesizing Unit <posedge9_entity_e57028250a>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
    Summary:
	no macro.
Unit <posedge9_entity_e57028250a> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_3> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
        width = 1
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <logical_dfe2dded7f>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_dfe2dded7f> synthesized.

Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_e5b38cca3b> synthesized.

Synthesizing Unit <relational_8e44c96cea>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/sysgen/synth_model/window_design.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 32-bit comparator equal for signal <result_12_3_rel> created at line 4536
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_8e44c96cea> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 64
 25x16-bit multiplier                                  : 64
# Adders/Subtractors                                   : 41
 15-bit adder                                          : 4
 4-bit subtractor                                      : 4
 42-bit adder                                          : 32
 8-bit adder                                           : 1
# Registers                                            : 197
 1-bit register                                        : 1
 11-bit register                                       : 2
 16-bit register                                       : 20
 2-bit register                                        : 2
 41-bit register                                       : 128
 42-bit register                                       : 32
 6-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 4

=========================================================================
WARNING:Xst:638 - in unit xlclockdriver_2 Conflict on KEEP property on signal ce_vec_logic(5) and ce_vec(5) ce_vec(5) signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Reading core <mult_11_2_91a8474c05889d6d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_f454c284b642f5dc.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_eef67c1cc12cdbba.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_41035397f321bdbe.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <fr_cmplr_v5_0_46baa3903c43d72d.ngc>.
Reading core <cntr_11_0_194d0b827fc4f25b.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <mult_11_2_91a8474c05889d6d> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_f454c284b642f5dc> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_eef67c1cc12cdbba> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_41035397f321bdbe> for timing and area information for instance <comp2.core_instance2>.
Loading core <fr_cmplr_v5_0_46baa3903c43d72d> for timing and area information for instance <fr_cmplr_v5_0_46baa3903c43d72d_instance>.
Loading core <cntr_11_0_194d0b827fc4f25b> for timing and area information for instance <comp0.core_instance0>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

Synthesizing (advanced) Unit <fir_col2_entity_8bd558b6ea>.
	Multiplier <fir_tap1_a53f79f184/mult1/Mmult_mult_46_56> in block <fir_col2_entity_8bd558b6ea> and adder/subtractor <adder_tree2_f473c8aff6/addr1/Madd_internal_s_69_5_addsub> in block <fir_col2_entity_8bd558b6ea> are combined into a MAC<fir_tap1_a53f79f184/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap1_a53f79f184/mult1/op_mem_65_20_1> in block <fir_col2_entity_8bd558b6ea>, <adder_tree2_f473c8aff6/addr1/op_mem_91_20_0> in block <fir_col2_entity_8bd558b6ea>.
	Multiplier <fir_tap1_a53f79f184/mult0/Mmult_mult_46_56> in block <fir_col2_entity_8bd558b6ea> and adder/subtractor <adder_tree1_54592766a6/addr1/Madd_internal_s_69_5_addsub> in block <fir_col2_entity_8bd558b6ea> are combined into a MAC<fir_tap1_a53f79f184/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap1_a53f79f184/mult0/op_mem_65_20_1> in block <fir_col2_entity_8bd558b6ea>, <adder_tree1_54592766a6/addr1/op_mem_91_20_0> in block <fir_col2_entity_8bd558b6ea>.
	Multiplier <fir_tap3_6adf726567/mult1/Mmult_mult_46_56> in block <fir_col2_entity_8bd558b6ea> and adder/subtractor <adder_tree2_f473c8aff6/addr2/Madd_internal_s_69_5_addsub> in block <fir_col2_entity_8bd558b6ea> are combined into a MAC<fir_tap3_6adf726567/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap3_6adf726567/mult1/op_mem_65_20_1> in block <fir_col2_entity_8bd558b6ea>, <adder_tree2_f473c8aff6/addr2/op_mem_91_20_0> in block <fir_col2_entity_8bd558b6ea>.
	Multiplier <fir_tap3_6adf726567/mult0/Mmult_mult_46_56> in block <fir_col2_entity_8bd558b6ea> and adder/subtractor <adder_tree1_54592766a6/addr2/Madd_internal_s_69_5_addsub> in block <fir_col2_entity_8bd558b6ea> are combined into a MAC<fir_tap3_6adf726567/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap3_6adf726567/mult0/op_mem_65_20_1> in block <fir_col2_entity_8bd558b6ea>, <adder_tree1_54592766a6/addr2/op_mem_91_20_0> in block <fir_col2_entity_8bd558b6ea>.
	Found pipelined multiplier on signal <fir_tap2_d4c0bd9df0/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fir_tap2_d4c0bd9df0/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fir_tap4_863fdcb832/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fir_tap4_863fdcb832/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <fir_col2_entity_8bd558b6ea> synthesized (advanced).

Synthesizing (advanced) Unit <fir_col4_entity_c6201ecb05>.
	Multiplier <fir_tap4_aa1eee0604/mult0/Mmult_mult_46_56> in block <fir_col4_entity_c6201ecb05> and adder/subtractor <adder_tree1_aa607d1a82/addr2/Madd_internal_s_69_5_addsub> in block <fir_col4_entity_c6201ecb05> are combined into a MAC<fir_tap4_aa1eee0604/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap4_aa1eee0604/mult0/op_mem_65_20_1> in block <fir_col4_entity_c6201ecb05>, <adder_tree1_aa607d1a82/addr2/op_mem_91_20_0> in block <fir_col4_entity_c6201ecb05>.
	Multiplier <fir_tap4_aa1eee0604/mult1/Mmult_mult_46_56> in block <fir_col4_entity_c6201ecb05> and adder/subtractor <adder_tree2_98a93c0a96/addr2/Madd_internal_s_69_5_addsub> in block <fir_col4_entity_c6201ecb05> are combined into a MAC<fir_tap4_aa1eee0604/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap4_aa1eee0604/mult1/op_mem_65_20_1> in block <fir_col4_entity_c6201ecb05>, <adder_tree2_98a93c0a96/addr2/op_mem_91_20_0> in block <fir_col4_entity_c6201ecb05>.
	Multiplier <fir_tap2_a629a779bb/mult0/Mmult_mult_46_56> in block <fir_col4_entity_c6201ecb05> and adder/subtractor <adder_tree1_aa607d1a82/addr1/Madd_internal_s_69_5_addsub> in block <fir_col4_entity_c6201ecb05> are combined into a MAC<fir_tap2_a629a779bb/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap2_a629a779bb/mult0/op_mem_65_20_1> in block <fir_col4_entity_c6201ecb05>, <adder_tree1_aa607d1a82/addr1/op_mem_91_20_0> in block <fir_col4_entity_c6201ecb05>.
	Multiplier <fir_tap2_a629a779bb/mult1/Mmult_mult_46_56> in block <fir_col4_entity_c6201ecb05> and adder/subtractor <adder_tree2_98a93c0a96/addr1/Madd_internal_s_69_5_addsub> in block <fir_col4_entity_c6201ecb05> are combined into a MAC<fir_tap2_a629a779bb/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <fir_tap2_a629a779bb/mult1/op_mem_65_20_1> in block <fir_col4_entity_c6201ecb05>, <adder_tree2_98a93c0a96/addr1/op_mem_91_20_0> in block <fir_col4_entity_c6201ecb05>.
	Found pipelined multiplier on signal <fir_tap3_f112dd2315/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fir_tap3_f112dd2315/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fir_tap1_97abae6d2a/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fir_tap1_97abae6d2a/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <fir_col4_entity_c6201ecb05> synthesized (advanced).

Synthesizing (advanced) Unit <window_design>.
	Multiplier <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult1/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_2_bbe0f5f1df/delay80/op_mem_20_24_0> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult1/op_mem_65_20_1> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/op_mem_91_20_0> in block <window_design>.
	Multiplier <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult0/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_2_bbe0f5f1df/delay82/op_mem_20_24_0> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult0/op_mem_65_20_1> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/op_mem_91_20_0> in block <window_design>.
	Multiplier <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult1/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_3_cfd3924168/delay80/op_mem_20_24_0> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult1/op_mem_65_20_1> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/op_mem_91_20_0> in block <window_design>.
	Multiplier <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult0/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_3_cfd3924168/delay82/op_mem_20_24_0> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult0/op_mem_65_20_1> in block <window_design>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/op_mem_91_20_0> in block <window_design>.
	Multiplier <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult1/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_0_059817023a/delay80/op_mem_20_24_0> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult1/op_mem_65_20_1> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/op_mem_91_20_0> in block <window_design>.
	Multiplier <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult0/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_0_059817023a/delay82/op_mem_20_24_0> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/mult0/op_mem_65_20_1> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/op_mem_91_20_0> in block <window_design>.
	Multiplier <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult1/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult1/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_1_6953ea7b99/delay80/op_mem_20_24_0> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult1/op_mem_65_20_1> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/op_mem_91_20_0> in block <window_design>.
	Multiplier <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult0/Mmult_mult_46_56> in block <window_design> and adder/subtractor <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/Madd_internal_s_69_5_addsub> in block <window_design> are combined into a MAC<dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult0/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <lo_1_6953ea7b99/delay82/op_mem_20_24_0> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/mult0/op_mem_65_20_1> in block <window_design>, <dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/op_mem_91_20_0> in block <window_design>.
	Found pipelined multiplier on signal <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/mult0/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <window_design> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_2>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 32
 25x16-to-42-bit MAC                                   : 32
# Multipliers                                          : 32
 25x16-bit registered multiplier                       : 32
# Adders/Subtractors                                   : 8
 1-bit subtractor                                      : 4
 8-bit adder                                           : 4
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 1392
 Flip-Flops                                            : 1392
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/constant9>, <lo_2_bbe0f5f1df/constant10> of unit <constant_95b0f967bc> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/constant9>, <lo_0_059817023a/constant9> of unit <constant_95b0f967bc> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/constant9>, <lo_0_059817023a/constant10> of unit <constant_95b0f967bc> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/constant9>, <lo_1_6953ea7b99/constant9> of unit <constant_95b0f967bc> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/constant9>, <lo_1_6953ea7b99/constant10> of unit <constant_95b0f967bc> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/constant9>, <lo_3_cfd3924168/constant9> of unit <constant_95b0f967bc> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/constant9>, <lo_3_cfd3924168/constant10> of unit <constant_95b0f967bc> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_2_bbe0f5f1df/delay36>, <lo_2_bbe0f5f1df/delay32> of unit <delay_ebec135d8a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/constant_x0>, <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/constant_x0>, <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/constant_x0>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/constant_x0>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/constant_x0>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_0_059817023a/delay36>, <lo_0_059817023a/delay32> of unit <delay_ebec135d8a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_1_6953ea7b99/delay36>, <lo_1_6953ea7b99/delay32> of unit <delay_ebec135d8a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <lo_3_cfd3924168/delay36>, <lo_3_cfd3924168/delay32> of unit <delay_ebec135d8a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window_design>: instances <dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/constant_x0>, <dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/constant_x0> of unit <constant_6a1bb6dda6> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_dc8690c7a8>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fir_col2_entity_8bd558b6ea>: instances <fir_tap4_863fdcb832/constant_x0>, <fir_tap3_6adf726567/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fir_col2_entity_8bd558b6ea>: instances <fir_tap4_863fdcb832/constant_x0>, <fir_tap2_d4c0bd9df0/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fir_col2_entity_8bd558b6ea>: instances <fir_tap4_863fdcb832/constant_x0>, <fir_tap1_a53f79f184/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fir_col4_entity_c6201ecb05>: instances <fir_tap4_aa1eee0604/constant_x0>, <fir_tap3_f112dd2315/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fir_col4_entity_c6201ecb05>: instances <fir_tap4_aa1eee0604/constant_x0>, <fir_tap2_a629a779bb/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fir_col4_entity_c6201ecb05>: instances <fir_tap4_aa1eee0604/constant_x0>, <fir_tap1_97abae6d2a/constant_x0> of unit <constant_aeacade12d> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_13> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_14> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_10> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_15> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_11> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_12> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_13> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_14> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_15> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_0> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_1> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_2> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_3> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_4> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_5> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_6> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_7> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_8> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <lo_0_059817023a/delay37/op_mem_20_24_0_9> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_0_059817023a/delay39/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_0> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_1> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_2> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_3> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_4> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_5> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_6> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_7> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_8> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_9> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_10> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_11> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <lo_2_bbe0f5f1df/delay37/op_mem_20_24_0_12> in Unit <window_design> is equivalent to the following FF/Latch, which will be removed : <lo_2_bbe0f5f1df/delay39/op_mem_20_24_0_12> 

Optimizing unit <delay_ebec135d8a> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <fir_col2_entity_8bd558b6ea> ...

Optimizing unit <fir_col4_entity_c6201ecb05> ...

Optimizing unit <delay_f2e1b0f073> ...

Optimizing unit <single_reg_w_init_4> ...

Optimizing unit <window_design_cw> ...

Optimizing unit <window_design> ...
WARNING:Xst:2677 - Node <window_design_x0/delay80/op_mem_20_24_1_10> of sequential type is unconnected in block <window_design_cw>.
WARNING:Xst:2677 - Node <window_design_x0/delay80/op_mem_20_24_0_10> of sequential type is unconnected in block <window_design_cw>.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block window_design_cw, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_cw> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <window_design_cw> :
	Found 5-bit shift register for signal <window_design_x0/delay1/op_mem_20_24_5>.
	Found 2-bit shift register for signal <window_design_x0/dec_fir1_daab08adbe/real_sum_0b726b81e6/sync_delay/op_mem_20_24_1>.
	Found 2-bit shift register for signal <window_design_x0/dec_fir_850ff09567/real_sum_0b726b81e6/sync_delay/op_mem_20_24_1>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <window_design_x0/delay80/op_mem_20_24_1_0>.
Unit <window_design_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1305
 Flip-Flops                                            : 1305
# Shift Registers                                      : 13
 2-bit shift register                                  : 12
 5-bit shift register                                  : 1

=========================================================================
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree1_aa607d1a82/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col4_c6201ecb05/adder_tree2_98a93c0a96/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col3_1daca9ab53/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_0_059817023a/shared_bram_d7dbb26ea4/calc_add_dc8690c7a8/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_1_6953ea7b99/shared_bram_7002704b30/calc_add_317bae607c/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_2_bbe0f5f1df/shared_bram_7af2ea86f3/calc_add_8b3b013d6d/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/lo_3_cfd3924168/shared_bram_fe3908d994/calc_add_62c5f7a597/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col3_1daca9ab53/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree1_54592766a6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col2_8bd558b6ea/adder_tree2_f473c8aff6/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree1_3cfd7215cc/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/adder_tree2_9365f04fbd/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <window_design_cw>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : window_design_cw.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 723
#      GND                         : 102
#      INV                         : 11
#      LUT1                        : 56
#      LUT2                        : 86
#      LUT3                        : 83
#      LUT4                        : 21
#      LUT5                        : 9
#      LUT6                        : 53
#      MUXCY                       : 35
#      MUXCY_D                     : 26
#      MUXCY_L                     : 56
#      VCC                         : 100
#      XORCY                       : 85
# FlipFlops/Latches                : 3342
#      FD                          : 7
#      FDE                         : 1370
#      FDRE                        : 1929
#      FDSE                        : 36
# RAMS                             : 28
#      RAMB18E1                    : 28
# Shift Registers                  : 5913
#      SRL16E                      : 34
#      SRLC16E                     : 49
#      SRLC32E                     : 5830
# DSPs                             : 158
#      DSP48E1                     : 158

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3342  out of  595200     0%  
 Number of Slice LUTs:                 6232  out of  297600     2%  
    Number used as Logic:               319  out of  297600     0%  
    Number used as Memory:             5913  out of  122240     4%  
       Number used as SRL:             5913

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8510
   Number with an unused Flip Flop:    5168  out of   8510    60%  
   Number with an unused LUT:          2278  out of   8510    26%  
   Number of fully used LUT-FF pairs:  1064  out of   8510    12%  
   Number of unique control sets:        69

IO Utilization: 
 Number of IOs:                         663
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of   1064     1%  
    Number using Block RAM only:         14
 Number of DSP48E1s:                    158  out of   2016     7%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | NONE(default_clock_driver_window_design_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)| 9441  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                              | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001703(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk00000179:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001738(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017d:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176d(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000181:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a2(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000185:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d7(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk00000189:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180c(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018d:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001841(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000191:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001876(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000195:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ab(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk00000199:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e0(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019d:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001915(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a1:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194a(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a5:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig0000197f(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001a9:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)  | 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b4(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ad:G)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)  | 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001703(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk00000179:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001738(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017d:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176d(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000181:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a2(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000185:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d7(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk00000189:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180c(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018d:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001841(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000191:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001876(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000195:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ab(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk00000199:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e0(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019d:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001915(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a1:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194a(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a5:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig0000197f(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001a9:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)| 10    |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b4(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ad:G)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)| 10    |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001704(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017b:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001739(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017f:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176e(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000183:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a3(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000187:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d8(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018b:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180d(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018f:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001842(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000193:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001877(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000197:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ac(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019b:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e1(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019f:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001916(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a3:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194b(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a7:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig00001980(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001ab:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)  | 4     |
window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b5(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001af:P)    | NONE(window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)  | 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001704(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017b:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001739(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017f:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176e(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000183:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a3(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000187:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d8(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018b:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180d(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018f:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001842(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000193:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001877(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000197:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ac(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019b:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e1(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019f:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001916(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a3:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194b(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a7:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig00001980(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001ab:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)| 4     |
window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b5(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001af:P)| NONE(window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)| 4     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.998ns (Maximum Frequency: 333.556MHz)
   Minimum input arrival time before clock: 0.961ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.998ns (frequency: 333.556MHz)
  Total number of paths / destination ports: 28174 / 26008
-------------------------------------------------------------------------
Delay:               2.998ns (Levels of Logic = 5)
  Source:            sec_inst (DSP)
  Destination:       window_design_x0/dec_fir1_daab08adbe/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[7].srl16_used.u1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sec_inst to window_design_x0/dec_fir1_daab08adbe/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[7].srl16_used.u1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:CLK->out          1   0.494   0.778  sec_inst (sec_net)
     end scope: 'window_design_x0/dec_fir1_daab08adbe/imag_sum_d41c0d1bd4/addr3/comp2.core_instance2/blk00000001:S(1)'
     end scope: 'window_design_x0/dec_fir1_daab08adbe/imag_sum_d41c0d1bd4/addr3/comp2.core_instance2:s(1)'
     LUT6:I0->O            1   0.068   0.775  window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)1 (window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0))
     LUT6:I1->O            8   0.068   0.463  window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)6 (window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)5)
     LUT3:I2->O            1   0.068   0.000  window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)7 (window_design_x0/dec_fir1_daab08adbe/convert2/result(0))
     SRL16E:D                  0.284          window_design_x0/dec_fir1_daab08adbe/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[0].srl16_used.u1
    ----------------------------------------
    Total                      2.998ns (0.982ns logic, 2.016ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 216 / 179
-------------------------------------------------------------------------
Offset:              0.961ns (Levels of Logic = 9)
  Source:            window_design_mixer_cnt_user_data_out(0) (PAD)
  Destination:       window_design_x0/relational/op_mem_32_22_0 (FF)
  Destination Clock: clk rising

  Data Path: window_design_mixer_cnt_user_data_out(0) to window_design_x0/relational/op_mem_32_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I1->O            1   0.068   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_lut(0) (window_design_x0/relational/Mcompar_result_12_3_rel_lut(0))
     MUXCY:S->O            1   0.290   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(0) (window_design_x0/relational/Mcompar_result_12_3_rel_cy(0))
     MUXCY:CI->O           1   0.020   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(1) (window_design_x0/relational/Mcompar_result_12_3_rel_cy(1))
     MUXCY:CI->O           1   0.020   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(2) (window_design_x0/relational/Mcompar_result_12_3_rel_cy(2))
     MUXCY:CI->O           1   0.020   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(3) (window_design_x0/relational/Mcompar_result_12_3_rel_cy(3))
     MUXCY:CI->O           1   0.020   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(4) (window_design_x0/relational/Mcompar_result_12_3_rel_cy(4))
     MUXCY:CI->O           1   0.020   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(5) (window_design_x0/relational/Mcompar_result_12_3_rel_cy(5))
     MUXCY:CI->O           1   0.020   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(6) (window_design_x0/relational/Mcompar_result_12_3_rel_cy(6))
     MUXCY:CI->O           1   0.099   0.000  window_design_x0/relational/Mcompar_result_12_3_rel_cy(7) (window_design_x0/relational/result_12_3_rel)
     FDE:D                     0.011          window_design_x0/relational/op_mem_32_22_0
    ----------------------------------------
    Total                      0.961ns (0.961ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            window_design_x0/delay80/op_mem_20_24_1_9 (FF)
  Destination:       window_design_lo_0_shared_bram_addr(9) (PAD)
  Source Clock:      clk rising

  Data Path: window_design_x0/delay80/op_mem_20_24_1_9 to window_design_lo_0_shared_bram_addr(9)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  window_design_x0/delay80/op_mem_20_24_1_9 (window_design_x0/delay80/op_mem_20_24_1_9)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            window_design_lo_0_shared_bram_data_out(31) (PAD)
  Destination:       gateway_out(15) (PAD)

  Data Path: window_design_lo_0_shared_bram_data_out(31) to gateway_out(15)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.998|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 27.34 secs
 
--> 


Total memory usage is 490884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1056 (   0 filtered)
Number of infos    :  116 (   0 filtered)

