Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: datamodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datamodule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datamodule"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : datamodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "datamodule.v" in library work
Module <datamodule> compiled
No errors in compilation
Analysis of file <"datamodule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <datamodule> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <datamodule>.
Module <datamodule> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <datamodule>.
    Related source file is "datamodule.v".
WARNING:Xst:647 - Input <inst<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst<23:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <bits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 3-bit latch for signal <datainstype>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <meminstype>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <branchinstype>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4x2-bit ROM for signal <instype>.
    Summary:
	inferred   1 ROM(s).
Unit <datamodule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Latches                                              : 3
 2-bit latch                                           : 2
 3-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Latches                                              : 3
 2-bit latch                                           : 2
 3-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <datamodule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datamodule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : datamodule.ngr
Top Level Output File Name         : datamodule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 12
#      INV                         : 1
#      LUT2                        : 7
#      LUT3                        : 3
#      LUT4                        : 1
# FlipFlops/Latches                : 7
#      LD                          : 4
#      LD_1                        : 3
# IO Buffers                       : 17
#      IBUF                        : 8
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        6  out of    960     0%  
 Number of 4 input LUTs:                 12  out of   1920     0%  
 Number of IOs:                          41
 Number of bonded IOBs:                  17  out of     83    20%  
    IOB Flip Flops:                       7

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)   | Load  |
-----------------------------------------------------+-------------------------+-------+
branchinstype_cmp_eq0000(branchinstype_cmp_eq00001:O)| NONE(*)(branchinstype_0)| 2     |
meminstype_cmp_eq0000(meminstype_cmp_eq00001:O)      | NONE(*)(meminstype_0)   | 2     |
datainstype_not0001(datainstype_not00011:O)          | NONE(*)(datainstype_0)  | 3     |
-----------------------------------------------------+-------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.145ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: 6.422ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'branchinstype_cmp_eq0000'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              3.113ns (Levels of Logic = 2)
  Source:            inst<25> (PAD)
  Destination:       branchinstype_0 (LATCH)
  Destination Clock: branchinstype_cmp_eq0000 falling

  Data Path: inst<25> to branchinstype_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  inst_25_IBUF (inst_25_IBUF)
     LUT2:I0->O            1   0.704   0.000  branchinstype_mux0000<0>1 (branchinstype_mux0000<0>)
     LD:D                      0.308          branchinstype_1
    ----------------------------------------
    Total                      3.113ns (2.230ns logic, 0.883ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'meminstype_cmp_eq0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              3.017ns (Levels of Logic = 2)
  Source:            inst<25> (PAD)
  Destination:       meminstype_1 (LATCH)
  Destination Clock: meminstype_cmp_eq0000 falling

  Data Path: inst<25> to meminstype_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.787  inst_25_IBUF (inst_25_IBUF)
     LUT2:I1->O            1   0.704   0.000  meminstype_mux0000<0>1 (meminstype_mux0000<0>)
     LD:D                      0.308          meminstype_1
    ----------------------------------------
    Total                      3.017ns (2.230ns logic, 0.787ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'datainstype_not0001'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              4.145ns (Levels of Logic = 3)
  Source:            inst<25> (PAD)
  Destination:       datainstype_2 (LATCH)
  Destination Clock: datainstype_not0001 rising

  Data Path: inst<25> to datainstype_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.787  inst_25_IBUF (inst_25_IBUF)
     LUT3:I1->O            1   0.704   0.424  datainstype_mux0000<0>_SW0 (N11)
     LUT4:I3->O            1   0.704   0.000  datainstype_mux0000<0> (datainstype_mux0000<0>)
     LD_1:D                    0.308          datainstype_2
    ----------------------------------------
    Total                      4.145ns (2.934ns logic, 1.211ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'datainstype_not0001'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            datainstype_2 (LATCH)
  Destination:       datainstype<2> (PAD)
  Source Clock:      datainstype_not0001 rising

  Data Path: datainstype_2 to datainstype<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  datainstype_2 (datainstype_2)
     OBUF:I->O                 3.272          datainstype_2_OBUF (datainstype<2>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'branchinstype_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            branchinstype_1 (LATCH)
  Destination:       branchinstype<1> (PAD)
  Source Clock:      branchinstype_cmp_eq0000 falling

  Data Path: branchinstype_1 to branchinstype<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  branchinstype_1 (branchinstype_1)
     OBUF:I->O                 3.272          branchinstype_1_OBUF (branchinstype<1>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'meminstype_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            meminstype_1 (LATCH)
  Destination:       meminstype<1> (PAD)
  Source Clock:      meminstype_cmp_eq0000 falling

  Data Path: meminstype_1 to meminstype<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  meminstype_1 (meminstype_1)
     OBUF:I->O                 3.272          meminstype_1_OBUF (meminstype<1>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               6.422ns (Levels of Logic = 3)
  Source:            inst<26> (PAD)
  Destination:       instype<1> (PAD)

  Data Path: inst<26> to instype<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  inst_26_IBUF (inst_26_IBUF)
     LUT2:I0->O            1   0.704   0.420  Mrom_instype111 (instype_1_OBUF)
     OBUF:I->O                 3.272          instype_1_OBUF (instype<1>)
    ----------------------------------------
    Total                      6.422ns (5.194ns logic, 1.228ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.61 secs
 
--> 

Total memory usage is 4455900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)