
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: ADMINISTRATOR

Implementation : impl_1280x1024

# Written on Wed Sep  4 00:23:29 2024

##### DESIGN INFO #######################################################

Top View:                "mipi2parallel_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                          Ending                                                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                            System                                                            |     5.000            |     No paths         |     No paths         |     No paths                         
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock       System                                                            |     5.000            |     No paths         |     No paths         |     No paths                         
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock       rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock       |     5.000            |     No paths         |     No paths         |     No paths                         
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock     System                                                            |     5.000            |     No paths         |     No paths         |     No paths                         
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock     rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
int_pll|CLKOS2_inferred_clock                                     System                                                            |     5.000            |     No paths         |     No paths         |     No paths                         
int_pll|CLKOS2_inferred_clock                                     int_pll|CLKOS2_inferred_clock                                     |     5.000            |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:clk_n_io (bidir end point)
p:clk_n_io (bidir start point)
p:clk_p_io (bidir end point)
p:clk_p_io (bidir start point)
p:d_n_io[0] (bidir end point)
p:d_n_io[0] (bidir start point)
p:d_n_io[1] (bidir end point)
p:d_n_io[1] (bidir start point)
p:d_n_io[2] (bidir end point)
p:d_n_io[2] (bidir start point)
p:d_n_io[3] (bidir end point)
p:d_n_io[3] (bidir start point)
p:d_p_io[0] (bidir end point)
p:d_p_io[0] (bidir start point)
p:d_p_io[1] (bidir end point)
p:d_p_io[1] (bidir start point)
p:d_p_io[2] (bidir end point)
p:d_p_io[2] (bidir start point)
p:d_p_io[3] (bidir end point)
p:d_p_io[3] (bidir start point)
p:de_o
p:hsync_o
p:pd_o[0]
p:pd_o[1]
p:pd_o[2]
p:pd_o[3]
p:pd_o[4]
p:pd_o[5]
p:pd_o[6]
p:pd_o[7]
p:pd_o[8]
p:pd_o[9]
p:pd_o[10]
p:pd_o[11]
p:pd_o[12]
p:pd_o[13]
p:pd_o[14]
p:pd_o[15]
p:pd_o[16]
p:pd_o[17]
p:pd_o[18]
p:pd_o[19]
p:pd_o[20]
p:pd_o[21]
p:pd_o[22]
p:pd_o[23]
p:ref_clk_i
p:reset_n_i
p:vsync_o


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
