{
  "module_name": "cpu_ca53_cfg_masks.h",
  "hash_id": "69095c43a4638f64f949bef89f4b274789bb19fdcf2dcc6e3edfa8a241689357",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/cpu_ca53_cfg_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_CPU_CA53_CFG_MASKS_H_\n#define ASIC_REG_CPU_CA53_CFG_MASKS_H_\n\n \n\n \n#define CPU_CA53_CFG_ARM_CFG_AA64NAA32_SHIFT                         0\n#define CPU_CA53_CFG_ARM_CFG_AA64NAA32_MASK                          0x3\n#define CPU_CA53_CFG_ARM_CFG_END_SHIFT                               4\n#define CPU_CA53_CFG_ARM_CFG_END_MASK                                0x30\n#define CPU_CA53_CFG_ARM_CFG_TE_SHIFT                                8\n#define CPU_CA53_CFG_ARM_CFG_TE_MASK                                 0x300\n#define CPU_CA53_CFG_ARM_CFG_VINITHI_SHIFT                           12\n#define CPU_CA53_CFG_ARM_CFG_VINITHI_MASK                            0x3000\n\n \n#define CPU_CA53_CFG_RST_ADDR_LSB_VECTOR_SHIFT                       0\n#define CPU_CA53_CFG_RST_ADDR_LSB_VECTOR_MASK                        0xFFFFFFFF\n\n \n#define CPU_CA53_CFG_RST_ADDR_MSB_VECTOR_SHIFT                       0\n#define CPU_CA53_CFG_RST_ADDR_MSB_VECTOR_MASK                        0xFF\n\n \n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_SHIFT               0\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_MASK                0x3\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_SHIFT                4\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_MASK                 0x30\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_SHIFT                  8\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_MASK                   0x100\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NPRESETDBG_SHIFT                12\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NPRESETDBG_MASK                 0x1000\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT               16\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_MASK                0x10000\n#define CPU_CA53_CFG_ARM_RST_CONTROL_WARMRSTREQ_SHIFT                20\n#define CPU_CA53_CFG_ARM_RST_CONTROL_WARMRSTREQ_MASK                 0x300000\n\n \n#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_1_SHIFT                      0\n#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_1_MASK                       0xFF\n#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_2_SHIFT                      8\n#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_2_MASK                       0xFF00\n\n \n#define CPU_CA53_CFG_ARM_DISABLE_CP15S_SHIFT                         0\n#define CPU_CA53_CFG_ARM_DISABLE_CP15S_MASK                          0x3\n#define CPU_CA53_CFG_ARM_DISABLE_CRYPTO_SHIFT                        4\n#define CPU_CA53_CFG_ARM_DISABLE_CRYPTO_MASK                         0x30\n#define CPU_CA53_CFG_ARM_DISABLE_L2_RST_SHIFT                        8\n#define CPU_CA53_CFG_ARM_DISABLE_L2_RST_MASK                         0x100\n#define CPU_CA53_CFG_ARM_DISABLE_DBG_L1_RST_SHIFT                    9\n#define CPU_CA53_CFG_ARM_DISABLE_DBG_L1_RST_MASK                     0x200\n\n \n#define CPU_CA53_CFG_ARM_GIC_PERIPHBASE_PERIPHBASE_SHIFT             0\n#define CPU_CA53_CFG_ARM_GIC_PERIPHBASE_PERIPHBASE_MASK              0x3FFFFF\n\n \n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NREI_SHIFT                      0\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NREI_MASK                       0x3\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NSEI_SHIFT                      4\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NSEI_MASK                       0x30\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NIRQ_SHIFT                      8\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NIRQ_MASK                       0x300\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NFIQ_SHIFT                      12\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NFIQ_MASK                       0x3000\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVFIQ_SHIFT                     16\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVFIQ_MASK                      0x30000\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVIRQ_SHIFT                     20\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVIRQ_MASK                      0x300000\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVSEI_SHIFT                     24\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVSEI_MASK                      0x3000000\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_GIC_EN_SHIFT                    31\n#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_GIC_EN_MASK                     0x80000000\n\n \n#define CPU_CA53_CFG_ARM_PWR_MNG_CLREXMONREQ_SHIFT                   0\n#define CPU_CA53_CFG_ARM_PWR_MNG_CLREXMONREQ_MASK                    0x1\n#define CPU_CA53_CFG_ARM_PWR_MNG_EVENTI_SHIFT                        1\n#define CPU_CA53_CFG_ARM_PWR_MNG_EVENTI_MASK                         0x2\n#define CPU_CA53_CFG_ARM_PWR_MNG_L2FLUSHREQ_SHIFT                    2\n#define CPU_CA53_CFG_ARM_PWR_MNG_L2FLUSHREQ_MASK                     0x4\n#define CPU_CA53_CFG_ARM_PWR_MNG_L2QREQN_SHIFT                       3\n#define CPU_CA53_CFG_ARM_PWR_MNG_L2QREQN_MASK                        0x8\n#define CPU_CA53_CFG_ARM_PWR_MNG_CPUQREQN_SHIFT                      4\n#define CPU_CA53_CFG_ARM_PWR_MNG_CPUQREQN_MASK                       0x30\n#define CPU_CA53_CFG_ARM_PWR_MNG_NEONQREQN_SHIFT                     8\n#define CPU_CA53_CFG_ARM_PWR_MNG_NEONQREQN_MASK                      0x300\n#define CPU_CA53_CFG_ARM_PWR_MNG_DBGPWRDUP_SHIFT                     12\n#define CPU_CA53_CFG_ARM_PWR_MNG_DBGPWRDUP_MASK                      0x3000\n\n \n#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_SHIFT      0\n#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_MASK       0xFFFFFFF\n#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_VALID_SHIFT 31\n#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_VALID_MASK 0x80000000\n\n \n#define CPU_CA53_CFG_ARM_DBG_MODES_EDBGRQ_SHIFT                      0\n#define CPU_CA53_CFG_ARM_DBG_MODES_EDBGRQ_MASK                       0x3\n#define CPU_CA53_CFG_ARM_DBG_MODES_DBGEN_SHIFT                       4\n#define CPU_CA53_CFG_ARM_DBG_MODES_DBGEN_MASK                        0x30\n#define CPU_CA53_CFG_ARM_DBG_MODES_NIDEN_SHIFT                       8\n#define CPU_CA53_CFG_ARM_DBG_MODES_NIDEN_MASK                        0x300\n#define CPU_CA53_CFG_ARM_DBG_MODES_SPIDEN_SHIFT                      12\n#define CPU_CA53_CFG_ARM_DBG_MODES_SPIDEN_MASK                       0x3000\n#define CPU_CA53_CFG_ARM_DBG_MODES_SPNIDEN_SHIFT                     16\n#define CPU_CA53_CFG_ARM_DBG_MODES_SPNIDEN_MASK                      0x30000\n\n \n#define CPU_CA53_CFG_ARM_PWR_STAT_0_CLREXMONACK_SHIFT                0\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_CLREXMONACK_MASK                 0x1\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_EVENTO_SHIFT                     1\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_EVENTO_MASK                      0x2\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFI_SHIFT                 4\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFI_MASK                  0x30\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFE_SHIFT                 8\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFE_MASK                  0x300\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFIL2_SHIFT               12\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFIL2_MASK                0x1000\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_L2FLUSHDONE_SHIFT                13\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_L2FLUSHDONE_MASK                 0x2000\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_SMPEN_SHIFT                      16\n#define CPU_CA53_CFG_ARM_PWR_STAT_0_SMPEN_MASK                       0x30000\n\n \n#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACTIVE_SHIFT                 0\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACTIVE_MASK                  0x3\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQDENY_SHIFT                   4\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQDENY_MASK                    0x30\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACCEPTN_SHIFT                8\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACCEPTN_MASK                 0x300\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACTIVE_SHIFT                12\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACTIVE_MASK                 0x3000\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQDENY_SHIFT                  16\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQDENY_MASK                   0x30000\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACCEPTN_SHIFT               20\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACCEPTN_MASK                0x300000\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACTIVE_SHIFT                  24\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACTIVE_MASK                   0x1000000\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QDENY_SHIFT                    25\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QDENY_MASK                     0x2000000\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACCEPTN_SHIFT                 26\n#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACCEPTN_MASK                  0x4000000\n\n \n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGACK_SHIFT                     0\n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGACK_MASK                      0x3\n#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMRX_SHIFT                     4\n#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMRX_MASK                      0x30\n#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMTX_SHIFT                     8\n#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMTX_MASK                      0x300\n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGRSTREQ_SHIFT                  12\n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGRSTREQ_MASK                   0x3000\n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGNOPWRDWN_SHIFT                16\n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGNOPWRDWN_MASK                 0x30000\n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGPWRUPREQ_SHIFT                20\n#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGPWRUPREQ_MASK                 0x300000\n\n \n#define CPU_CA53_CFG_ARM_MEM_ATTR_RDMEMATTR_SHIFT                    0\n#define CPU_CA53_CFG_ARM_MEM_ATTR_RDMEMATTR_MASK                     0xFF\n#define CPU_CA53_CFG_ARM_MEM_ATTR_WRMEMATTR_SHIFT                    8\n#define CPU_CA53_CFG_ARM_MEM_ATTR_WRMEMATTR_MASK                     0xFF00\n#define CPU_CA53_CFG_ARM_MEM_ATTR_RACKM_SHIFT                        16\n#define CPU_CA53_CFG_ARM_MEM_ATTR_RACKM_MASK                         0x10000\n#define CPU_CA53_CFG_ARM_MEM_ATTR_WACKM_SHIFT                        20\n#define CPU_CA53_CFG_ARM_MEM_ATTR_WACKM_MASK                         0x100000\n\n \n#define CPU_CA53_CFG_ARM_PMU_EVENT_SHIFT                             0\n#define CPU_CA53_CFG_ARM_PMU_EVENT_MASK                              0x3FFFFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}