do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:47:14 on Nov 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# ** Error: (vlog-13069) ./../design/alu.sv(32): near "=": syntax error, unexpected '=', expecting ++ or --.
# ** Error: ./../design/ALUController.sv(13): (vlog-2730) Undefined variable: 'ALUOp'.
# ** Error: ./../design/ALUController.sv(13): (vlog-2730) Undefined variable: 'Funct3'.
# ** Error: ./../design/ALUController.sv(14): (vlog-2730) Undefined variable: 'Funct7'.
# ** Error: ./../design/ALUController.sv(16): LHS in procedural continuous assignment may not be a net: Operation.
# ** Error: ./../design/ALUController.sv(21): LHS in procedural continuous assignment may not be a net: Operation.
# ** Error: ./../design/ALUController.sv(27): LHS in procedural continuous assignment may not be a net: Operation.
# ** Error: ./../design/ALUController.sv(30): LHS in procedural continuous assignment may not be a net: Operation.
# ** Error: (vlog-13069) ./../design/ALUController.sv(31): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ./../design/BranchUnit.sv(19): Illegal declaration after the statement near line '14'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./../design/BranchUnit.sv(21): (vlog-2730) Undefined variable: 'PC_Imm'.
# ** Error: ./../design/BranchUnit.sv(21): (vlog-2730) Undefined variable: 'Imm'.
# ** Error: ./../design/BranchUnit.sv(21): LHS in procedural continuous assignment may not be a net: PC_Imm.
# ** Error: ./../design/BranchUnit.sv(22): (vlog-2730) Undefined variable: 'PC_Four'.
# ** Error: ./../design/BranchUnit.sv(22): LHS in procedural continuous assignment may not be a net: PC_Four.
# ** Error: ./../design/BranchUnit.sv(23): (vlog-2730) Undefined variable: 'Branch'.
# ** Error: ./../design/BranchUnit.sv(23): (vlog-2730) Undefined variable: 'AluResult'.
# ** Error: ./../design/BranchUnit.sv(25): (vlog-2730) Undefined variable: 'BrPC'.
# ** Error: ./../design/BranchUnit.sv(25): LHS in procedural continuous assignment may not be a net: BrPC.
# ** Error: ./../design/BranchUnit.sv(26): (vlog-2730) Undefined variable: 'PcSel'.
# ** Error: ./../design/BranchUnit.sv(26): LHS in procedural continuous assignment may not be a net: PcSel.
# ** Error: (vlog-13069) ./../design/BranchUnit.sv(28): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ./../design/Controller.sv(24): Illegal declaration after the statement near line '20'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./../design/Controller.sv(29): (vlog-2730) Undefined variable: 'ALUSrc'.
# ** Error: ./../design/Controller.sv(29): (vlog-2730) Undefined variable: 'Opcode'.
# ** Error: ./../design/Controller.sv(29): LHS in procedural continuous assignment may not be a net: ALUSrc.
# ** Error: ./../design/Controller.sv(30): (vlog-2730) Undefined variable: 'MemtoReg'.
# ** Error: ./../design/Controller.sv(30): LHS in procedural continuous assignment may not be a net: MemtoReg.
# ** Error: ./../design/Controller.sv(31): (vlog-2730) Undefined variable: 'RegWrite'.
# ** Error: ./../design/Controller.sv(31): LHS in procedural continuous assignment may not be a net: RegWrite.
# ** Error: ./../design/Controller.sv(32): (vlog-2730) Undefined variable: 'MemRead'.
# ** Error: ./../design/Controller.sv(32): LHS in procedural continuous assignment may not be a net: MemRead.
# ** Error: ./../design/Controller.sv(33): (vlog-2730) Undefined variable: 'MemWrite'.
# ** Error: ./../design/Controller.sv(33): LHS in procedural continuous assignment may not be a net: MemWrite.
# ** Error: ./../design/Controller.sv(34): LHS in procedural continuous assignment may not be a net: ALUOp.
# ** Error: ./../design/Controller.sv(35): LHS in procedural continuous assignment may not be a net: ALUOp.
# ** Error: ./../design/Controller.sv(36): LHS in procedural continuous assignment may not be a net: Branch.
# ** Error: (vlog-13069) ./../design/Controller.sv(37): near "endmodule": syntax error, unexpected endmodule.
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 10:47:14 on Nov 06,2025, Elapsed time: 0:00:00
# Errors: 38, Warnings: 0
# ** Error: C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
# Compile of adder.sv was successful.
# Compile of alu.sv failed with 1 errors.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:44 on Nov 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 10:55:44 on Nov 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 10:55:44 on Nov 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000005] | [         5]
# 
#                   40: Memory [  1] read with value: [0a000000] | [ 167772160]
# 
#                   45: Register [ 4] written with value: [0a000000] | [ 167772160]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [0a000000] | [ 167772160]
# 
#                   75: Memory [  0] read with value: [00000005] | [         5]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [14000000] | [ 335544320]
# 
#                  105: Register [ 7] written with value: [1e000000] | [ 503316480]
# 
#                  145: Register [ 7] written with value: [28000000] | [ 671088640]
# 
#                  185: Register [ 7] written with value: [32000000] | [ 838860800]
# 
#                  225: Register [ 7] written with value: [3c000000] | [1006632960]
# 
#                  265: Register [ 7] written with value: [46000000] | [1174405120]
# 
#                  305: Register [ 7] written with value: [50000000] | [1342177280]
# 
#                  345: Register [ 7] written with value: [5a000000] | [1509949440]
# 
#                  385: Register [ 7] written with value: [64000000] | [1677721600]
# 
#                  425: Register [ 7] written with value: [6e000000] | [1845493760]
# 
#                  465: Register [ 7] written with value: [78000000] | [2013265920]
# 
#                  505: Register [ 7] written with value: [82000000] | [2181038080]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
quit -sim
# End time: 10:58:27 on Nov 06,2025, Elapsed time: 0:02:43
# Errors: 0, Warnings: 7
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:58:32 on Nov 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 10:58:32 on Nov 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 10:58:32 on Nov 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                   45: Memory [  4] read with value: [11223344] | [ 287454020]
# 
#                   45: Register [ 1] written with value: [11223344] | [ 287454020]
# 
#                   50: Memory [  4] read with value: [55667788] | [1432778632]
# 
#                   55: Register [ 2] written with value: [55667788] | [1432778632]
# 
#                   75: Register [ 3] written with value: [6688aacc] | [1720232652]
# 
#                   85: Register [ 4] written with value: [bbbbbbbc] | [3149642684]
# 
#                   95: Register [ 5] written with value: [00000001] | [         1]
# 
#                  105: Register [ 6] written with value: [444444cc] | [1145324748]
# 
#                  115: Register [ 7] written with value: [556677cc] | [1432778700]
# 
#                  125: Memory [ 32] written with value: [6688aacc] | [1720232652]
# 
#                  125: Register [ 8] written with value: [11223300] | [ 287453952]
# 
#                  135: Memory [ 36] written with value: [bbbbbbbc] | [3149642684]
# 
#                  145: Memory [ 40] written with value: [00000001] | [         1]
# 
#                  155: Memory [ 44] written with value: [444444cc] | [1145324748]
# 
#                  165: Memory [ 48] written with value: [556677cc] | [1432778700]
# 
#                  175: Memory [ 52] written with value: [11223300] | [ 287453952]
# 
#                  185: Memory [  8] read with value: [55667788] | [1432778632]
# 
#                  185: Memory [  8] read with value: [00000000] | [         0]
# 
#                  190: Memory [  8] read with value: [000000f2] | [       242]
# 
#                  195: Register [ 9] written with value: [000000f2] | [       242]
# 
#                  205: Memory [ 56] written with value: [000000f2] | [       242]
# 
#                  215: Memory [ 12] read with value: [000000f2] | [       242]
# 
#                  215: Memory [ 12] read with value: [00000000] | [         0]
# 
#                  220: Memory [ 12] read with value: [0000ff80] | [     65408]
# 
#                  225: Register [10] written with value: [0000ff80] | [     65408]
# 
#                  235: Memory [ 60] written with value: [0000ff80] | [     65408]
# 
#                  245: Memory [ 64] written with value: [11223344] | [ 287454020]
# 
#                  255: Memory [ 64] read with value: [0000ff80] | [     65408]
# 
#                  255: Memory [ 64] read with value: [00000000] | [         0]
# 
#                  260: Memory [ 64] read with value: [11223344] | [ 287454020]
# 
#                  265: Register [11] written with value: [11223344] | [ 287454020]
# 
#                  275: Memory [ 68] written with value: [11223344] | [ 287454020]
# 
#                  285: Memory [ 72] written with value: [55667788] | [1432778632]
# 
#                  295: Memory [ 72] read with value: [11223344] | [ 287454020]
# 
#                  295: Memory [ 72] read with value: [00000000] | [         0]
# 
#                  300: Memory [ 72] read with value: [55667788] | [1432778632]
# 
#                  305: Register [12] written with value: [55667788] | [1432778632]
# 
#                  315: Memory [ 76] written with value: [55667788] | [1432778632]
# 
#                  325: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  325: Memory [ 76] read with value: [00000000] | [         0]
# 
#                  330: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  335: Register [13] written with value: [55667788] | [1432778632]
# 
#                  375: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  375: Memory [ 76] read with value: [11223344] | [ 287454020]
# 
#                  380: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  385: Register [13] written with value: [55667788] | [1432778632]
# 
#                  425: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  425: Memory [ 76] read with value: [11223344] | [ 287454020]
# 
#                  430: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  435: Register [13] written with value: [55667788] | [1432778632]
# 
#                  475: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  475: Memory [ 76] read with value: [11223344] | [ 287454020]
# 
#                  480: Memory [ 76] read with value: [55667788] | [1432778632]
# 
#                  485: Register [13] written with value: [55667788] | [1432778632]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# A time value could not be extracted from the current line
