

================================================================
== Vitis HLS Report for 'insert'
================================================================
* Date:           Thu Feb 13 17:37:54 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.147 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        2|       20|  6.666 ns|  66.660 ns|    2|   20|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1   |        6|        6|         1|          -|          -|      6|        no|
        |- VITIS_LOOP_334_1  |        2|       13|         2|          -|          -|  1 ~ 6|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 18 9 13 19 26 22 
3 --> 4 
4 --> 5 
5 --> 18 
6 --> 7 
7 --> 8 
8 --> 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 16 
13 --> 14 12 
14 --> 15 13 
15 --> 12 
16 --> 17 
17 --> 18 
18 --> 
19 --> 20 
20 --> 21 
21 --> 18 
22 --> 23 22 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %insertFinished3, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %split2overflow, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %cst_req, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %overflow2split, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %writeChanges4insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %receiveNode4insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %getNode4insert2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %insertNode4insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i417 %newLeaf2insert, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%root_child = alloca i64 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:311]   --->   Operation 36 'alloca' 'root_child' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%state_load = load i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:220]   --->   Operation 37 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%addLeaf_load = load i1 %addLeaf" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:233]   --->   Operation 38 'load' 'addLeaf_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%received_load = load i1 %received" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:245]   --->   Operation 39 'load' 'received_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cur_hasLeaves_load = load i1 %cur_hasLeaves" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:257]   --->   Operation 40 'load' 'cur_hasLeaves_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wait_load = load i1 %wait_r" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:277]   --->   Operation 41 'load' 'wait_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.34ns)   --->   "%switch_ln220 = switch i3 %state_load, void %sw.bb, i3 6, void %sw.bb36, i3 1, void %sw.bb5, i3 2, void %sw.bb8, i3 3, void %sw.bb14, i3 4, void %sw.bb23, i3 5, void %sw.bb26" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:220]   --->   Operation 42 'switch' 'switch_ln220' <Predicate = true> <Delay = 0.34>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %wait_load, void %if.else30, void %if.then29" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:277]   --->   Operation 43 'br' 'br_ln277' <Predicate = (state_load == 5)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.69ns)   --->   "%cur_child_load_1 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:280]   --->   Operation 44 'load' 'cur_child_load_1' <Predicate = (state_load == 5 & !wait_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 45 [1/1] (0.51ns)   --->   "%store_ln279 = store i3 6, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:279]   --->   Operation 45 'store' 'store_ln279' <Predicate = (state_load == 5 & wait_load)> <Delay = 0.51>
ST_1 : Operation 46 [1/1] (0.51ns)   --->   "%br_ln280 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:280]   --->   Operation 46 'br' 'br_ln280' <Predicate = (state_load == 5 & wait_load)> <Delay = 0.51>
ST_1 : Operation 47 [1/1] (0.51ns)   --->   "%store_ln270 = store i3 5, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:270]   --->   Operation 47 'store' 'store_ln270' <Predicate = (state_load == 4)> <Delay = 0.51>
ST_1 : Operation 48 [1/1] (0.51ns)   --->   "%br_ln271 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:271]   --->   Operation 48 'br' 'br_ln271' <Predicate = (state_load == 4)> <Delay = 0.51>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %cur_hasLeaves_load, void %if.then17, void %if.else18" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:257]   --->   Operation 49 'br' 'br_ln257' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.51ns)   --->   "%store_ln258 = store i3 2, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:258]   --->   Operation 50 'store' 'store_ln258' <Predicate = (state_load == 3 & !cur_hasLeaves_load)> <Delay = 0.51>
ST_1 : Operation 51 [1/1] (0.51ns)   --->   "%br_ln259 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:259]   --->   Operation 51 'br' 'br_ln259' <Predicate = (state_load == 3 & !cur_hasLeaves_load)> <Delay = 0.51>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%cur_child_load = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:259]   --->   Operation 52 'load' 'cur_child_load' <Predicate = (state_load == 3 & cur_hasLeaves_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %received_load, void %if.else12, void %if.then11" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:245]   --->   Operation 53 'br' 'br_ln245' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.51ns)   --->   "%store_ln249 = store i3 2, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:249]   --->   Operation 54 'store' 'store_ln249' <Predicate = (state_load == 2 & !received_load)> <Delay = 0.51>
ST_1 : Operation 55 [1/1] (0.51ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 55 'br' 'br_ln0' <Predicate = (state_load == 2 & !received_load)> <Delay = 0.51>
ST_1 : Operation 56 [1/1] (0.51ns)   --->   "%store_ln247 = store i3 3, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:247]   --->   Operation 56 'store' 'store_ln247' <Predicate = (state_load == 2 & received_load)> <Delay = 0.51>
ST_1 : Operation 57 [1/1] (0.51ns)   --->   "%br_ln248 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:248]   --->   Operation 57 'br' 'br_ln248' <Predicate = (state_load == 2 & received_load)> <Delay = 0.51>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %addLeaf_load, void %if.else, void %if.then" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:233]   --->   Operation 58 'br' 'br_ln233' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.51ns)   --->   "%store_ln237 = store i3 1, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:237]   --->   Operation 59 'store' 'store_ln237' <Predicate = (state_load == 1 & !addLeaf_load)> <Delay = 0.51>
ST_1 : Operation 60 [1/1] (0.51ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 60 'br' 'br_ln0' <Predicate = (state_load == 1 & !addLeaf_load)> <Delay = 0.51>
ST_1 : Operation 61 [1/1] (0.51ns)   --->   "%store_ln235 = store i3 2, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:235]   --->   Operation 61 'store' 'store_ln235' <Predicate = (state_load == 1 & addLeaf_load)> <Delay = 0.51>
ST_1 : Operation 62 [1/1] (0.51ns)   --->   "%br_ln236 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:236]   --->   Operation 62 'br' 'br_ln236' <Predicate = (state_load == 1 & addLeaf_load)> <Delay = 0.51>
ST_1 : Operation 63 [1/1] (0.51ns)   --->   "%store_ln291 = store i3 1, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:291]   --->   Operation 63 'store' 'store_ln291' <Predicate = (state_load == 6)> <Delay = 0.51>
ST_1 : Operation 64 [1/1] (0.51ns)   --->   "%br_ln292 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:292]   --->   Operation 64 'br' 'br_ln292' <Predicate = (state_load == 6)> <Delay = 0.51>
ST_1 : Operation 65 [1/1] (0.51ns)   --->   "%store_ln226 = store i3 1, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:226]   --->   Operation 65 'store' 'store_ln226' <Predicate = (state_load == 7) | (state_load == 0)> <Delay = 0.51>
ST_1 : Operation 66 [1/1] (0.51ns)   --->   "%br_ln227 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:227]   --->   Operation 66 'br' 'br_ln227' <Predicate = (state_load == 7) | (state_load == 0)> <Delay = 0.51>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 67 [1/2] (0.69ns)   --->   "%cur_child_load_1 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:280]   --->   Operation 67 'load' 'cur_child_load_1' <Predicate = (state_load == 5 & !wait_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 68 [1/1] (0.85ns)   --->   "%icmp_ln280 = icmp_eq  i32 %cur_child_load_1, i32 4294967295" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:280]   --->   Operation 68 'icmp' 'icmp_ln280' <Predicate = (state_load == 5 & !wait_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %if.then32, void %if.else33" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:280]   --->   Operation 69 'br' 'br_ln280' <Predicate = (state_load == 5 & !wait_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.51ns)   --->   "%store_ln281 = store i3 4, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:281]   --->   Operation 70 'store' 'store_ln281' <Predicate = (state_load == 5 & !wait_load & !icmp_ln280)> <Delay = 0.51>
ST_2 : Operation 71 [1/1] (0.51ns)   --->   "%br_ln282 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:282]   --->   Operation 71 'br' 'br_ln282' <Predicate = (state_load == 5 & !wait_load & !icmp_ln280)> <Delay = 0.51>
ST_2 : Operation 72 [1/1] (0.51ns)   --->   "%store_ln283 = store i3 5, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:283]   --->   Operation 72 'store' 'store_ln283' <Predicate = (state_load == 5 & !wait_load & icmp_ln280)> <Delay = 0.51>
ST_2 : Operation 73 [1/1] (0.51ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 73 'br' 'br_ln0' <Predicate = (state_load == 5 & !wait_load & icmp_ln280)> <Delay = 0.51>
ST_2 : Operation 74 [1/2] (0.69ns)   --->   "%cur_child_load = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:259]   --->   Operation 74 'load' 'cur_child_load' <Predicate = (state_load == 3 & cur_hasLeaves_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln259 = icmp_eq  i32 %cur_child_load, i32 4294967295" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:259]   --->   Operation 75 'icmp' 'icmp_ln259' <Predicate = (state_load == 3 & cur_hasLeaves_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %if.then19, void %if.else20" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:259]   --->   Operation 76 'br' 'br_ln259' <Predicate = (state_load == 3 & cur_hasLeaves_load)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.51ns)   --->   "%store_ln260 = store i3 4, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:260]   --->   Operation 77 'store' 'store_ln260' <Predicate = (state_load == 3 & cur_hasLeaves_load & !icmp_ln259)> <Delay = 0.51>
ST_2 : Operation 78 [1/1] (0.51ns)   --->   "%br_ln261 = br void %sw.epilog" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:261]   --->   Operation 78 'br' 'br_ln261' <Predicate = (state_load == 3 & cur_hasLeaves_load & !icmp_ln259)> <Delay = 0.51>
ST_2 : Operation 79 [1/1] (0.51ns)   --->   "%store_ln262 = store i3 6, i3 %state" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:262]   --->   Operation 79 'store' 'store_ln262' <Predicate = (state_load == 3 & cur_hasLeaves_load & icmp_ln259)> <Delay = 0.51>
ST_2 : Operation 80 [1/1] (0.51ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 80 'br' 'br_ln0' <Predicate = (state_load == 3 & cur_hasLeaves_load & icmp_ln259)> <Delay = 0.51>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%addLeaf_flag_0 = phi i1 0, void %sw.bb, i1 0, void %if.then29, i1 0, void %if.else33, i1 0, void %if.then32, i1 0, void %sw.bb23, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then17, i1 0, void %if.then11, i1 0, void %if.else12, i1 1, void %if.then, i1 0, void %if.else, i1 0, void %sw.bb36"   --->   Operation 81 'phi' 'addLeaf_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%received_flag_0 = phi i1 0, void %sw.bb, i1 0, void %if.then29, i1 0, void %if.else33, i1 0, void %if.then32, i1 0, void %sw.bb23, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then17, i1 1, void %if.then11, i1 0, void %if.else12, i1 0, void %if.then, i1 0, void %if.else, i1 0, void %sw.bb36"   --->   Operation 82 'phi' 'received_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%wait_flag_0 = phi i1 0, void %sw.bb, i1 1, void %if.then29, i1 0, void %if.else33, i1 0, void %if.then32, i1 0, void %sw.bb23, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then17, i1 0, void %if.then11, i1 0, void %if.else12, i1 0, void %if.then, i1 0, void %if.else, i1 0, void %sw.bb36"   --->   Operation 83 'phi' 'wait_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty = phi i3 1, void %sw.bb, i3 6, void %if.then29, i3 5, void %if.else33, i3 4, void %if.then32, i3 5, void %sw.bb23, i3 6, void %if.else20, i3 4, void %if.then19, i3 2, void %if.then17, i3 3, void %if.then11, i3 2, void %if.else12, i3 2, void %if.then, i3 1, void %if.else, i3 1, void %sw.bb36"   --->   Operation 84 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%newLeaf_index_load = load i32 %newLeaf_index" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 85 'load' 'newLeaf_index_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%newLeaf_parent_load = load i32 %newLeaf_parent" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 86 'load' 'newLeaf_parent_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%newLeaf_hasLeaves_load = load i1 %newLeaf_hasLeaves" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 87 'load' 'newLeaf_hasLeaves_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%newLeaf_child_5_load = load i32 %newLeaf_child_5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 88 'load' 'newLeaf_child_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%newLeaf_child_4_load = load i32 %newLeaf_child_4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 89 'load' 'newLeaf_child_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%newLeaf_child_3_load = load i32 %newLeaf_child_3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 90 'load' 'newLeaf_child_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%newLeaf_child_2_load = load i32 %newLeaf_child_2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 91 'load' 'newLeaf_child_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%newLeaf_child_1_load = load i32 %newLeaf_child_1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 92 'load' 'newLeaf_child_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%newLeaf_child_load = load i32 %newLeaf_child" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 93 'load' 'newLeaf_child_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%newLeaf_amount_of_children_load = load i32 %newLeaf_amount_of_children" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 94 'load' 'newLeaf_amount_of_children_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%cur_index_load = load i32 %cur_index" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 95 'load' 'cur_index_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%cur_parent_load = load i32 %cur_parent" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 96 'load' 'cur_parent_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%base_minX = load i32 %cur_box_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 97 'load' 'base_minX' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%base_maxX = load i32 %cur_box_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 98 'load' 'base_maxX' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%base_minY = load i32 %cur_box_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 99 'load' 'base_minY' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%base_maxY = load i32 %cur_box_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 100 'load' 'base_maxY' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%cur_amount_of_children_load = load i32 %cur_amount_of_children" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339]   --->   Operation 101 'load' 'cur_amount_of_children_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.34ns)   --->   "%switch_ln298 = switch i3 %empty, void %sw.bb39, i3 6, void %sw.bb76, i3 2, void %sw.bb48, i3 3, void %sw.bb53, i3 4, void %sw.bb70, i3 5, void %sw.bb71" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:298]   --->   Operation 102 'switch' 'switch_ln298' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_55 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i417P0A, i417 %split2overflow, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:357]   --->   Operation 103 'nbreadreq' 'tmp_55' <Predicate = (empty == 5)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln357 = br i1 %tmp_55, void %sw.epilog79, void %if.then73" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:357]   --->   Operation 104 'br' 'br_ln357' <Predicate = (empty == 5)> <Delay = 0.38>
ST_2 : Operation 105 [2/2] (0.69ns)   --->   "%cur_child_load_2 = load i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 105 'load' 'cur_child_load_2' <Predicate = (empty == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 106 [2/2] (0.69ns)   --->   "%cur_child_load_3 = load i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 106 'load' 'cur_child_load_3' <Predicate = (empty == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%st_minX = load i32 %newLeaf_box_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 107 'load' 'st_minX' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%st_maxX = load i32 %newLeaf_box_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 108 'load' 'st_maxX' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%st_minY = load i32 %newLeaf_box_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 109 'load' 'st_minY' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%st_maxY = load i32 %newLeaf_box_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 110 'load' 'st_maxY' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.85ns)   --->   "%icmp_ln31 = icmp_slt  i32 %base_maxX, i32 %st_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:31]   --->   Operation 111 'icmp' 'icmp_ln31' <Predicate = (empty == 3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.22ns)   --->   "%select_ln31 = select i1 %icmp_ln31, i32 %st_maxX, i32 %base_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:31]   --->   Operation 112 'select' 'select_ln31' <Predicate = (empty == 3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.85ns)   --->   "%icmp_ln32 = icmp_slt  i32 %base_maxY, i32 %st_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:32]   --->   Operation 113 'icmp' 'icmp_ln32' <Predicate = (empty == 3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.22ns)   --->   "%select_ln32 = select i1 %icmp_ln32, i32 %st_maxY, i32 %base_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:32]   --->   Operation 114 'select' 'select_ln32' <Predicate = (empty == 3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.85ns)   --->   "%icmp_ln33 = icmp_sgt  i32 %base_minX, i32 %st_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:33]   --->   Operation 115 'icmp' 'icmp_ln33' <Predicate = (empty == 3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.22ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i32 %st_minX, i32 %base_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:33]   --->   Operation 116 'select' 'select_ln33' <Predicate = (empty == 3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln34 = icmp_sgt  i32 %base_minY, i32 %st_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:34]   --->   Operation 117 'icmp' 'icmp_ln34' <Predicate = (empty == 3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.22ns)   --->   "%select_ln34 = select i1 %icmp_ln34, i32 %st_minY, i32 %base_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:34]   --->   Operation 118 'select' 'select_ln34' <Predicate = (empty == 3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.45ns)   --->   "%store_ln332 = store i32 %select_ln33, i32 %cur_box_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 119 'store' 'store_ln332' <Predicate = (empty == 3)> <Delay = 0.45>
ST_2 : Operation 120 [1/1] (0.45ns)   --->   "%store_ln332 = store i32 %select_ln31, i32 %cur_box_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 120 'store' 'store_ln332' <Predicate = (empty == 3)> <Delay = 0.45>
ST_2 : Operation 121 [1/1] (0.45ns)   --->   "%store_ln332 = store i32 %select_ln34, i32 %cur_box_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 121 'store' 'store_ln332' <Predicate = (empty == 3)> <Delay = 0.45>
ST_2 : Operation 122 [1/1] (0.45ns)   --->   "%store_ln332 = store i32 %select_ln32, i32 %cur_box_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:332]   --->   Operation 122 'store' 'store_ln332' <Predicate = (empty == 3)> <Delay = 0.45>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %cur_hasLeaves_load, void %if.else68, void %for.body.preheader" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:333]   --->   Operation 123 'br' 'br_ln333' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (0.69ns)   --->   "%cur_child_load_8 = load i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 124 'load' 'cur_child_load_8' <Predicate = (!cur_hasLeaves_load & empty == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 125 [2/2] (0.69ns)   --->   "%cur_child_load_9 = load i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 125 'load' 'cur_child_load_9' <Predicate = (!cur_hasLeaves_load & empty == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 126 'alloca' 'i' <Predicate = (cur_hasLeaves_load & empty == 3)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln334 = store i3 0, i3 %i" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 127 'store' 'store_ln334' <Predicate = (cur_hasLeaves_load & empty == 3)> <Delay = 0.38>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.body" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 128 'br' 'br_ln334' <Predicate = (cur_hasLeaves_load & empty == 3)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i417P0A, i417 %receiveNode4insert, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:325]   --->   Operation 129 'nbreadreq' 'tmp_s' <Predicate = (empty == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_2 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln325 = br i1 %tmp_s, void %sw.epilog79, void %if.then50" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:325]   --->   Operation 130 'br' 'br_ln325' <Predicate = (empty == 2)> <Delay = 0.38>
ST_2 : Operation 131 [1/1] (1.21ns)   --->   "%write_ln364 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %insertFinished3, i1 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:364]   --->   Operation 131 'write' 'write_ln364' <Predicate = (empty == 6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln365 = br void %sw.epilog79" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:365]   --->   Operation 132 'br' 'br_ln365' <Predicate = (empty == 6)> <Delay = 0.38>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i417P0A, i417 %newLeaf2insert, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:301]   --->   Operation 133 'nbreadreq' 'tmp' <Predicate = (empty == 7) | (empty == 1) | (empty == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_2 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln301 = br i1 %tmp, void %sw.epilog79, void %if.then41" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:301]   --->   Operation 134 'br' 'br_ln301' <Predicate = (empty == 7) | (empty == 1) | (empty == 0)> <Delay = 0.38>
ST_2 : Operation 135 [1/1] (1.21ns)   --->   "%newLeaf2insert_read = read i417 @_ssdm_op_Read.ap_fifo.volatile.i417P0A, i417 %newLeaf2insert" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 135 'read' 'newLeaf2insert_read' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i417 %newLeaf2insert_read" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 136 'trunc' 'trunc_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i417.i32, i417 %newLeaf2insert_read, i32 64" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 137 'bitselect' 'tmp_22' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln304_7 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 193, i32 224" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 138 'partselect' 'trunc_ln304_7' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln304_1 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 353, i32 384" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 139 'partselect' 'trunc_ln304_1' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln304_2 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 385, i32 416" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 140 'partselect' 'trunc_ln304_2' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 32, i32 63" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 141 'partselect' 'tmp_56' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln304_s = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 65, i32 96" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 142 'partselect' 'trunc_ln304_s' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 97, i32 128" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 143 'partselect' 'tmp_57' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 129, i32 160" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 144 'partselect' 'tmp_58' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 161, i32 192" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 145 'partselect' 'tmp_59' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 225, i32 256" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 146 'partselect' 'tmp_60' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 257, i32 288" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 147 'partselect' 'tmp_61' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 289, i32 320" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 148 'partselect' 'tmp_62' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %newLeaf2insert_read, i32 321, i32 352" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 149 'partselect' 'tmp_63' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.38ns)   --->   "%store_ln304 = store i32 %trunc_ln304, i32 %newLeaf_index" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 150 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.38>
ST_2 : Operation 151 [1/1] (0.38ns)   --->   "%store_ln304 = store i32 %tmp_56, i32 %newLeaf_parent" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 151 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.38>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln304 = store i1 %tmp_22, i1 %newLeaf_hasLeaves" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 152 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %trunc_ln304_s, i32 %newLeaf_box_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 153 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %tmp_57, i32 %newLeaf_box_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 154 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %tmp_58, i32 %newLeaf_box_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 155 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %tmp_59, i32 %newLeaf_box_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 156 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %trunc_ln304_7, i32 %newLeaf_child_5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 157 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %tmp_60, i32 %newLeaf_child_4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 158 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %tmp_61, i32 %newLeaf_child_3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 159 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %tmp_62, i32 %newLeaf_child_2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 160 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %tmp_63, i32 %newLeaf_child_1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 161 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %trunc_ln304_1, i32 %newLeaf_child" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 162 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln304 = store i32 %trunc_ln304_2, i32 %newLeaf_amount_of_children" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304]   --->   Operation 163 'store' 'store_ln304' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%root_index_load = load i1 %root_index"   --->   Operation 164 'load' 'root_index_load' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln307 = br i1 %root_index_load, void %for.inc.i342.preheader, void %if.end46" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:307]   --->   Operation 165 'br' 'br_ln307' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1"   --->   Operation 166 'alloca' 'i_12' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp & !root_index_load)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.38ns)   --->   "%store_ln34 = store i3 0, i3 %i_12" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 167 'store' 'store_ln34' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp & !root_index_load)> <Delay = 0.38>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.i342" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 168 'br' 'br_ln34' <Predicate = (empty != 6 & empty != 2 & empty != 3 & empty != 4 & empty != 5 & tmp & !root_index_load)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 169 [1/1] (1.21ns)   --->   "%split2overflow_read = read i417 @_ssdm_op_Read.ap_fifo.volatile.i417P0A, i417 %split2overflow" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 169 'read' 'split2overflow_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln359 = trunc i417 %split2overflow_read" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 170 'trunc' 'trunc_ln359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i417.i32, i417 %split2overflow_read, i32 64" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 171 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln359_7 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 193, i32 224" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 172 'partselect' 'trunc_ln359_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln359_1 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 353, i32 384" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 173 'partselect' 'trunc_ln359_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln359_2 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 385, i32 416" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 174 'partselect' 'trunc_ln359_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 32, i32 63" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 175 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln359_s = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 65, i32 96" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 176 'partselect' 'trunc_ln359_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 97, i32 128" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 177 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 129, i32 160" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 178 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 161, i32 192" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 179 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 225, i32 256" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 180 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 257, i32 288" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 181 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 289, i32 320" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 182 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %split2overflow_read, i32 321, i32 352" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 183 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.41ns)   --->   "%store_ln359 = store i32 %trunc_ln359, i32 %cur_index" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 184 'store' 'store_ln359' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 185 [1/1] (0.41ns)   --->   "%store_ln359 = store i32 %tmp_72, i32 %cur_parent" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 185 'store' 'store_ln359' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 186 [1/1] (0.41ns)   --->   "%store_ln359 = store i1 %tmp_24, i1 %cur_hasLeaves" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 186 'store' 'store_ln359' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 187 [1/1] (0.45ns)   --->   "%store_ln359 = store i32 %trunc_ln359_s, i32 %cur_box_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 187 'store' 'store_ln359' <Predicate = true> <Delay = 0.45>
ST_3 : Operation 188 [1/1] (0.45ns)   --->   "%store_ln359 = store i32 %tmp_73, i32 %cur_box_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 188 'store' 'store_ln359' <Predicate = true> <Delay = 0.45>
ST_3 : Operation 189 [1/1] (0.45ns)   --->   "%store_ln359 = store i32 %tmp_74, i32 %cur_box_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 189 'store' 'store_ln359' <Predicate = true> <Delay = 0.45>
ST_3 : Operation 190 [1/1] (0.45ns)   --->   "%store_ln359 = store i32 %tmp_75, i32 %cur_box_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 190 'store' 'store_ln359' <Predicate = true> <Delay = 0.45>
ST_3 : Operation 191 [1/1] (0.69ns)   --->   "%store_ln359 = store i32 %trunc_ln359_7, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 191 'store' 'store_ln359' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 192 [1/1] (0.69ns)   --->   "%store_ln359 = store i32 %tmp_76, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 192 'store' 'store_ln359' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 193 [1/1] (0.45ns)   --->   "%store_ln359 = store i32 %trunc_ln359_2, i32 %cur_amount_of_children" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 193 'store' 'store_ln359' <Predicate = true> <Delay = 0.45>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 194 [1/1] (0.69ns)   --->   "%store_ln359 = store i32 %tmp_77, i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 194 'store' 'store_ln359' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 195 [1/1] (0.69ns)   --->   "%store_ln359 = store i32 %tmp_78, i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 195 'store' 'store_ln359' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 196 [1/1] (0.69ns)   --->   "%store_ln359 = store i32 %tmp_79, i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 196 'store' 'store_ln359' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 197 [1/1] (0.69ns)   --->   "%store_ln359 = store i32 %trunc_ln359_1, i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359]   --->   Operation 197 'store' 'store_ln359' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 198 [1/1] (0.38ns)   --->   "%br_ln360 = br void %sw.epilog79" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:360]   --->   Operation 198 'br' 'br_ln360' <Predicate = true> <Delay = 0.38>

State 6 <SV = 2> <Delay = 0.69>
ST_6 : Operation 199 [1/2] (0.69ns)   --->   "%cur_child_load_2 = load i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 199 'load' 'cur_child_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 200 [1/2] (0.69ns)   --->   "%cur_child_load_3 = load i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 200 'load' 'cur_child_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 201 [2/2] (0.69ns)   --->   "%cur_child_load_4 = load i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 201 'load' 'cur_child_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 202 [2/2] (0.69ns)   --->   "%cur_child_load_5 = load i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 202 'load' 'cur_child_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 3> <Delay = 0.69>
ST_7 : Operation 203 [1/2] (0.69ns)   --->   "%cur_child_load_4 = load i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 203 'load' 'cur_child_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 204 [1/2] (0.69ns)   --->   "%cur_child_load_5 = load i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 204 'load' 'cur_child_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 205 [2/2] (0.69ns)   --->   "%cur_child_load_6 = load i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 205 'load' 'cur_child_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 206 [2/2] (0.69ns)   --->   "%cur_child_load_7 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 206 'load' 'cur_child_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 4> <Delay = 1.91>
ST_8 : Operation 207 [1/2] (0.69ns)   --->   "%cur_child_load_6 = load i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 207 'load' 'cur_child_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 208 [1/2] (0.69ns)   --->   "%cur_child_load_7 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 208 'load' 'cur_child_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %cur_amount_of_children_load, i32 %cur_child_load_7, i32 %cur_child_load_6, i32 %cur_child_load_5, i32 %cur_child_load_4, i32 %cur_child_load_3, i32 %cur_child_load_2, i32 %base_maxY, i32 %base_minY, i32 %base_maxX, i32 %base_minX, i1 %cur_hasLeaves_load, i32 %cur_parent_load, i32 %cur_index_load" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 209 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln353 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %overflow2split, i417 %p_s" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353]   --->   Operation 210 'write' 'write_ln353' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_8 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln354 = br void %sw.epilog79" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:354]   --->   Operation 211 'br' 'br_ln354' <Predicate = true> <Delay = 0.38>

State 9 <SV = 2> <Delay = 0.69>
ST_9 : Operation 212 [1/2] (0.69ns)   --->   "%cur_child_load_8 = load i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 212 'load' 'cur_child_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 213 [1/2] (0.69ns)   --->   "%cur_child_load_9 = load i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 213 'load' 'cur_child_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 214 [2/2] (0.69ns)   --->   "%cur_child_load_10 = load i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 214 'load' 'cur_child_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 215 [2/2] (0.69ns)   --->   "%cur_child_load_11 = load i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 215 'load' 'cur_child_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 10 <SV = 3> <Delay = 0.69>
ST_10 : Operation 216 [1/2] (0.69ns)   --->   "%cur_child_load_10 = load i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 216 'load' 'cur_child_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 217 [1/2] (0.69ns)   --->   "%cur_child_load_11 = load i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 217 'load' 'cur_child_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 218 [2/2] (0.69ns)   --->   "%cur_child_load_12 = load i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 218 'load' 'cur_child_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 219 [2/2] (0.69ns)   --->   "%cur_child_load_13 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 219 'load' 'cur_child_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 11 <SV = 4> <Delay = 1.91>
ST_11 : Operation 220 [1/2] (0.69ns)   --->   "%cur_child_load_12 = load i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 220 'load' 'cur_child_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 221 [1/2] (0.69ns)   --->   "%cur_child_load_13 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 221 'load' 'cur_child_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %cur_amount_of_children_load, i32 %cur_child_load_13, i32 %cur_child_load_12, i32 %cur_child_load_11, i32 %cur_child_load_10, i32 %cur_child_load_9, i32 %cur_child_load_8, i32 %select_ln32, i32 %select_ln34, i32 %select_ln31, i32 %select_ln33, i1 0, i32 %cur_parent_load, i32 %cur_index_load" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 222 'bitconcatenate' 'p_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (1.21ns)   --->   "%write_ln346 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %cst_req, i417 %p_3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346]   --->   Operation 223 'write' 'write_ln346' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>

State 12 <SV = 5> <Delay = 1.21>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%p_4 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %newLeaf_amount_of_children_load, i32 %newLeaf_child_load, i32 %newLeaf_child_1_load, i32 %newLeaf_child_2_load, i32 %newLeaf_child_3_load, i32 %newLeaf_child_4_load, i32 %newLeaf_child_5_load, i32 %st_maxY, i32 %st_minY, i32 %st_maxX, i32 %st_minX, i1 %newLeaf_hasLeaves_load, i32 %newLeaf_parent_load, i32 %newLeaf_index_load" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:347]   --->   Operation 224 'bitconcatenate' 'p_4' <Predicate = (!cur_hasLeaves_load)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (1.21ns)   --->   "%write_ln347 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %cst_req, i417 %p_4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:347]   --->   Operation 225 'write' 'write_ln347' <Predicate = (!cur_hasLeaves_load)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_12 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!cur_hasLeaves_load)> <Delay = 0.38>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%newLeaf_index_loc_0 = phi i32 %add_ln336, void %if.then59, i32 %newLeaf_index_load, void %for.end.loopexit" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 227 'phi' 'newLeaf_index_loc_0' <Predicate = (cur_hasLeaves_load)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%newLeaf_parent_loc_0 = phi i32 %cur_index_load, void %if.then59, i32 %newLeaf_parent_load, void %for.end.loopexit" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 228 'phi' 'newLeaf_parent_loc_0' <Predicate = (cur_hasLeaves_load)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%cur_amount_of_children_loc_0 = phi i32 %add_ln339, void %if.then59, i32 %cur_amount_of_children_load, void %for.end.loopexit" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339]   --->   Operation 229 'phi' 'cur_amount_of_children_loc_0' <Predicate = (cur_hasLeaves_load)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%p_5 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %newLeaf_amount_of_children_load, i32 %newLeaf_child_load, i32 %newLeaf_child_1_load, i32 %newLeaf_child_2_load, i32 %newLeaf_child_3_load, i32 %newLeaf_child_4_load, i32 %newLeaf_child_5_load, i32 %st_maxY, i32 %st_minY, i32 %st_maxX, i32 %st_minX, i1 %newLeaf_hasLeaves_load, i32 %newLeaf_parent_loc_0, i32 %newLeaf_index_loc_0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 230 'bitconcatenate' 'p_5' <Predicate = (cur_hasLeaves_load)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (1.21ns)   --->   "%write_ln343 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %insertNode4insert, i417 %p_5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343]   --->   Operation 231 'write' 'write_ln343' <Predicate = (cur_hasLeaves_load)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_12 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln344 = br void %if.end69" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:344]   --->   Operation 232 'br' 'br_ln344' <Predicate = (cur_hasLeaves_load)> <Delay = 0.38>
ST_12 : Operation 233 [2/2] (0.69ns)   --->   "%cur_child_load_15 = load i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 233 'load' 'cur_child_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 234 [2/2] (0.69ns)   --->   "%cur_child_load_16 = load i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 234 'load' 'cur_child_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 13 <SV = 2> <Delay = 0.69>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%i_13 = load i3 %i" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 235 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i3 %i_13" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 236 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.49ns)   --->   "%icmp_ln334 = icmp_eq  i3 %i_13, i3 6" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 237 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%empty_136 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 3"   --->   Operation 238 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.57ns)   --->   "%add_ln334 = add i3 %i_13, i3 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 239 'add' 'add_ln334' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %for.body.split, void %for.end.loopexit" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 240 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%cur_child_addr = getelementptr i32 %cur_child, i64 0, i64 %zext_ln334" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:335]   --->   Operation 241 'getelementptr' 'cur_child_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_13 : Operation 242 [2/2] (0.69ns)   --->   "%cur_child_load_14 = load i3 %cur_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:335]   --->   Operation 242 'load' 'cur_child_load_14' <Predicate = (!icmp_ln334)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 243 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 243 'br' 'br_ln0' <Predicate = (icmp_ln334)> <Delay = 0.38>

State 14 <SV = 3> <Delay = 2.14>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 244 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/2] (0.69ns)   --->   "%cur_child_load_14 = load i3 %cur_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:335]   --->   Operation 245 'load' 'cur_child_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 246 [1/1] (0.85ns)   --->   "%icmp_ln335 = icmp_eq  i32 %cur_child_load_14, i32 4294967295" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:335]   --->   Operation 246 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %for.inc, void %if.then59" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:335]   --->   Operation 247 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.38ns)   --->   "%store_ln334 = store i3 %add_ln334, i3 %i" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 248 'store' 'store_ln334' <Predicate = (!icmp_ln335)> <Delay = 0.38>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.body" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334]   --->   Operation 249 'br' 'br_ln334' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln336)   --->   "%zext_ln336 = zext i3 %i_13" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 250 'zext' 'zext_ln336' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%shl_ln336 = shl i32 %cur_index_load, i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 251 'shl' 'shl_ln336' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%shl_ln336_1 = shl i32 %cur_index_load, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 252 'shl' 'shl_ln336_1' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln336 = sub i32 %shl_ln336, i32 %shl_ln336_1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 253 'sub' 'sub_ln336' <Predicate = (icmp_ln335)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln336)   --->   "%or_ln336 = or i32 %sub_ln336, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 254 'or' 'or_ln336' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln336 = add i32 %zext_ln336, i32 %or_ln336" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 255 'add' 'add_ln336' <Predicate = (icmp_ln335)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.38ns)   --->   "%store_ln336 = store i32 %add_ln336, i32 %newLeaf_index" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336]   --->   Operation 256 'store' 'store_ln336' <Predicate = (icmp_ln335)> <Delay = 0.38>
ST_14 : Operation 257 [1/1] (0.38ns)   --->   "%store_ln337 = store i32 %cur_index_load, i32 %newLeaf_parent" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:337]   --->   Operation 257 'store' 'store_ln337' <Predicate = (icmp_ln335)> <Delay = 0.38>

State 15 <SV = 4> <Delay = 1.33>
ST_15 : Operation 258 [1/1] (0.69ns)   --->   "%store_ln338 = store i32 %add_ln336, i3 %cur_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:338]   --->   Operation 258 'store' 'store_ln338' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 259 [1/1] (0.88ns)   --->   "%add_ln339 = add i32 %cur_amount_of_children_load, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339]   --->   Operation 259 'add' 'add_ln339' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.45ns)   --->   "%store_ln339 = store i32 %add_ln339, i32 %cur_amount_of_children" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339]   --->   Operation 260 'store' 'store_ln339' <Predicate = true> <Delay = 0.45>
ST_15 : Operation 261 [1/1] (0.38ns)   --->   "%br_ln340 = br void %for.end" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:340]   --->   Operation 261 'br' 'br_ln340' <Predicate = true> <Delay = 0.38>

State 16 <SV = 6> <Delay = 0.69>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%cur_amount_of_children_loc_1 = phi i32 %cur_amount_of_children_loc_0, void %for.end, i32 %cur_amount_of_children_load, void %if.else68" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339]   --->   Operation 262 'phi' 'cur_amount_of_children_loc_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [1/2] (0.69ns)   --->   "%cur_child_load_15 = load i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 263 'load' 'cur_child_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 264 [1/2] (0.69ns)   --->   "%cur_child_load_16 = load i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 264 'load' 'cur_child_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 265 [2/2] (0.69ns)   --->   "%cur_child_load_17 = load i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 265 'load' 'cur_child_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 266 [2/2] (0.69ns)   --->   "%cur_child_load_18 = load i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 266 'load' 'cur_child_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 17 <SV = 7> <Delay = 0.69>
ST_17 : Operation 267 [1/2] (0.69ns)   --->   "%cur_child_load_17 = load i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 267 'load' 'cur_child_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 268 [1/2] (0.69ns)   --->   "%cur_child_load_18 = load i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 268 'load' 'cur_child_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 269 [2/2] (0.69ns)   --->   "%cur_child_load_19 = load i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 269 'load' 'cur_child_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 270 [2/2] (0.69ns)   --->   "%cur_child_load_20 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 270 'load' 'cur_child_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 18 <SV = 8> <Delay = 1.91>
ST_18 : Operation 271 [1/2] (0.69ns)   --->   "%cur_child_load_19 = load i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 271 'load' 'cur_child_load_19' <Predicate = (empty == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 272 [1/2] (0.69ns)   --->   "%cur_child_load_20 = load i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 272 'load' 'cur_child_load_20' <Predicate = (empty == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%p_6 = bitconcatenate i417 @_ssdm_op_BitConcatenate.i417.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i1.i32.i32, i32 %cur_amount_of_children_loc_1, i32 %cur_child_load_20, i32 %cur_child_load_19, i32 %cur_child_load_18, i32 %cur_child_load_17, i32 %cur_child_load_16, i32 %cur_child_load_15, i32 %select_ln32, i32 %select_ln34, i32 %select_ln31, i32 %select_ln33, i1 %cur_hasLeaves_load, i32 %cur_parent_load, i32 %cur_index_load" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 273 'bitconcatenate' 'p_6' <Predicate = (empty == 3)> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (1.21ns)   --->   "%write_ln349 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %writeChanges4insert, i417 %p_6" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349]   --->   Operation 274 'write' 'write_ln349' <Predicate = (empty == 3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_18 : Operation 275 [1/1] (0.38ns)   --->   "%br_ln350 = br void %sw.epilog79" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:350]   --->   Operation 275 'br' 'br_ln350' <Predicate = (empty == 3)> <Delay = 0.38>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%addLeaf_flag_2 = phi i1 %addLeaf_flag_0, void %sw.bb70, i1 %addLeaf_flag_0, void %if.end69, i1 %addLeaf_flag_0, void %sw.bb76, i1 1, void %if.end46, i1 %addLeaf_flag_0, void %sw.bb39, i1 %addLeaf_flag_0, void %if.then50, i1 %addLeaf_flag_0, void %sw.bb48, i1 %addLeaf_flag_0, void %if.then73, i1 %addLeaf_flag_0, void %sw.bb71"   --->   Operation 276 'phi' 'addLeaf_flag_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%addLeaf_new_2 = phi i1 0, void %sw.bb70, i1 0, void %if.end69, i1 0, void %sw.bb76, i1 1, void %if.end46, i1 0, void %sw.bb39, i1 0, void %if.then50, i1 0, void %sw.bb48, i1 0, void %if.then73, i1 0, void %sw.bb71"   --->   Operation 277 'phi' 'addLeaf_new_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%received_flag_2 = phi i1 %received_flag_0, void %sw.bb70, i1 %received_flag_0, void %if.end69, i1 %received_flag_0, void %sw.bb76, i1 %received_flag_0, void %if.end46, i1 %received_flag_0, void %sw.bb39, i1 1, void %if.then50, i1 %received_flag_0, void %sw.bb48, i1 %received_flag_0, void %if.then73, i1 %received_flag_0, void %sw.bb71"   --->   Operation 278 'phi' 'received_flag_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%received_new_2 = phi i1 0, void %sw.bb70, i1 0, void %if.end69, i1 0, void %sw.bb76, i1 0, void %if.end46, i1 0, void %sw.bb39, i1 1, void %if.then50, i1 0, void %sw.bb48, i1 0, void %if.then73, i1 0, void %sw.bb71"   --->   Operation 279 'phi' 'received_new_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%wait_flag_2 = phi i1 %wait_flag_0, void %sw.bb70, i1 %wait_flag_0, void %if.end69, i1 %wait_flag_0, void %sw.bb76, i1 %wait_flag_0, void %if.end46, i1 %wait_flag_0, void %sw.bb39, i1 %wait_flag_0, void %if.then50, i1 %wait_flag_0, void %sw.bb48, i1 1, void %if.then73, i1 %wait_flag_0, void %sw.bb71"   --->   Operation 280 'phi' 'wait_flag_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%wait_new_2 = phi i1 0, void %sw.bb70, i1 0, void %if.end69, i1 0, void %sw.bb76, i1 0, void %if.end46, i1 0, void %sw.bb39, i1 0, void %if.then50, i1 0, void %sw.bb48, i1 1, void %if.then73, i1 0, void %sw.bb71"   --->   Operation 281 'phi' 'wait_new_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %wait_flag_2, void %sw.epilog79.new10, void %mergeST9"   --->   Operation 282 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln278 = store i1 %wait_new_2, i1 %wait_r" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:278]   --->   Operation 283 'store' 'store_ln278' <Predicate = (wait_flag_2)> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog79.new10"   --->   Operation 284 'br' 'br_ln0' <Predicate = (wait_flag_2)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %received_flag_2, void %sw.epilog79.new8, void %mergeST7"   --->   Operation 285 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln246 = store i1 %received_new_2, i1 %received" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:246]   --->   Operation 286 'store' 'store_ln246' <Predicate = (received_flag_2)> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog79.new8"   --->   Operation 287 'br' 'br_ln0' <Predicate = (received_flag_2)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %addLeaf_flag_2, void %sw.epilog79.new, void %mergeST"   --->   Operation 288 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln234 = store i1 %addLeaf_new_2, i1 %addLeaf" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:234]   --->   Operation 289 'store' 'store_ln234' <Predicate = (addLeaf_flag_2)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog79.new"   --->   Operation 290 'br' 'br_ln0' <Predicate = (addLeaf_flag_2)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%ret_ln372 = ret" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:372]   --->   Operation 291 'ret' 'ret_ln372' <Predicate = true> <Delay = 0.00>

State 19 <SV = 2> <Delay = 1.91>
ST_19 : Operation 292 [1/1] (1.21ns)   --->   "%receiveNode4insert_read = read i417 @_ssdm_op_Read.ap_fifo.volatile.i417P0A, i417 %receiveNode4insert" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 292 'read' 'receiveNode4insert_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i417 %receiveNode4insert_read" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 293 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i417.i32, i417 %receiveNode4insert_read, i32 64" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 294 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln326_7 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 193, i32 224" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 295 'partselect' 'trunc_ln326_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 353, i32 384" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 296 'partselect' 'trunc_ln326_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln326_2 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 385, i32 416" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 297 'partselect' 'trunc_ln326_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 32, i32 63" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 298 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln326_s = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 65, i32 96" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 299 'partselect' 'trunc_ln326_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 97, i32 128" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 300 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 129, i32 160" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 301 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 161, i32 192" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 302 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 225, i32 256" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 303 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 257, i32 288" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 304 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 289, i32 320" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 305 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i417.i32.i32, i417 %receiveNode4insert_read, i32 321, i32 352" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 306 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.41ns)   --->   "%store_ln326 = store i32 %trunc_ln326, i32 %cur_index" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 307 'store' 'store_ln326' <Predicate = true> <Delay = 0.41>
ST_19 : Operation 308 [1/1] (0.41ns)   --->   "%store_ln326 = store i32 %tmp_64, i32 %cur_parent" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 308 'store' 'store_ln326' <Predicate = true> <Delay = 0.41>
ST_19 : Operation 309 [1/1] (0.41ns)   --->   "%store_ln326 = store i1 %tmp_23, i1 %cur_hasLeaves" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 309 'store' 'store_ln326' <Predicate = true> <Delay = 0.41>
ST_19 : Operation 310 [1/1] (0.45ns)   --->   "%store_ln326 = store i32 %trunc_ln326_s, i32 %cur_box_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 310 'store' 'store_ln326' <Predicate = true> <Delay = 0.45>
ST_19 : Operation 311 [1/1] (0.45ns)   --->   "%store_ln326 = store i32 %tmp_65, i32 %cur_box_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 311 'store' 'store_ln326' <Predicate = true> <Delay = 0.45>
ST_19 : Operation 312 [1/1] (0.45ns)   --->   "%store_ln326 = store i32 %tmp_66, i32 %cur_box_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 312 'store' 'store_ln326' <Predicate = true> <Delay = 0.45>
ST_19 : Operation 313 [1/1] (0.45ns)   --->   "%store_ln326 = store i32 %tmp_67, i32 %cur_box_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 313 'store' 'store_ln326' <Predicate = true> <Delay = 0.45>
ST_19 : Operation 314 [1/1] (0.69ns)   --->   "%store_ln326 = store i32 %trunc_ln326_7, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 314 'store' 'store_ln326' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 315 [1/1] (0.69ns)   --->   "%store_ln326 = store i32 %tmp_68, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 315 'store' 'store_ln326' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 316 [1/1] (0.45ns)   --->   "%store_ln326 = store i32 %trunc_ln326_2, i32 %cur_amount_of_children" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 316 'store' 'store_ln326' <Predicate = true> <Delay = 0.45>

State 20 <SV = 3> <Delay = 0.69>
ST_20 : Operation 317 [1/1] (0.69ns)   --->   "%store_ln326 = store i32 %tmp_69, i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 317 'store' 'store_ln326' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 318 [1/1] (0.69ns)   --->   "%store_ln326 = store i32 %tmp_70, i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 318 'store' 'store_ln326' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 21 <SV = 4> <Delay = 0.69>
ST_21 : Operation 319 [1/1] (0.69ns)   --->   "%store_ln326 = store i32 %tmp_71, i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 319 'store' 'store_ln326' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 320 [1/1] (0.69ns)   --->   "%store_ln326 = store i32 %trunc_ln326_1, i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326]   --->   Operation 320 'store' 'store_ln326' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 321 [1/1] (0.38ns)   --->   "%br_ln328 = br void %sw.epilog79" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:328]   --->   Operation 321 'br' 'br_ln328' <Predicate = true> <Delay = 0.38>

State 22 <SV = 2> <Delay = 1.13>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%i_14 = load i3 %i_12" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 322 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %i_14" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 323 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.49ns)   --->   "%icmp_ln34_2 = icmp_eq  i3 %i_14, i3 6" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 324 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 325 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (0.57ns)   --->   "%add_ln34 = add i3 %i_14, i3 1" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 326 'add' 'add_ln34' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_2, void %for.inc.i342.split, void %_ZN4NodeC2Ev.exit343" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 327 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 328 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%root_child_addr_6 = getelementptr i1 %root_child, i64 0, i64 %zext_ln34" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:36]   --->   Operation 329 'getelementptr' 'root_child_addr_6' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.63ns)   --->   "%store_ln36 = store i1 1, i3 %root_child_addr_6" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:36]   --->   Operation 330 'store' 'store_ln36' <Predicate = (!icmp_ln34_2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_22 : Operation 331 [1/1] (0.38ns)   --->   "%store_ln34 = store i3 %add_ln34, i3 %i_12" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 331 'store' 'store_ln34' <Predicate = (!icmp_ln34_2)> <Delay = 0.38>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.i342" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 332 'br' 'br_ln34' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%root_child_addr = getelementptr i1 %root_child, i64 0, i64 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 333 'getelementptr' 'root_child_addr' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_22 : Operation 334 [2/2] (0.63ns)   --->   "%root_child_load = load i3 %root_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 334 'load' 'root_child_load' <Predicate = (icmp_ln34_2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%root_child_addr_1 = getelementptr i1 %root_child, i64 0, i64 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 335 'getelementptr' 'root_child_addr_1' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_22 : Operation 336 [2/2] (0.63ns)   --->   "%root_child_load_1 = load i3 %root_child_addr_1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 336 'load' 'root_child_load_1' <Predicate = (icmp_ln34_2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i128 @_ssdm_op_PartSelect.i128.i417.i32.i32, i417 %newLeaf2insert_read, i32 65, i32 192" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 337 'partselect' 'tmp_80' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.45ns)   --->   "%store_ln317 = store i32 %trunc_ln304_s, i32 %cur_box_minX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 338 'store' 'store_ln317' <Predicate = (icmp_ln34_2)> <Delay = 0.45>
ST_22 : Operation 339 [1/1] (0.45ns)   --->   "%store_ln317 = store i32 %tmp_57, i32 %cur_box_maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 339 'store' 'store_ln317' <Predicate = (icmp_ln34_2)> <Delay = 0.45>
ST_22 : Operation 340 [1/1] (0.45ns)   --->   "%store_ln317 = store i32 %tmp_58, i32 %cur_box_minY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 340 'store' 'store_ln317' <Predicate = (icmp_ln34_2)> <Delay = 0.45>
ST_22 : Operation 341 [1/1] (0.45ns)   --->   "%store_ln317 = store i32 %tmp_59, i32 %cur_box_maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 341 'store' 'store_ln317' <Predicate = (icmp_ln34_2)> <Delay = 0.45>

State 23 <SV = 3> <Delay = 0.63>
ST_23 : Operation 342 [1/2] (0.63ns)   --->   "%root_child_load = load i3 %root_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 342 'load' 'root_child_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_23 : Operation 343 [1/2] (0.63ns)   --->   "%root_child_load_1 = load i3 %root_child_addr_1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 343 'load' 'root_child_load_1' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%root_child_addr_2 = getelementptr i1 %root_child, i64 0, i64 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 344 'getelementptr' 'root_child_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [2/2] (0.63ns)   --->   "%root_child_load_2 = load i3 %root_child_addr_2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 345 'load' 'root_child_load_2' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%root_child_addr_3 = getelementptr i1 %root_child, i64 0, i64 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 346 'getelementptr' 'root_child_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 347 [2/2] (0.63ns)   --->   "%root_child_load_3 = load i3 %root_child_addr_3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 347 'load' 'root_child_load_3' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>

State 24 <SV = 4> <Delay = 0.97>
ST_24 : Operation 348 [1/1] (0.27ns)   --->   "%select_ln316 = select i1 %root_child_load, i32 4294967295, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 348 'select' 'select_ln316' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.27ns)   --->   "%select_ln316_1 = select i1 %root_child_load_1, i32 4294967295, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 349 'select' 'select_ln316_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 350 [1/2] (0.63ns)   --->   "%root_child_load_2 = load i3 %root_child_addr_2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 350 'load' 'root_child_load_2' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_24 : Operation 351 [1/2] (0.63ns)   --->   "%root_child_load_3 = load i3 %root_child_addr_3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 351 'load' 'root_child_load_3' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%root_child_addr_4 = getelementptr i1 %root_child, i64 0, i64 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 352 'getelementptr' 'root_child_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 353 [2/2] (0.63ns)   --->   "%root_child_load_4 = load i3 %root_child_addr_4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 353 'load' 'root_child_load_4' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%root_child_addr_5 = getelementptr i1 %root_child, i64 0, i64 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 354 'getelementptr' 'root_child_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 355 [2/2] (0.63ns)   --->   "%root_child_load_5 = load i3 %root_child_addr_5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 355 'load' 'root_child_load_5' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_24 : Operation 356 [1/1] (0.69ns)   --->   "%store_ln317 = store i32 %select_ln316, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 356 'store' 'store_ln317' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 357 [1/1] (0.69ns)   --->   "%store_ln317 = store i32 %select_ln316_1, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 357 'store' 'store_ln317' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 25 <SV = 5> <Delay = 2.13>
ST_25 : Operation 358 [1/1] (0.27ns)   --->   "%select_ln316_2 = select i1 %root_child_load_2, i32 4294967295, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 358 'select' 'select_ln316_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.27ns)   --->   "%select_ln316_3 = select i1 %root_child_load_3, i32 4294967295, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 359 'select' 'select_ln316_3' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 360 [1/2] (0.63ns)   --->   "%root_child_load_4 = load i3 %root_child_addr_4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 360 'load' 'root_child_load_4' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_25 : Operation 361 [1/1] (0.27ns)   --->   "%select_ln316_4 = select i1 %root_child_load_4, i32 4294967295, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 361 'select' 'select_ln316_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 362 [1/2] (0.63ns)   --->   "%root_child_load_5 = load i3 %root_child_addr_5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 362 'load' 'root_child_load_5' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i385 @_ssdm_op_BitConcatenate.i385.i1.i32.i32.i32.i32.i32.i128.i96, i1 %root_child_load_5, i32 %select_ln316_4, i32 %select_ln316_3, i32 %select_ln316_2, i32 %select_ln316_1, i32 %select_ln316, i128 %tmp_80, i96 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 363 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln316 = or i385 %tmp_81, i385 36893488143124135936" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 364 'or' 'or_ln316' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i289 @_ssdm_op_PartSelect.i289.i385.i32.i32, i385 %or_ln316, i32 96, i32 384" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 365 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i289 %tmp_25" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 366 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i33 @_ssdm_op_PartSelect.i33.i385.i32.i32, i385 %or_ln316, i32 32, i32 64" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 367 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln316_8 = bitconcatenate i386 @_ssdm_op_BitConcatenate.i386.i1.i320.i33.i32, i1 0, i320 %sext_ln316, i33 %tmp_82, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 368 'bitconcatenate' 'or_ln316_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i386 %or_ln316_8" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 369 'zext' 'zext_ln316' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/1] (1.21ns)   --->   "%write_ln316 = write void @_ssdm_op_Write.ap_fifo.volatile.i417P0A, i417 %insertNode4insert, i417 %zext_ln316" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 370 'write' 'write_ln316' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 417> <Depth = 2> <FIFO>
ST_25 : Operation 371 [1/1] (0.69ns)   --->   "%store_ln317 = store i32 %select_ln316_2, i32 2" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 371 'store' 'store_ln317' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_25 : Operation 372 [1/1] (0.69ns)   --->   "%store_ln317 = store i32 %select_ln316_3, i32 3" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 372 'store' 'store_ln317' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 26 <SV = 6> <Delay = 1.21>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %root_index"   --->   Operation 373 'store' 'store_ln0' <Predicate = (!root_index_load)> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (0.27ns)   --->   "%select_ln316_5 = select i1 %root_child_load_5, i32 4294967295, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316]   --->   Operation 374 'select' 'select_ln316_5' <Predicate = (!root_index_load)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 375 [1/1] (0.41ns)   --->   "%store_ln317 = store i32 0, i32 %cur_index" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 375 'store' 'store_ln317' <Predicate = (!root_index_load)> <Delay = 0.41>
ST_26 : Operation 376 [1/1] (0.41ns)   --->   "%store_ln317 = store i32 4294967295, i32 %cur_parent" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 376 'store' 'store_ln317' <Predicate = (!root_index_load)> <Delay = 0.41>
ST_26 : Operation 377 [1/1] (0.41ns)   --->   "%store_ln317 = store i1 1, i1 %cur_hasLeaves" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 377 'store' 'store_ln317' <Predicate = (!root_index_load)> <Delay = 0.41>
ST_26 : Operation 378 [1/1] (0.69ns)   --->   "%store_ln317 = store i32 %select_ln316_4, i32 4" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 378 'store' 'store_ln317' <Predicate = (!root_index_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_26 : Operation 379 [1/1] (0.69ns)   --->   "%store_ln317 = store i32 %select_ln316_5, i32 5" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 379 'store' 'store_ln317' <Predicate = (!root_index_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_26 : Operation 380 [1/1] (0.45ns)   --->   "%store_ln317 = store i32 0, i32 %cur_amount_of_children" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317]   --->   Operation 380 'store' 'store_ln317' <Predicate = (!root_index_load)> <Delay = 0.45>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end46"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!root_index_load)> <Delay = 0.00>
ST_26 : Operation 382 [1/1] (1.21ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %getNode4insert2, i32 0" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:319]   --->   Operation 382 'write' 'write_ln319' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_26 : Operation 383 [1/1] (0.38ns)   --->   "%br_ln321 = br void %sw.epilog79" [/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:321]   --->   Operation 383 'br' 'br_ln321' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'load' operation ('cur_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:280) on array 'cur_child' [57]  (0.699 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	fifo read operation ('newLeaf2insert_read', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304) on port 'newLeaf2insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304) [300]  (1.22 ns)
	'store' operation ('store_ln304', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304) of variable 'trunc_ln304', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:304 on static variable 'newLeaf_index' [315]  (0.387 ns)
	blocking operation 0.473 ns on control path)

 <State 3>: 1.92ns
The critical path consists of the following:
	fifo read operation ('split2overflow_read', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359) on port 'split2overflow' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359) [136]  (1.22 ns)
	'store' operation ('store_ln359', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359) of variable 'trunc_ln359_7', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359 on array 'cur_child' [158]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln359', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359) of variable 'tmp_77', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359 on array 'cur_child' [160]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln359', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359) of variable 'tmp_79', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359 on array 'cur_child' [162]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('cur_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353) on array 'cur_child' [167]  (0.699 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation ('cur_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353) on array 'cur_child' [169]  (0.699 ns)

 <State 8>: 1.92ns
The critical path consists of the following:
	'load' operation ('cur_child_load_6', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353) on array 'cur_child' [171]  (0.699 ns)
	fifo write operation ('write_ln353', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353) on port 'overflow2split' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:353) [174]  (1.22 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'load' operation ('cur_child_load_8', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346) on array 'cur_child' [195]  (0.699 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'load' operation ('cur_child_load_10', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346) on array 'cur_child' [197]  (0.699 ns)

 <State 11>: 1.92ns
The critical path consists of the following:
	'load' operation ('cur_child_load_12', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346) on array 'cur_child' [199]  (0.699 ns)
	fifo write operation ('write_ln346', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346) on port 'cst_req' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:346) [202]  (1.22 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	'phi' operation ('newLeaf_index_loc_0', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336) with incoming values : ('newLeaf_index_load', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343) ('add_ln336', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336) [242]  (0 ns)
	fifo write operation ('write_ln343', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343) on port 'insertNode4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:343) [246]  (1.22 ns)

 <State 13>: 0.699ns
The critical path consists of the following:
	'load' operation ('i', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334) on local variable 'i' [211]  (0 ns)
	'getelementptr' operation ('cur_child_addr', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:335) [219]  (0 ns)
	'load' operation ('cur_child_load_14', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:335) on array 'cur_child' [220]  (0.699 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'shl' operation ('shl_ln336', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336) [228]  (0 ns)
	'sub' operation ('sub_ln336', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336) [230]  (0.88 ns)
	'or' operation ('or_ln336', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336) [231]  (0 ns)
	'add' operation ('add_ln336', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336) [232]  (0.88 ns)
	'store' operation ('store_ln336', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336) of variable 'add_ln336', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336 on static variable 'newLeaf_index' [233]  (0.387 ns)

 <State 15>: 1.33ns
The critical path consists of the following:
	'add' operation ('add_ln339', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339) [236]  (0.88 ns)
	'store' operation ('store_ln339', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339) of variable 'add_ln339', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339 on static variable 'cur_amount_of_children' [237]  (0.453 ns)

 <State 16>: 0.699ns
The critical path consists of the following:
	'load' operation ('cur_child_load_15', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349) on array 'cur_child' [250]  (0.699 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'load' operation ('cur_child_load_17', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349) on array 'cur_child' [252]  (0.699 ns)

 <State 18>: 1.92ns
The critical path consists of the following:
	'load' operation ('cur_child_load_19', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349) on array 'cur_child' [254]  (0.699 ns)
	fifo write operation ('write_ln349', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349) on port 'writeChanges4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:349) [257]  (1.22 ns)

 <State 19>: 1.92ns
The critical path consists of the following:
	fifo read operation ('receiveNode4insert_read', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326) on port 'receiveNode4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326) [263]  (1.22 ns)
	'store' operation ('store_ln326', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326) of variable 'trunc_ln326_7', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326 on array 'cur_child' [285]  (0.699 ns)

 <State 20>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln326', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326) of variable 'tmp_69', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326 on array 'cur_child' [287]  (0.699 ns)

 <State 21>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln326', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326) of variable 'tmp_71', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326 on array 'cur_child' [289]  (0.699 ns)

 <State 22>: 1.14ns
The critical path consists of the following:
	'load' operation ('i', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34) on local variable 'i' [336]  (0 ns)
	'add' operation ('add_ln34', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34) [340]  (0.572 ns)
	'store' operation ('store_ln34', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34) of variable 'add_ln34', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 on local variable 'i' [346]  (0.387 ns)
	blocking operation 0.18 ns on control path)

 <State 23>: 0.639ns
The critical path consists of the following:
	'load' operation ('root_child_load', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316) on array 'this.child', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:311 [351]  (0.639 ns)

 <State 24>: 0.977ns
The critical path consists of the following:
	'select' operation ('select_ln316', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316) [352]  (0.278 ns)
	'store' operation ('store_ln317', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317) of variable 'select_ln316', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316 on array 'cur_child' [384]  (0.699 ns)

 <State 25>: 2.13ns
The critical path consists of the following:
	'load' operation ('root_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316) on array 'this.child', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:311 [363]  (0.639 ns)
	'select' operation ('select_ln316_4', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316) [364]  (0.278 ns)
	'or' operation ('or_ln316', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316) [370]  (0 ns)
	fifo write operation ('write_ln316', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316) on port 'insertNode4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:316) [376]  (1.22 ns)

 <State 26>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln319', /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:319) on port 'getNode4insert2' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:319) [393]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
