Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 13 14:36:14 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LBOx2_timing_summary_routed.rpt -rpx LBOx2_timing_summary_routed.rpx
| Design       : LBOx2
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2401 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.954     -451.951                    228                 3140       -0.167       -1.042                     16                 3140       -0.159       -0.159                       1                  1681  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clk200_int              {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                            -3.954     -441.643                    210                 2712        0.096        0.000                      0                 2712        3.000        0.000                       0                  1528  
  MMCME2_BASE_inst_n_2          1.814        0.000                      0                   32        0.206        0.000                      0                   32        2.150        0.000                       0                    51  
  MMCME2_BASE_inst_n_2_1        0.237        0.000                      0                   32        0.685        0.000                      0                   32        2.150        0.000                       0                    51  
  clk200_int                                                                                                                                                                0.264        0.000                       0                     4  
  clkDLYi                                                                                                                                                                   3.592        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.592        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.929        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.929        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.929        0.000                       0                     2  
  clk_div_int                   5.060        0.000                      0                   13        0.179        0.000                      0                   13        4.600        0.000                       0                    15  
  clk_int                                                                                                                                                                  -0.159       -0.159                       1                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           3.714        0.000                      0                  179        1.187        0.000                      0                  179  
clk                     MMCME2_BASE_inst_n_2         -0.797       -8.086                     12                   32       -0.158       -0.290                      5                   32  
clk                     MMCME2_BASE_inst_n_2_1       -0.463       -2.222                      6                   32       -0.167       -0.752                     11                   32  
clk                     clk_div_int                   5.802        0.000                      0                   13        0.073        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.189        0.000                      0                   98        1.021        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.347        0.000                      0                    1        0.674        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          210  Failing Endpoints,  Worst Slack       -3.954ns,  Total Violation     -441.643ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 5.665ns (40.615%)  route 8.283ns (59.385%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.762 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    17.762    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    17.927 r  LBO2/PD/b0x10_carry__13/O[1]
                         net (fo=1, routed)           0.000    17.927    LBO2/PD/b0x10_carry__13_n_6
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.309    13.630    LBO2/PD/clk_in
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[57]/C
                         clock pessimism              0.302    13.932    
                         clock uncertainty           -0.035    13.897    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.076    13.973    LBO2/PD/b0x1_reg[57]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -17.927    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.950ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 5.662ns (40.603%)  route 8.283ns (59.397%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.631 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.762 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    17.762    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.816 r  LBO2/PD/b0x10_carry__13/CO[3]
                         net (fo=1, routed)           0.000    17.816    LBO2/PD/b0x10_carry__13_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    17.924 r  LBO2/PD/b0x10_carry__14/O[0]
                         net (fo=1, routed)           0.000    17.924    LBO2/PD/b0x10_carry__14_n_7
    SLICE_X10Y77         FDRE                                         r  LBO2/PD/b0x1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.310    13.631    LBO2/PD/clk_in
    SLICE_X10Y77         FDRE                                         r  LBO2/PD/b0x1_reg[60]/C
                         clock pessimism              0.302    13.933    
                         clock uncertainty           -0.035    13.898    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.076    13.974    LBO2/PD/b0x1_reg[60]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                         -17.924    
  -------------------------------------------------------------------
                         slack                                 -3.950    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 5.651ns (40.556%)  route 8.283ns (59.444%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.762 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    17.762    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    17.913 r  LBO2/PD/b0x10_carry__13/O[3]
                         net (fo=1, routed)           0.000    17.913    LBO2/PD/b0x10_carry__13_n_4
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.309    13.630    LBO2/PD/clk_in
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[59]/C
                         clock pessimism              0.302    13.932    
                         clock uncertainty           -0.035    13.897    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.076    13.973    LBO2/PD/b0x1_reg[59]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.901ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.611ns (40.385%)  route 8.283ns (59.615%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 13.629 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    17.873 r  LBO2/PD/b0x10_carry__12/O[1]
                         net (fo=1, routed)           0.000    17.873    LBO2/PD/b0x10_carry__12_n_6
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.308    13.629    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[53]/C
                         clock pessimism              0.302    13.931    
                         clock uncertainty           -0.035    13.896    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.076    13.972    LBO2/PD/b0x1_reg[53]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -17.873    
  -------------------------------------------------------------------
                         slack                                 -3.901    

Slack (VIOLATED) :        -3.901ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.895ns  (logic 5.612ns (40.389%)  route 8.283ns (59.611%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.762 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    17.762    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    17.874 r  LBO2/PD/b0x10_carry__13/O[2]
                         net (fo=1, routed)           0.000    17.874    LBO2/PD/b0x10_carry__13_n_5
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.309    13.630    LBO2/PD/clk_in
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[58]/C
                         clock pessimism              0.302    13.932    
                         clock uncertainty           -0.035    13.897    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.076    13.973    LBO2/PD/b0x1_reg[58]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -17.874    
  -------------------------------------------------------------------
                         slack                                 -3.901    

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.891ns  (logic 5.608ns (40.372%)  route 8.283ns (59.628%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.762 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    17.762    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    17.870 r  LBO2/PD/b0x10_carry__13/O[0]
                         net (fo=1, routed)           0.000    17.870    LBO2/PD/b0x10_carry__13_n_7
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.309    13.630    LBO2/PD/clk_in
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[56]/C
                         clock pessimism              0.302    13.932    
                         clock uncertainty           -0.035    13.897    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.076    13.973    LBO2/PD/b0x1_reg[56]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                 -3.897    

Slack (VIOLATED) :        -3.887ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.880ns  (logic 5.597ns (40.325%)  route 8.283ns (59.675%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 13.629 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    17.859 r  LBO2/PD/b0x10_carry__12/O[3]
                         net (fo=1, routed)           0.000    17.859    LBO2/PD/b0x10_carry__12_n_4
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.308    13.629    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[55]/C
                         clock pessimism              0.302    13.931    
                         clock uncertainty           -0.035    13.896    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.076    13.972    LBO2/PD/b0x1_reg[55]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -17.859    
  -------------------------------------------------------------------
                         slack                                 -3.887    

Slack (VIOLATED) :        -3.848ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 5.558ns (40.156%)  route 8.283ns (59.844%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 13.629 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    17.820 r  LBO2/PD/b0x10_carry__12/O[2]
                         net (fo=1, routed)           0.000    17.820    LBO2/PD/b0x10_carry__12_n_5
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.308    13.629    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[54]/C
                         clock pessimism              0.302    13.931    
                         clock uncertainty           -0.035    13.896    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.076    13.972    LBO2/PD/b0x1_reg[54]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -17.820    
  -------------------------------------------------------------------
                         slack                                 -3.848    

Slack (VIOLATED) :        -3.844ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.837ns  (logic 5.554ns (40.139%)  route 8.283ns (59.861%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 13.629 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.701 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.007    17.708    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    17.816 r  LBO2/PD/b0x10_carry__12/O[0]
                         net (fo=1, routed)           0.000    17.816    LBO2/PD/b0x10_carry__12_n_7
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.308    13.629    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[52]/C
                         clock pessimism              0.302    13.931    
                         clock uncertainty           -0.035    13.896    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.076    13.972    LBO2/PD/b0x1_reg[52]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -17.816    
  -------------------------------------------------------------------
                         slack                                 -3.844    

Slack (VIOLATED) :        -3.840ns  (required time - arrival time)
  Source:                 offset2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 5.557ns (40.173%)  route 8.276ns (59.827%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 13.629 - 10.000 ) 
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.444     3.979    clk_in
    SLICE_X9Y70          FDRE                                         r  offset2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.204     4.183 r  offset2_reg[0]/Q
                         net (fo=1, routed)           6.740    10.923    LP1e2/Q[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.126    11.049 r  LP1e2/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.049    LP1e2/b1x00_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    11.169 r  LP1e2/b1x00_i_1__0/O[0]
                         net (fo=5, routed)           0.457    11.626    LBO2/PD/ref_e2[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.829    14.455 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    14.455    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    15.532 r  LBO2/PD/b0x11__2/P[3]
                         net (fo=2, routed)           0.578    16.110    LBO2/PD/b0x11__2_n_102
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.043    16.153 r  LBO2/PD/b0x11_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    16.153    LBO2/PD/b0x11_carry__0_i_4__1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.399 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.453 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.453    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.507 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.507    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.561 r  LBO2/PD/b0x11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.561    LBO2/PD/b0x11_carry__3_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.669 r  LBO2/PD/b0x11_carry__4/O[0]
                         net (fo=2, routed)           0.501    17.170    LBO2/PD/b0x11__3[36]
    SLICE_X10Y71         LUT2 (Prop_lut2_I0_O)        0.123    17.293 r  LBO2/PD/b0x10_carry__8_i_4__1/O
                         net (fo=1, routed)           0.000    17.293    LBO2/PD/b0x10_carry__8_i_4__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.539 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.539    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.593 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.593    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.647 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.647    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    17.812 r  LBO2/PD/b0x10_carry__11/O[1]
                         net (fo=1, routed)           0.000    17.812    LBO2/PD/b0x10_carry__11_n_6
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.308    13.629    LBO2/PD/clk_in
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[49]/C
                         clock pessimism              0.302    13.931    
                         clock uncertainty           -0.035    13.896    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.076    13.972    LBO2/PD/b0x1_reg[49]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 -3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.253ns (70.887%)  route 0.104ns (29.113%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.103     1.846    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.958 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.000 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.000    new_param_deser1/deser_clk_origin/data0[21]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 relockSweep1/current_val_f_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/signal_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.598     1.697    relockSweep1/clk_in
    SLICE_X3Y192         FDRE                                         r  relockSweep1/current_val_f_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.100     1.797 r  relockSweep1/current_val_f_reg[16]/Q
                         net (fo=1, routed)           0.081     1.878    relockSweep1/p_0_in[0]
    SLICE_X2Y192         FDRE                                         r  relockSweep1/signal_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    relockSweep1/clk_in
    SLICE_X2Y192         FDRE                                         r  relockSweep1/signal_out_reg[0]/C
                         clock pessimism             -0.341     1.708    
    SLICE_X2Y192         FDRE (Hold_fdre_C_D)         0.063     1.771    relockSweep1/signal_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.264ns (71.757%)  route 0.104ns (28.243%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.103     1.846    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.958 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.011 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.011    new_param_deser1/deser_clk_origin/data0[23]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.272ns (72.358%)  route 0.104ns (27.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.103     1.846    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.958 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.019 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.019    new_param_deser1/deser_clk_origin/data0[22]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.277ns (72.721%)  route 0.104ns (27.279%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.103     1.846    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.958 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.024 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.024    new_param_deser1/deser_clk_origin/data0[24]
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.278ns (72.792%)  route 0.104ns (27.208%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.103     1.846    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.958 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.984 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.984    new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.025 r  new_param_deser1/deser_clk_origin/counter_reg[26]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     2.025    new_param_deser1/deser_clk_origin/data0[25]
    SLICE_X53Y151        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X53Y151        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X53Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 LBO2/PI/b1x0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PI/b0x1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.627     1.726    LBO2/PI/clk_in
    SLICE_X13Y82         FDRE                                         r  LBO2/PI/b1x0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  LBO2/PI/b1x0_reg[11]/Q
                         net (fo=1, routed)           0.054     1.880    LBO2/PI/b1x0_reg_n_0_[11]
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.028     1.908 r  LBO2/PI/b0x10_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     1.908    LBO2/PI/b0x10_carry__1_i_1__2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.954 r  LBO2/PI/b0x10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.954    LBO2/PI/b0x10_carry__1_n_4
    SLICE_X12Y82         FDRE                                         r  LBO2/PI/b0x1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.845     2.091    LBO2/PI/clk_in
    SLICE_X12Y82         FDRE                                         r  LBO2/PI/b0x1_reg[11]/C
                         clock pessimism             -0.354     1.737    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.092     1.829    LBO2/PI/b0x1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 LBO2/PI/b1x0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PI/b0x1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.175ns (76.243%)  route 0.055ns (23.757%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.628     1.727    LBO2/PI/clk_in
    SLICE_X13Y83         FDRE                                         r  LBO2/PI/b1x0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  LBO2/PI/b1x0_reg[14]/Q
                         net (fo=1, routed)           0.055     1.882    LBO2/PI/b1x0_reg_n_0_[14]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.028     1.910 r  LBO2/PI/b0x10_carry__2_i_2__2/O
                         net (fo=1, routed)           0.000     1.910    LBO2/PI/b0x10_carry__2_i_2__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.957 r  LBO2/PI/b0x10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.957    LBO2/PI/b0x10_carry__2_n_5
    SLICE_X12Y83         FDRE                                         r  LBO2/PI/b0x1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.846     2.092    LBO2/PI/clk_in
    SLICE_X12Y83         FDRE                                         r  LBO2/PI/b0x1_reg[14]/C
                         clock pessimism             -0.354     1.738    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.092     1.830    LBO2/PI/b0x1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 LP2/b1x0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP2/b0x1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.178ns (76.221%)  route 0.056ns (23.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.685     1.784    LP2/clk_in
    SLICE_X13Y4          FDRE                                         r  LP2/b1x0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.100     1.884 r  LP2/b1x0_reg[8]/Q
                         net (fo=1, routed)           0.056     1.940    LP2/b1x0[8]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.028     1.968 r  LP2/b0x1[11]_i_5/O
                         net (fo=1, routed)           0.000     1.968    LP2/b0x1[11]_i_5_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.018 r  LP2/b0x1_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    LP2/b0x1_reg[11]_i_1_n_7
    SLICE_X12Y4          FDRE                                         r  LP2/b0x1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.925     2.171    LP2/clk_in
    SLICE_X12Y4          FDRE                                         r  LP2/b0x1_reg[8]/C
                         clock pessimism             -0.376     1.795    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.092     1.887    LP2/b0x1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.907%)  route 0.075ns (37.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.601     1.700    DAC1/clk_in
    SLICE_X1Y126         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.100     1.800 f  DAC1/FSM_onehot_state_f_reg[5]/Q
                         net (fo=3, routed)           0.075     1.876    DAC1/FSM_onehot_state_f_reg_n_0_[5]
    SLICE_X0Y126         LUT6 (Prop_lut6_I2_O)        0.028     1.904 r  DAC1/FSM_onehot_state_f[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.904    DAC1/FSM_onehot_state_f[7]_i_1__1_n_0
    SLICE_X0Y126         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.798     2.044    DAC1/clk_in
    SLICE_X0Y126         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.333     1.711    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.060     1.771    DAC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y8    BUFG_clk100/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y140     ADC/FR0_out_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y140     ADC/FR0_out_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y140     ADC/FR0_out_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y140     ADC/FR0_out_reg[7]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X6Y125     ADC/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y126     ADC/FSM_onehot_state_f_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y126     ADC/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X6Y126     ADC/FSM_onehot_state_f_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y66     LBO2/PD/b1x0_reg[12]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X8Y126     ADC/counter_f_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y165     ADC/ADC01_out_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y165     ADC/ADC01_out_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y164     ADC/ADC01_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y164     ADC/ADC01_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.223ns (8.198%)  route 2.497ns (91.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.869ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.319     6.869    DAC0/clkD
    SLICE_X0Y168         FDRE                                         r  DAC0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.223     7.092 r  DAC0/data_in_reg[33]/Q
                         net (fo=1, routed)           2.497     9.590    DAC0/data_in[33]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.502    11.948    
                         clock uncertainty           -0.072    11.877    
    OLOGIC_X0Y246        ODDR (Setup_oddr_C_D2)      -0.473    11.404    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.223ns (8.872%)  route 2.290ns (91.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.871ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.321     6.871    DAC0/clkD
    SLICE_X0Y166         FDRE                                         r  DAC0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     7.094 r  DAC0/data_in_reg[25]/Q
                         net (fo=1, routed)           2.290     9.385    DAC0/data_in[25]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D2)      -0.473    11.402    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.223ns (13.300%)  route 1.454ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.223     7.103 r  DAC0/data_in_reg[7]/Q
                         net (fo=1, routed)           1.454     8.557    DAC0/data_in[7]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D1)      -0.500    11.375    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.223ns (14.458%)  route 1.319ns (85.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.223     7.103 r  DAC0/data_in_reg[15]/Q
                         net (fo=1, routed)           1.319     8.423    DAC0/data_in[15]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.502    11.948    
                         clock uncertainty           -0.072    11.877    
    OLOGIC_X0Y246        ODDR (Setup_oddr_C_D1)      -0.500    11.377    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.223ns (14.502%)  route 1.315ns (85.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.872ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.322     6.872    DAC0/clkD
    SLICE_X0Y165         FDRE                                         r  DAC0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.223     7.095 r  DAC0/data_in_reg[21]/Q
                         net (fo=1, routed)           1.315     8.410    DAC0/data_in[21]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.473    11.402    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.223ns (15.991%)  route 1.172ns (84.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.312ns = ( 11.312 - 5.000 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.223     7.103 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           1.172     8.275    DAC0/data_in[14]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.251    11.312    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.582    11.894    
                         clock uncertainty           -0.072    11.823    
    OLOGIC_X0Y164        ODDR (Setup_oddr_C_D1)      -0.500    11.323    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.223ns (15.305%)  route 1.234ns (84.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 11.434 - 5.000 ) 
    Source Clock Delay      (SCD):    6.871ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.321     6.871    DAC0/clkD
    SLICE_X0Y166         FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     7.094 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           1.234     8.328    DAC0/data_in[23]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.373    11.434    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.502    11.936    
                         clock uncertainty           -0.072    11.865    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.473    11.392    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.223ns (15.649%)  route 1.202ns (84.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.870ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.320     6.870    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.223     7.093 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           1.202     8.295    DAC0/data_in[29]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.502    11.948    
                         clock uncertainty           -0.072    11.877    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.473    11.404    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.223ns (15.866%)  route 1.183ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 11.436 - 5.000 ) 
    Source Clock Delay      (SCD):    6.869ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.319     6.869    DAC0/clkD
    SLICE_X0Y168         FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.223     7.092 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           1.183     8.275    DAC0/data_in[31]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.375    11.436    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.502    11.938    
                         clock uncertainty           -0.072    11.867    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D2)      -0.473    11.394    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.223ns (17.758%)  route 1.033ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.871ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.321     6.871    DAC0/clkD
    SLICE_X0Y166         FDRE                                         r  DAC0/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     7.094 r  DAC0/data_in_reg[24]/Q
                         net (fo=1, routed)           1.033     8.127    DAC0/data_in[24]
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism              0.582    11.896    
                         clock uncertainty           -0.072    11.825    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D2)      -0.473    11.352    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  3.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.479%)  route 0.345ns (77.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.929    DAC0/clkD
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           0.345     3.374    DAC0/data_in[1]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.933     3.687    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.432     3.255    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     3.168    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.100ns (20.947%)  route 0.377ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.929    DAC0/clkD
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           0.377     3.406    DAC0/data_in[3]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.432     3.254    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.087     3.167    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.100ns (20.717%)  route 0.383ns (79.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.929    DAC0/clkD
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           0.383     3.412    DAC0/data_in[11]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.688    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.256    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     3.169    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.100ns (19.919%)  route 0.402ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.929    DAC0/clkD
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           0.402     3.431    DAC0/data_in[9]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism             -0.432     3.254    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D1)       -0.087     3.167    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.314%)  route 0.200ns (66.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.593     2.923    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.023 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           0.200     3.223    DAC0/data_in[30]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.824     3.578    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     2.894    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.100ns (17.166%)  route 0.483ns (82.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.600     2.930    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  DAC0/data_in_reg[13]/Q
                         net (fo=1, routed)           0.483     3.513    DAC0/data_in[13]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.923     3.677    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism             -0.432     3.245    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D1)       -0.087     3.158    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.398%)  route 0.229ns (69.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.929    DAC0/clkD
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[6]/Q
                         net (fo=1, routed)           0.229     3.258    DAC0/data_in[6]
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.586    DAC0/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism             -0.597     2.989    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D1)       -0.087     2.902    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.864%)  route 0.235ns (70.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.592     2.922    DAC0/clkD
    SLICE_X0Y168         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.100     3.022 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           0.235     3.257    DAC0/data_in[32]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.828     3.582    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.597     2.985    
    OLOGIC_X0Y164        ODDR (Hold_oddr_C_D2)       -0.087     2.898    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.797%)  route 0.236ns (70.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.929    DAC0/clkD
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[2]/Q
                         net (fo=1, routed)           0.236     3.265    DAC0/data_in[2]
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.586    DAC0/clkD
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.597     2.989    
    OLOGIC_X0Y192        ODDR (Hold_oddr_C_D1)       -0.087     2.902    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.528%)  route 0.239ns (70.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.929    DAC0/clkD
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.239     3.268    DAC0/data_in[0]
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.833     3.587    DAC0/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.597     2.990    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D1)       -0.087     2.903    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y196    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y202    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y170    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y222    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y164    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y246    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y198    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y183     DAC0/data_in_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC0/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC0/data_in_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC0/data_in_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC0/data_in_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y183     DAC0/data_in_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC0/data_in_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y194     DAC0/data_in_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.259ns (6.230%)  route 3.898ns (93.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.010ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.444     8.010    DAC1/clkD
    SLICE_X8Y70          FDRE                                         r  DAC1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.259     8.269 r  DAC1/data_in_reg[21]/Q
                         net (fo=1, routed)           3.898    12.167    DAC1/data_in[21]
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.509    12.949    
                         clock uncertainty           -0.072    12.878    
    OLOGIC_X0Y242        ODDR (Setup_oddr_C_D2)      -0.473    12.405    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.259ns (6.744%)  route 3.581ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.302ns = ( 12.302 - 5.000 ) 
    Source Clock Delay      (SCD):    8.007ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.441     8.007    DAC1/clkD
    SLICE_X8Y72          FDRE                                         r  DAC1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.259     8.266 r  DAC1/data_in_reg[28]/Q
                         net (fo=1, routed)           3.581    11.848    DAC1/data_in[28]
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.245    12.302    DAC1/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.509    12.811    
                         clock uncertainty           -0.072    12.740    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D2)      -0.473    12.267    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.259ns (6.709%)  route 3.602ns (93.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 12.435 - 5.000 ) 
    Source Clock Delay      (SCD):    8.008ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.442     8.008    DAC1/clkD
    SLICE_X8Y71          FDRE                                         r  DAC1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.259     8.267 r  DAC1/data_in_reg[23]/Q
                         net (fo=1, routed)           3.602    11.869    DAC1/data_in[23]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.378    12.435    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism              0.509    12.944    
                         clock uncertainty           -0.072    12.873    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D2)      -0.473    12.400    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.223ns (6.181%)  route 3.385ns (93.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    8.075ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     8.075    DAC1/clkD
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.223     8.298 r  DAC1/data_in_reg[7]/Q
                         net (fo=1, routed)           3.385    11.683    DAC1/data_in[7]
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/C
                         clock pessimism              0.509    12.947    
                         clock uncertainty           -0.072    12.876    
    OLOGIC_X0Y214        ODDR (Setup_oddr_C_D1)      -0.500    12.376    DAC1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.259ns (7.265%)  route 3.306ns (92.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    8.007ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.441     8.007    DAC1/clkD
    SLICE_X8Y72          FDRE                                         r  DAC1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.259     8.266 r  DAC1/data_in_reg[29]/Q
                         net (fo=1, routed)           3.306    11.572    DAC1/data_in[29]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.509    12.947    
                         clock uncertainty           -0.072    12.876    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.473    12.403    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.223ns (6.628%)  route 3.141ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    8.076ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     8.076    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     8.299 r  DAC1/data_in_reg[11]/Q
                         net (fo=1, routed)           3.141    11.441    DAC1/data_in[11]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.509    12.947    
                         clock uncertainty           -0.072    12.876    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.500    12.376    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.259ns (7.810%)  route 3.057ns (92.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    8.008ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.442     8.008    DAC1/clkD
    SLICE_X8Y71          FDRE                                         r  DAC1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.259     8.267 r  DAC1/data_in_reg[24]/Q
                         net (fo=1, routed)           3.057    11.325    DAC1/data_in[24]
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.253    12.310    DAC1/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.509    12.819    
                         clock uncertainty           -0.072    12.748    
    OLOGIC_X0Y162        ODDR (Setup_oddr_C_D2)      -0.473    12.275    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.223ns (6.875%)  route 3.021ns (93.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.075ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     8.075    DAC1/clkD
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.223     8.298 r  DAC1/data_in_reg[3]/Q
                         net (fo=1, routed)           3.021    11.319    DAC1/data_in[3]
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.509    12.949    
                         clock uncertainty           -0.072    12.878    
    OLOGIC_X0Y242        ODDR (Setup_oddr_C_D1)      -0.500    12.378    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.259ns (7.939%)  route 3.003ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.439     8.005    DAC1/clkD
    SLICE_X8Y73          FDRE                                         r  DAC1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.259     8.264 r  DAC1/data_in_reg[31]/Q
                         net (fo=1, routed)           3.003    11.268    DAC1/data_in[31]
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism              0.509    12.949    
                         clock uncertainty           -0.072    12.878    
    OLOGIC_X0Y212        ODDR (Setup_oddr_C_D2)      -0.473    12.405    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.223ns (7.712%)  route 2.669ns (92.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.302ns = ( 12.302 - 5.000 ) 
    Source Clock Delay      (SCD):    8.076ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     8.076    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     8.299 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           2.669    10.968    DAC1/data_in[10]
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.245    12.302    DAC1/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.509    12.811    
                         clock uncertainty           -0.072    12.740    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D1)      -0.500    12.240    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  1.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.100ns (13.059%)  route 0.666ns (86.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.664     3.467    DAC1/clkD
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     3.567 r  DAC1/data_in_reg[0]/Q
                         net (fo=1, routed)           0.666     4.233    DAC1/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.103    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.635    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.548    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           4.233    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.118ns (12.596%)  route 0.819ns (87.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.622     3.425    DAC1/clkD
    SLICE_X8Y73          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     3.543 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.819     4.362    DAC1/data_in[33]
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.981     4.252    DAC1/clkD
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y34         ODDR (Hold_oddr_C_D2)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.100ns (9.620%)  route 0.940ns (90.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.665     3.468    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.940     4.508    DAC1/data_in[15]
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.981     4.252    DAC1/clkD
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y34         ODDR (Hold_oddr_C_D1)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.118ns (11.100%)  route 0.945ns (88.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.624     3.427    DAC1/clkD
    SLICE_X8Y71          FDRE                                         r  DAC1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.118     3.545 r  DAC1/data_in_reg[22]/Q
                         net (fo=1, routed)           0.945     4.490    DAC1/data_in[22]
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     4.104    DAC1/clkD
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.636    
    OLOGIC_X0Y154        ODDR (Hold_oddr_C_D2)       -0.087     3.549    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           4.490    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.100ns (9.233%)  route 0.983ns (90.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.664     3.467    DAC1/clkD
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     3.567 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           0.983     4.550    DAC1/data_in[2]
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.834     4.105    DAC1/clkD
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y152        ODDR (Hold_oddr_C_D1)       -0.087     3.550    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.118ns (10.469%)  route 1.009ns (89.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.622     3.425    DAC1/clkD
    SLICE_X8Y73          FDRE                                         r  DAC1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     3.543 r  DAC1/data_in_reg[30]/Q
                         net (fo=1, routed)           1.009     4.552    DAC1/data_in[30]
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.828     4.099    DAC1/clkD
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.468     3.631    
    OLOGIC_X0Y166        ODDR (Hold_oddr_C_D2)       -0.087     3.544    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.100ns (8.993%)  route 1.012ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.664     3.467    DAC1/clkD
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.100     3.567 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           1.012     4.579    DAC1/data_in[4]
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     4.104    DAC1/clkD
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.636    
    OLOGIC_X0Y154        ODDR (Hold_oddr_C_D1)       -0.087     3.549    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           4.579    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.118ns (9.223%)  route 1.161ns (90.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.256ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.622     3.425    DAC1/clkD
    SLICE_X8Y73          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     3.543 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           1.161     4.704    DAC1/data_in[32]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.985     4.256    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.496     3.760    
    OLOGIC_X0Y8          ODDR (Hold_oddr_C_D2)       -0.087     3.673    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           4.704    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.100ns (8.504%)  route 1.076ns (91.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.665     3.468    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           1.076     4.644    DAC1/data_in[12]
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.828     4.099    DAC1/clkD
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.468     3.631    
    OLOGIC_X0Y166        ODDR (Hold_oddr_C_D1)       -0.087     3.544    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           4.644    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.118ns (9.648%)  route 1.105ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.623     3.426    DAC1/clkD
    SLICE_X8Y72          FDRE                                         r  DAC1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.118     3.544 r  DAC1/data_in_reg[26]/Q
                         net (fo=1, routed)           1.105     4.649    DAC1/data_in[26]
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.826     4.097    DAC1/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism             -0.468     3.629    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D2)       -0.087     3.542    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  1.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y156    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y172    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y216    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y166    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y212    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y8      DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y34     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y158    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y92      DAC1/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y92      DAC1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y73      DAC1/data_in_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y73      DAC1/data_in_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y73      DAC1/data_in_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y73      DAC1/data_in_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y90      DAC1/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y92      DAC1/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y92      DAC1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y93      DAC1/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y70      DAC1/data_in_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y70      DAC1/data_in_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y90      DAC1/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200_int
  To Clock:  clk200_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_int
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    ADC/BUFG_clk200/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y7    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y160    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y42     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.223ns (4.396%)  route 4.850ns (95.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.850    11.954    ADC/bit_slip0
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.105    
                         clock uncertainty           -0.080    17.026    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.014    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.223ns (4.767%)  route 4.455ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.455    11.560    ADC/bit_slip0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.223ns (5.210%)  route 4.057ns (94.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 16.590 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.057    11.162    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.535    16.590    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.092    
                         clock uncertainty           -0.080    17.013    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.001    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.223ns (5.532%)  route 3.808ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.808    10.912    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.096    
                         clock uncertainty           -0.080    17.017    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.005    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.223ns (5.735%)  route 3.665ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.665    10.769    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.223ns (5.970%)  route 3.513ns (94.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.513    10.617    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.105    
                         clock uncertainty           -0.080    17.026    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.014    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.266ns (26.976%)  route 0.720ns (73.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 16.256 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.252     7.357    ADC/bit_slip0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.043     7.400 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.468     7.867    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.201    16.256    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.831    
                         clock uncertainty           -0.080    16.752    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.740    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.266ns (31.364%)  route 0.582ns (68.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.252     7.357    ADC/bit_slip0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.043     7.400 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.330     7.729    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.836    
                         clock uncertainty           -0.080    16.757    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.745    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.269ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.590%)  route 0.370ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.370     7.475    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.835    
                         clock uncertainty           -0.080    16.756    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.744    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.744    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  9.269    

Slack (MET) :             9.280ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.335ns (47.950%)  route 0.364ns (52.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.204     7.085 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.364     7.449    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.131     7.580 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.580    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.058    16.860    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  9.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.155ns (64.950%)  route 0.084ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.091     3.028 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.084     3.112    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y140         LUT6 (Prop_lut6_I1_O)        0.064     3.176 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.176    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.130ns (48.736%)  route 0.137ns (51.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.137     3.174    ADC/state
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.030     3.204 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.204    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.075     3.012    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.349%)  route 0.137ns (51.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.137     3.174    ADC/state
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.028     3.202 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.202    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.061     2.998    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.434%)  route 0.148ns (53.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.148     3.185    ADC/state
    SLICE_X1Y140         LUT2 (Prop_lut2_I0_O)        0.028     3.213 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.213    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.423%)  route 0.218ns (68.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.218     3.255    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.640%)  route 0.335ns (72.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.139     3.176    ADC/bit_slip0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.028     3.204 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.196     3.400    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.878%)  route 0.408ns (76.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.139     3.176    ADC/bit_slip0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.028     3.204 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.269     3.473    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.809     3.558    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.966    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.033    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.100ns (4.337%)  route 2.206ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.206     5.243    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     3.708    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.276    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.343    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.343    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.990ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.100ns (4.182%)  route 2.291ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.291     5.328    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.954     3.703    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.271    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.338    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           5.328    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.074ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.100ns (4.049%)  route 2.370ns (95.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.370     5.407    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.949     3.698    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.266    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.333    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           5.407    
  -------------------------------------------------------------------
                         slack                                  2.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y12     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.159ns,  Total Violation       -0.159ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.250       -0.159     BUFGCTRL_X0Y4    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.250       0.179      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.468ns (18.910%)  route 2.007ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q7
                         net (fo=4, routed)           2.007     9.688    LP1e2/signal_in[11]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.317    13.402    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.468ns (19.326%)  route 1.954ns (80.674%))
  Logic Levels:           0  
  Clock Path Skew:        -3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 13.700 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.954     9.635    LP1e2/signal_in[1]
    DSP48_X0Y22          DSP48E1                                      r  LP1e2/b0x11/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.379    13.700    LP1e2/clk_in
    DSP48_X0Y22          DSP48E1                                      r  LP1e2/b0x11/CLK
                         clock pessimism              0.214    13.914    
                         clock uncertainty           -0.194    13.720    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.317    13.403    LP1e2/b0x11
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.468ns (19.944%)  route 1.879ns (80.055%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q6
                         net (fo=4, routed)           1.879     9.560    LP1e2/signal_in[9]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.317    13.402    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.468ns (20.582%)  route 1.806ns (79.418%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q8
                         net (fo=4, routed)           1.806     9.487    LP1e2/signal_in[13]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.317    13.402    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.468ns (20.803%)  route 1.782ns (79.197%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q5
                         net (fo=4, routed)           1.782     9.463    LP1e2/signal_in[7]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317    13.402    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.468ns (21.702%)  route 1.688ns (78.298%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.688     9.370    LP1e2/signal_in[1]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.317    13.402    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.468ns (22.069%)  route 1.653ns (77.931%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q4
                         net (fo=4, routed)           1.653     9.334    LP1e2/signal_in[5]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.317    13.402    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.468ns (23.146%)  route 1.554ns (76.854%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q3
                         net (fo=4, routed)           1.554     9.235    LP1e2/signal_in[3]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.317    13.402    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.468ns (22.376%)  route 1.624ns (77.624%))
  Logic Levels:           0  
  Clock Path Skew:        -3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q7
                         net (fo=4, routed)           1.624     9.305    LP1e2/signal_in[11]
    DSP48_X0Y19          DSP48E1                                      r  LP1e2/b1x00__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.550    13.871    LP1e2/clk_in
    DSP48_X0Y19          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    14.085    
                         clock uncertainty           -0.194    13.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.317    13.574    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.468ns (22.411%)  route 1.620ns (77.589%))
  Logic Levels:           0  
  Clock Path Skew:        -3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.620     9.302    LP1e2/signal_in[1]
    DSP48_X0Y18          DSP48E1                                      r  LP1e2/b1x00/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.550    13.871    LP1e2/clk_in
    DSP48_X0Y18          DSP48E1                                      r  LP1e2/b1x00/CLK
                         clock pessimism              0.214    14.085    
                         clock uncertainty           -0.194    13.891    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.317    13.574    LP1e2/b1x00
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  4.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.193ns (48.687%)  route 0.203ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.203     3.335    ADC/p_45_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.044     2.149    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.096%)  route 0.245ns (55.904%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.245     3.377    ADC/p_47_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.049     2.154    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.193ns (39.974%)  route 0.290ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.715     3.040    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.233 r  ADC/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.290     3.523    ADC/p_72_out
    SLICE_X0Y41          FDRE                                         r  ADC/ADC00_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.956     2.202    ADC/clk_in
    SLICE_X0Y41          FDRE                                         r  ADC/ADC00_out_reg[15]/C
                         clock pessimism             -0.147     2.055    
                         clock uncertainty            0.194     2.249    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.040     2.289    ADC/ADC00_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.193ns (42.621%)  route 0.260ns (57.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.260     3.392    ADC/p_44_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.047     2.152    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.193ns (43.552%)  route 0.250ns (56.448%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.250     3.382    ADC/p_43_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.033     2.138    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.193ns (42.826%)  route 0.258ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.258     3.390    ADC/p_42_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.033     2.138    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.193ns (40.686%)  route 0.281ns (59.314%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.281     3.413    ADC/p_40_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.041     2.146    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.193ns (36.939%)  route 0.329ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.715     3.040    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.233 r  ADC/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.329     3.563    ADC/p_73_out
    SLICE_X1Y42          FDRE                                         r  ADC/ADC00_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.956     2.202    ADC/clk_in
    SLICE_X1Y42          FDRE                                         r  ADC/ADC00_out_reg[13]/C
                         clock pessimism             -0.147     2.055    
                         clock uncertainty            0.194     2.249    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.040     2.289    ADC/ADC00_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.193ns (39.314%)  route 0.298ns (60.686%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.298     3.430    ADC/p_46_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.047     2.152    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP2/b1x00__2/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.193ns (31.880%)  route 0.412ns (68.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.716     3.041    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.234 r  ADC/pins[5].ISERDESE2_inst/Q7
                         net (fo=4, routed)           0.412     3.646    LP2/signal_in[13]
    DSP48_X0Y5           DSP48E1                                      r  LP2/b1x00__2/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.978     2.224    LP2/clk_in
    DSP48_X0Y5           DSP48E1                                      r  LP2/b1x00__2/CLK
                         clock pessimism             -0.147     2.077    
                         clock uncertainty            0.194     2.271    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.070     2.341    LP2/b1x00__2
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  1.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :           12  Failing Endpoints,  Worst Slack       -0.797ns,  Total Violation       -8.086ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.158ns,  Total Violation       -0.290ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.797ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.744ns (9.005%)  route 7.518ns (90.995%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.959 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.959    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.125 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.125    DAC0/D[13]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y197         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                 -0.797    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 0.727ns (8.818%)  route 7.518ns (91.182%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.959 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.959    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.108 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.108    DAC0/D[15]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y197         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 0.691ns (8.418%)  route 7.518ns (91.582%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.072 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.072    DAC0/D[9]
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y196         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 0.689ns (8.396%)  route 7.518ns (91.604%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.959 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.959    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.070 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.070    DAC0/D[12]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y197         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 0.689ns (8.396%)  route 7.518ns (91.604%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.959 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.959    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.070 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.070    DAC0/D[14]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y197         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 0.674ns (8.228%)  route 7.518ns (91.772%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.055 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.055    DAC0/D[11]
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y196         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.636ns (7.800%)  route 7.518ns (92.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.017 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.017    DAC0/D[10]
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y196         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                 -0.689    

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.636ns (7.800%)  route 7.518ns (92.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.906 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.906    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.017 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.017    DAC0/D[8]
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y196         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                 -0.689    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.562ns (6.956%)  route 7.518ns (93.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296    11.943 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.943    DAC0/D[7]
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y195         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 0.532ns (6.609%)  route 7.518ns (93.391%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.328     3.863    relockSweep1/clk_in
    SLICE_X4Y195         FDRE                                         r  relockSweep1/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  relockSweep1/signal_out_reg[4]/Q
                         net (fo=2, routed)           7.518    11.604    relockSweep1/relock1_out[4]
    SLICE_X3Y195         LUT2 (Prop_lut2_I0_O)        0.043    11.647 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000    11.647    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266    11.913 r  relockSweep1/data_in_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.913    DAC0/D[6]
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.190    11.251    DAC0/clkD
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X3Y195         FDRE (Setup_fdre_C_D)        0.049    11.328    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                 -0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.158ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.329ns (9.671%)  route 3.073ns (90.329%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X8Y197         FDRE                                         r  LBO1/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  LBO1/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           3.073     6.736    relockSweep1/e_out[11]
    SLICE_X3Y196         LUT2 (Prop_lut2_I1_O)        0.036     6.772 r  relockSweep1/data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     6.772    relockSweep1/data_in[11]_i_2_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.859 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.859    DAC0/D[11]
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y196         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y196         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           6.859    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.330ns (9.429%)  route 3.170ns (90.571%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X8Y194         FDRE                                         r  LBO1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y194         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  LBO1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.170     6.833    relockSweep1/e_out[2]
    SLICE_X3Y194         LUT2 (Prop_lut2_I1_O)        0.036     6.869 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     6.869    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X3Y194         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.957 r  relockSweep1/data_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.957    DAC0/D[2]
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y194         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           6.957    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.330ns (9.496%)  route 3.145ns (90.504%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.189     3.510    LBO1/PI/clk_in
    SLICE_X6Y197         FDRE                                         r  LBO1/PI/signal_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.206     3.716 r  LBO1/PI/signal_out_reg[14]/Q
                         net (fo=1, routed)           3.145     6.861    relockSweep1/e_out[14]
    SLICE_X3Y197         LUT2 (Prop_lut2_I1_O)        0.036     6.897 r  relockSweep1/data_in[15]_i_3/O
                         net (fo=1, routed)           0.000     6.897    relockSweep1/data_in[15]_i_3_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.985 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.985    DAC0/D[14]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y197         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           6.985    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.461ns (13.046%)  route 3.073ns (86.954%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X8Y197         FDRE                                         r  LBO1/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  LBO1/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           3.073     6.736    relockSweep1/e_out[11]
    SLICE_X3Y196         LUT2 (Prop_lut2_I1_O)        0.036     6.772 r  relockSweep1/data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     6.772    relockSweep1/data_in[11]_i_2_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.145     6.917 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     6.991 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.991    DAC0/D[12]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y197         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           6.991    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.376ns (10.604%)  route 3.170ns (89.396%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X8Y194         FDRE                                         r  LBO1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y194         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  LBO1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.170     6.833    relockSweep1/e_out[2]
    SLICE_X3Y194         LUT2 (Prop_lut2_I1_O)        0.036     6.869 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     6.869    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X3Y194         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.134     7.003 r  relockSweep1/data_in_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.003    DAC0/D[3]
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y194         FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y194         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.003    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.376ns (10.678%)  route 3.145ns (89.322%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.189     3.510    LBO1/PI/clk_in
    SLICE_X6Y197         FDRE                                         r  LBO1/PI/signal_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.206     3.716 r  LBO1/PI/signal_out_reg[14]/Q
                         net (fo=1, routed)           3.145     6.861    relockSweep1/e_out[14]
    SLICE_X3Y197         LUT2 (Prop_lut2_I1_O)        0.036     6.897 r  relockSweep1/data_in[15]_i_3/O
                         net (fo=1, routed)           0.000     6.897    relockSweep1/data_in[15]_i_3_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.134     7.031 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.031    DAC0/D[15]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y197         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.031    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.519ns (14.450%)  route 3.073ns (85.550%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X8Y197         FDRE                                         r  LBO1/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  LBO1/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           3.073     6.736    relockSweep1/e_out[11]
    SLICE_X3Y196         LUT2 (Prop_lut2_I1_O)        0.036     6.772 r  relockSweep1/data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     6.772    relockSweep1/data_in[11]_i_2_n_0
    SLICE_X3Y196         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.145     6.917 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y197         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.132     7.049 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.049    DAC0/D[13]
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y197         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y197         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.049    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.301ns (8.320%)  route 3.317ns (91.680%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X11Y195        FDRE                                         r  LBO1/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y195        FDRE (Prop_fdre_C_Q)         0.178     3.635 r  LBO1/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           3.317     6.952    relockSweep1/e_out[7]
    SLICE_X3Y195         LUT2 (Prop_lut2_I1_O)        0.036     6.988 r  relockSweep1/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000     6.988    relockSweep1/data_in[7]_i_2_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     7.075 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.075    DAC0/D[7]
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y195         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.075    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.463ns (12.745%)  route 3.170ns (87.255%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X8Y194         FDRE                                         r  LBO1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y194         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  LBO1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.170     6.833    relockSweep1/e_out[2]
    SLICE_X3Y194         LUT2 (Prop_lut2_I1_O)        0.036     6.869 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     6.869    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X3Y194         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     7.016 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     7.090 r  relockSweep1/data_in_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.090    DAC0/D[4]
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y195         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.090    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.478ns (13.103%)  route 3.170ns (86.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.136     3.457    LBO1/PI/clk_in
    SLICE_X8Y194         FDRE                                         r  LBO1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y194         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  LBO1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.170     6.833    relockSweep1/e_out[2]
    SLICE_X3Y194         LUT2 (Prop_lut2_I1_O)        0.036     6.869 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     6.869    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X3Y194         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     7.016 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y195         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.089     7.105 r  relockSweep1/data_in_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.105    DAC0/D[6]
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.330     6.880    DAC0/clkD
    SLICE_X3Y195         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X3Y195         FDRE (Hold_fdre_C_D)         0.165     7.017    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.105    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            6  Failing Endpoints,  Worst Slack       -0.463ns,  Total Violation       -2.222ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.167ns,  Total Violation       -0.752ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 0.627ns (7.022%)  route 8.302ns (92.978%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.509     4.044    relockSweep2/clk_in
    SLICE_X4Y92          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.302    12.569    relockSweep2/relock2_out[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.043    12.612 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.612    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.807 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.807    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.973 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.973    DAC1/D[13]
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.610ns (6.845%)  route 8.302ns (93.155%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.509     4.044    relockSweep2/clk_in
    SLICE_X4Y92          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.302    12.569    relockSweep2/relock2_out[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.043    12.612 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.612    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.807 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.807    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.956 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.956    DAC1/D[15]
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.572ns (6.446%)  route 8.302ns (93.554%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.509     4.044    relockSweep2/clk_in
    SLICE_X4Y92          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.302    12.569    relockSweep2/relock2_out[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.043    12.612 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.612    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.807 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.807    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.918 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.918    DAC1/D[12]
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.572ns (6.446%)  route 8.302ns (93.554%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.509     4.044    relockSweep2/clk_in
    SLICE_X4Y92          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.302    12.569    relockSweep2/relock2_out[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.043    12.612 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.612    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.807 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.807    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.918 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.918    DAC1/D[14]
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 0.444ns (5.077%)  route 8.302ns (94.923%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.509     4.044    relockSweep2/clk_in
    SLICE_X4Y92          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.302    12.569    relockSweep2/relock2_out[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.043    12.612 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.612    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    12.790 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.790    DAC1/D[11]
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.383ns (4.410%)  route 8.302ns (95.590%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.509     4.044    relockSweep2/clk_in
    SLICE_X4Y92          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.302    12.569    relockSweep2/relock2_out[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.043    12.612 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.612    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    12.729 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.729    DAC1/D[10]
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 0.678ns (7.972%)  route 7.827ns (92.028%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.455     3.990    LBO2/PI/clk_in
    SLICE_X11Y90         FDRE                                         r  LBO2/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.223     4.213 r  LBO2/PI/signal_out_reg[3]/Q
                         net (fo=1, routed)           7.827    12.040    relockSweep2/signal_out_reg[15]_0[3]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.043    12.083 r  relockSweep2/data_in[3]_i_2__0/O
                         net (fo=1, routed)           0.000    12.083    relockSweep2/data_in[3]_i_2__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.276 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.276    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.329 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.329    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.495 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.495    DAC1/D[9]
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 0.625ns (7.395%)  route 7.827ns (92.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.432ns = ( 12.432 - 5.000 ) 
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.455     3.990    LBO2/PI/clk_in
    SLICE_X11Y90         FDRE                                         r  LBO2/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.223     4.213 r  LBO2/PI/signal_out_reg[3]/Q
                         net (fo=1, routed)           7.827    12.040    relockSweep2/signal_out_reg[15]_0[3]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.043    12.083 r  relockSweep2/data_in[3]_i_2__0/O
                         net (fo=1, routed)           0.000    12.083    relockSweep2/data_in[3]_i_2__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.276 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.276    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.442 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.442    DAC1/D[5]
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.375    12.432    DAC1/clkD
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.214    12.646    
                         clock uncertainty           -0.186    12.460    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.049    12.509    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.623ns (7.373%)  route 7.827ns (92.627%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 12.433 - 5.000 ) 
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.455     3.990    LBO2/PI/clk_in
    SLICE_X11Y90         FDRE                                         r  LBO2/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.223     4.213 r  LBO2/PI/signal_out_reg[3]/Q
                         net (fo=1, routed)           7.827    12.040    relockSweep2/signal_out_reg[15]_0[3]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.043    12.083 r  relockSweep2/data_in[3]_i_2__0/O
                         net (fo=1, routed)           0.000    12.083    relockSweep2/data_in[3]_i_2__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.276 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.276    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.329 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.329    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.440 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.440    DAC1/D[8]
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.376    12.433    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism              0.214    12.647    
                         clock uncertainty           -0.186    12.461    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.049    12.510    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 0.608ns (7.208%)  route 7.827ns (92.792%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.432ns = ( 12.432 - 5.000 ) 
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.455     3.990    LBO2/PI/clk_in
    SLICE_X11Y90         FDRE                                         r  LBO2/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.223     4.213 r  LBO2/PI/signal_out_reg[3]/Q
                         net (fo=1, routed)           7.827    12.040    relockSweep2/signal_out_reg[15]_0[3]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.043    12.083 r  relockSweep2/data_in[3]_i_2__0/O
                         net (fo=1, routed)           0.000    12.083    relockSweep2/data_in[3]_i_2__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.276 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.276    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.425 r  relockSweep2/data_in_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.425    DAC1/D[7]
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.375    12.432    DAC1/clkD
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism              0.214    12.646    
                         clock uncertainty           -0.186    12.460    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.049    12.509    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.167ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.330ns (7.494%)  route 4.073ns (92.506%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.076ns
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.322     3.643    LBO2/PI/clk_in
    SLICE_X8Y92          FDRE                                         r  LBO2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.206     3.849 r  LBO2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           4.073     7.922    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I1_O)        0.036     7.958 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     8.046 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.046    DAC1/D[10]
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     8.076    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism             -0.214     7.862    
                         clock uncertainty            0.186     8.048    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.165     8.213    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.213    
                         arrival time                           8.046    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.128ns  (arrival time - required time)
  Source:                 offset2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.300ns (6.796%)  route 4.115ns (93.205%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.007ns
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.309     3.630    clk_in
    SLICE_X9Y73          FDRE                                         r  offset2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.178     3.808 r  offset2_reg[10]/Q
                         net (fo=1, routed)           4.115     7.923    LP1e2/Q[10]
    SLICE_X8Y72          LUT2 (Prop_lut2_I1_O)        0.036     7.959 r  LP1e2/b1x00__0_i_9__0/O
                         net (fo=1, routed)           0.000     7.959    LP1e2/b1x00__0_i_9__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.086     8.045 r  LP1e2/b1x00__0_i_2__0/O[2]
                         net (fo=5, routed)           0.000     8.045    DAC1/D[26]
    SLICE_X8Y72          FDRE                                         r  DAC1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.441     8.007    DAC1/clkD
    SLICE_X8Y72          FDRE                                         r  DAC1/data_in_reg[28]/C
                         clock pessimism             -0.214     7.793    
                         clock uncertainty            0.186     7.979    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.194     8.173    DAC1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -8.173    
                         arrival time                           8.045    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.121ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.376ns (8.451%)  route 4.073ns (91.549%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.076ns
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.322     3.643    LBO2/PI/clk_in
    SLICE_X8Y92          FDRE                                         r  LBO2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.206     3.849 r  LBO2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           4.073     7.922    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I1_O)        0.036     7.958 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.134     8.092 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.092    DAC1/D[11]
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     8.076    DAC1/clkD
    SLICE_X3Y92          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.214     7.862    
                         clock uncertainty            0.186     8.048    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.165     8.213    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.213    
                         arrival time                           8.092    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.119ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.307ns (6.980%)  route 4.091ns (93.020%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.075ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.374     3.695    LBO2/PI/clk_in
    SLICE_X3Y89          FDRE                                         r  LBO2/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.178     3.873 r  LBO2/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           4.091     7.964    relockSweep2/signal_out_reg[15]_0[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.036     8.000 r  relockSweep2/data_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.000    relockSweep2/data_in[3]_i_5__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     8.093 r  relockSweep2/data_in_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.093    DAC1/D[0]
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     8.075    DAC1/clkD
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[0]/C
                         clock pessimism             -0.214     7.861    
                         clock uncertainty            0.186     8.047    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.165     8.212    DAC1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.212    
                         arrival time                           8.093    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.084ns  (arrival time - required time)
  Source:                 offset2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.344ns (7.715%)  route 4.115ns (92.285%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.007ns
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.309     3.630    clk_in
    SLICE_X9Y73          FDRE                                         r  offset2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.178     3.808 r  offset2_reg[10]/Q
                         net (fo=1, routed)           4.115     7.923    LP1e2/Q[10]
    SLICE_X8Y72          LUT2 (Prop_lut2_I1_O)        0.036     7.959 r  LP1e2/b1x00__0_i_9__0/O
                         net (fo=1, routed)           0.000     7.959    LP1e2/b1x00__0_i_9__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.130     8.089 r  LP1e2/b1x00__0_i_2__0/O[3]
                         net (fo=5, routed)           0.000     8.089    DAC1/D[27]
    SLICE_X8Y72          FDRE                                         r  DAC1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.441     8.007    DAC1/clkD
    SLICE_X8Y72          FDRE                                         r  DAC1/data_in_reg[29]/C
                         clock pessimism             -0.214     7.793    
                         clock uncertainty            0.186     7.979    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.194     8.173    DAC1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.173    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.378ns (8.458%)  route 4.091ns (91.542%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.075ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.374     3.695    LBO2/PI/clk_in
    SLICE_X3Y89          FDRE                                         r  LBO2/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.178     3.873 r  LBO2/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           4.091     7.964    relockSweep2/signal_out_reg[15]_0[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.036     8.000 r  relockSweep2/data_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.000    relockSweep2/data_in[3]_i_5__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.164     8.164 r  relockSweep2/data_in_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.164    DAC1/D[1]
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     8.075    DAC1/clkD
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[1]/C
                         clock pessimism             -0.214     7.861    
                         clock uncertainty            0.186     8.047    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.165     8.212    DAC1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.212    
                         arrival time                           8.164    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.463ns (10.207%)  route 4.073ns (89.793%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.076ns
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.322     3.643    LBO2/PI/clk_in
    SLICE_X8Y92          FDRE                                         r  LBO2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.206     3.849 r  LBO2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           4.073     7.922    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I1_O)        0.036     7.958 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     8.105 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     8.179 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.179    DAC1/D[12]
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     8.076    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism             -0.214     7.862    
                         clock uncertainty            0.186     8.048    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.165     8.213    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.213    
                         arrival time                           8.179    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.307ns (6.747%)  route 4.243ns (93.253%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.075ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.321     3.642    LBO2/PI/clk_in
    SLICE_X11Y90         FDRE                                         r  LBO2/PI/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.178     3.820 r  LBO2/PI/signal_out_reg[4]/Q
                         net (fo=1, routed)           4.243     8.063    relockSweep2/signal_out_reg[15]_0[4]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.036     8.099 r  relockSweep2/data_in[7]_i_5__0/O
                         net (fo=1, routed)           0.000     8.099    relockSweep2/data_in[7]_i_5__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     8.192 r  relockSweep2/data_in_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.192    DAC1/D[4]
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     8.075    DAC1/clkD
    SLICE_X3Y91          FDRE                                         r  DAC1/data_in_reg[4]/C
                         clock pessimism             -0.214     7.861    
                         clock uncertainty            0.186     8.047    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.165     8.212    DAC1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.212    
                         arrival time                           8.192    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.478ns (10.503%)  route 4.073ns (89.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.076ns
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.322     3.643    LBO2/PI/clk_in
    SLICE_X8Y92          FDRE                                         r  LBO2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.206     3.849 r  LBO2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           4.073     7.922    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X3Y92          LUT2 (Prop_lut2_I1_O)        0.036     7.958 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     8.105 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.089     8.194 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.194    DAC1/D[14]
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     8.076    DAC1/clkD
    SLICE_X3Y93          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism             -0.214     7.862    
                         clock uncertainty            0.186     8.048    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.165     8.213    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.213    
                         arrival time                           8.194    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.414ns (9.189%)  route 4.091ns (90.811%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.075ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.374     3.695    LBO2/PI/clk_in
    SLICE_X3Y89          FDRE                                         r  LBO2/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.178     3.873 r  LBO2/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           4.091     7.964    relockSweep2/signal_out_reg[15]_0[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.036     8.000 r  relockSweep2/data_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.000    relockSweep2/data_in[3]_i_5__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.200     8.200 r  relockSweep2/data_in_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.200    DAC1/D[2]
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     8.075    DAC1/clkD
    SLICE_X3Y90          FDRE                                         r  DAC1/data_in_reg[2]/C
                         clock pessimism             -0.214     7.861    
                         clock uncertainty            0.186     8.047    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.165     8.212    DAC1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.212    
                         arrival time                           8.200    
  -------------------------------------------------------------------
                         slack                                 -0.012    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.223ns (3.522%)  route 6.109ns (96.478%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         6.109    10.378    ADC/rst_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.817    
                         clock uncertainty           -0.194    16.624    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.181    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.181    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.223ns (3.715%)  route 5.780ns (96.285%))
  Logic Levels:           0  
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         5.780    10.049    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.223ns (3.933%)  route 5.447ns (96.067%))
  Logic Levels:           0  
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 16.590 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         5.447     9.716    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.535    16.590    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.804    
                         clock uncertainty           -0.194    16.611    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.168    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.223ns (4.123%)  route 5.186ns (95.877%))
  Logic Levels:           0  
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         5.186     9.455    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.808    
                         clock uncertainty           -0.194    16.615    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.172    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.172    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.223ns (4.233%)  route 5.045ns (95.767%))
  Logic Levels:           0  
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         5.045     9.314    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.223ns (4.530%)  route 4.699ns (95.470%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         4.699     8.969    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.817    
                         clock uncertainty           -0.194    16.624    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.181    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.181    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 ADC/FR0_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.309ns (5.943%)  route 4.890ns (94.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.337     3.872    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  ADC/FR0_out_reg[3]/Q
                         net (fo=1, routed)           2.985     7.081    ADC/FR0_out_reg_n_0_[3]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.043     7.124 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           1.905     9.029    ADC/BS_state0_i_3_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I4_O)        0.043     9.072 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.072    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.034    16.314    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.314    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.223ns (5.491%)  route 3.838ns (94.509%))
  Logic Levels:           0  
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.838     8.108    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.475    
                         clock uncertainty           -0.194    16.282    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.839    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.839    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.223ns (5.731%)  route 3.668ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.668     7.937    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.474    
                         clock uncertainty           -0.194    16.281    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.838    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.838    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.159ns (5.602%)  route 2.679ns (94.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.885     2.131    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.124     2.255 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.679     4.935    ADC/rst_in
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.035     4.970 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     4.970    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373    10.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700    11.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.593    11.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    11.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557    12.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    12.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612    12.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.147    13.084    
                         clock uncertainty           -0.194    12.891    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.032    12.923    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  7.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.250ns (7.017%)  route 3.313ns (92.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.204     3.525    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.178     3.703 f  ADC/FR0_out_reg[0]/Q
                         net (fo=1, routed)           1.539     5.242    ADC/FR0_out_reg_n_0_[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.036     5.278 r  ADC/BS_state0_i_2/O
                         net (fo=1, routed)           1.774     7.052    ADC/BS_state0_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I3_O)        0.036     7.088 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.088    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.154     7.015    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.088    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.178ns (5.629%)  route 2.984ns (94.370%))
  Logic Levels:           0  
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.984     6.860    ADC/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.332     6.876    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.194     6.856    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.710    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.710    
                         arrival time                           6.860    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.214ns (6.069%)  route 3.312ns (93.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.312     7.188    ADC/rst_in
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.036     7.224 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     7.224    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.153     7.014    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -7.014    
                         arrival time                           7.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.178ns (5.405%)  route 3.115ns (94.595%))
  Logic Levels:           0  
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.882ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.115     6.991    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.338     6.882    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.668    
                         clock uncertainty            0.194     6.862    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.716    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.716    
                         arrival time                           6.991    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.214ns (5.880%)  route 3.425ns (94.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.425     7.301    ADC/rst_in
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.036     7.337 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.337    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.154     7.015    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.337    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.222ns (6.087%)  route 3.425ns (93.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.425     7.301    ADC/rst_in
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.044     7.345 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.345    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.160     7.021    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.021    
                         arrival time                           7.345    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.178ns (5.184%)  route 3.255ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.883ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.255     7.131    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.339     6.883    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.669    
                         clock uncertainty            0.194     6.863    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.717    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.717    
                         arrival time                           7.131    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.178ns (4.267%)  route 3.993ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.229ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.993     7.869    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.015    
                         clock uncertainty            0.194     7.209    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.063    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.063    
                         arrival time                           7.869    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.100ns (3.442%)  route 2.806ns (96.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.806     4.670    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.954     3.703    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.556    
                         clock uncertainty            0.194     3.750    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.651    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.100ns (3.353%)  route 2.883ns (96.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.883     4.747    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.949     3.698    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.551    
                         clock uncertainty            0.194     3.745    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.646    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.045     7.314    DAC0/rst_in
    SLICE_X3Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X3Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X3Y136         FDCE (Recov_fdce_C_CLR)     -0.212    13.503    DAC0/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.045     7.314    DAC0/rst_in
    SLICE_X3Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X3Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X3Y136         FDCE (Recov_fdce_C_CLR)     -0.212    13.503    DAC0/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.045     7.314    DAC0/rst_in
    SLICE_X3Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X3Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X3Y136         FDCE (Recov_fdce_C_CLR)     -0.212    13.503    DAC0/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.045     7.314    DAC0/rst_in
    SLICE_X3Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X3Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X3Y136         FDCE (Recov_fdce_C_CLR)     -0.212    13.503    DAC0/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.045     7.314    DAC0/rst_in
    SLICE_X2Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X2Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X2Y136         FDCE (Recov_fdce_C_CLR)     -0.154    13.561    DAC0/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.045     7.314    DAC0/rst_in
    SLICE_X2Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X2Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X2Y136         FDCE (Recov_fdce_C_CLR)     -0.154    13.561    DAC0/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/spi_trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.045     7.314    DAC0/rst_in
    SLICE_X2Y136         FDCE                                         f  DAC0/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X2Y136         FDCE                                         r  DAC0/spi_trigger_reg/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X2Y136         FDCE (Recov_fdce_C_CLR)     -0.154    13.561    DAC0/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.223ns (7.052%)  route 2.939ns (92.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.939     7.209    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y132         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.197    13.518    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X5Y132         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.227    13.745    
                         clock uncertainty           -0.035    13.710    
    SLICE_X5Y132         FDCE (Recov_fdce_C_CLR)     -0.212    13.498    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.223ns (7.052%)  route 2.939ns (92.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.939     7.209    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y132         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.197    13.518    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X5Y132         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.227    13.745    
                         clock uncertainty           -0.035    13.710    
    SLICE_X5Y132         FDCE (Recov_fdce_C_CLR)     -0.212    13.498    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.223ns (6.967%)  route 2.978ns (93.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.978     7.247    DAC0/rst_in
    SLICE_X0Y136         FDPE                                         f  DAC0/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.202    13.523    DAC0/clk_in
    SLICE_X0Y136         FDPE                                         r  DAC0/counter_f_reg[0]/C
                         clock pessimism              0.227    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X0Y136         FDPE (Recov_fdpe_C_PRE)     -0.178    13.537    DAC0/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  6.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.100ns (9.287%)  route 0.977ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.977     2.841    DAC1/rst_in
    SLICE_X1Y123         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.798     2.044    DAC1/clk_in
    SLICE_X1Y123         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.155     1.889    
    SLICE_X1Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.820    DAC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.100ns (9.269%)  route 0.979ns (90.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.979     2.843    DAC1/rst_in
    SLICE_X0Y123         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.798     2.044    DAC1/clk_in
    SLICE_X0Y123         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.155     1.889    
    SLICE_X0Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.820    DAC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.100ns (9.269%)  route 0.979ns (90.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.979     2.843    DAC1/rst_in
    SLICE_X0Y123         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.798     2.044    DAC1/clk_in
    SLICE_X0Y123         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.155     1.889    
    SLICE_X0Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.820    DAC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.100ns (9.269%)  route 0.979ns (90.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.979     2.843    DAC1/rst_in
    SLICE_X0Y123         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.798     2.044    DAC1/clk_in
    SLICE_X0Y123         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.155     1.889    
    SLICE_X0Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.820    DAC1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.100ns (8.801%)  route 1.036ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         1.036     2.900    ADC/rst_in
    SLICE_X5Y125         FDCE                                         f  ADC/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.795     2.041    ADC/clk_in
    SLICE_X5Y125         FDCE                                         r  ADC/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.155     1.886    
    SLICE_X5Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.817    ADC/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.100ns (8.801%)  route 1.036ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         1.036     2.900    ADC/rst_in
    SLICE_X5Y125         FDCE                                         f  ADC/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.795     2.041    ADC/clk_in
    SLICE_X5Y125         FDCE                                         r  ADC/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.155     1.886    
    SLICE_X5Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.817    ADC/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.100ns (8.801%)  route 1.036ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         1.036     2.900    ADC/rst_in
    SLICE_X5Y125         FDCE                                         f  ADC/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.795     2.041    ADC/clk_in
    SLICE_X5Y125         FDCE                                         r  ADC/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.155     1.886    
    SLICE_X5Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.817    ADC/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.100ns (8.801%)  route 1.036ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         1.036     2.900    ADC/rst_in
    SLICE_X5Y125         FDCE                                         f  ADC/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.795     2.041    ADC/clk_in
    SLICE_X5Y125         FDCE                                         r  ADC/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.155     1.886    
    SLICE_X5Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.817    ADC/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.100ns (8.785%)  route 1.038ns (91.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         1.038     2.902    ADC/rst_in
    SLICE_X4Y125         FDCE                                         f  ADC/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.795     2.041    ADC/clk_in
    SLICE_X4Y125         FDCE                                         r  ADC/spi_trigger_reg/C
                         clock pessimism             -0.155     1.886    
    SLICE_X4Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.817    ADC/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.100ns (8.478%)  route 1.080ns (91.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.665     1.764    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         1.080     2.944    ADC/rst_in
    SLICE_X5Y126         FDCE                                         f  ADC/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1583, routed)        0.796     2.042    ADC/clk_in
    SLICE_X5Y126         FDCE                                         r  ADC/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.155     1.887    
    SLICE_X5Y126         FDCE (Remov_fdce_C_CLR)     -0.069     1.818    ADC/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.223ns (4.393%)  route 4.853ns (95.607%))
  Logic Levels:           0  
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.664ns = ( 11.664 - 5.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.511     4.046    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.223     4.269 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         4.853     9.122    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 f  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 f  BUFG_clk100/O
                         net (fo=1583, routed)        1.249     8.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.329     9.972    ADC/clkENC_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.055 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.609    11.664    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.214    11.878    
                         clock uncertainty           -0.194    11.685    
    OLOGIC_X0Y42         ODDR (Recov_oddr_C_R)       -0.215    11.470    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  2.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.178ns (4.139%)  route 4.122ns (95.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.344ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.377     3.698    startup_reset/clk_in
    SLICE_X3Y94          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         4.122     7.998    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1583, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.436     5.451    ADC/clkENC_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.800     7.344    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.214     7.130    
                         clock uncertainty            0.194     7.324    
    OLOGIC_X0Y42         ODDR (Remov_oddr_C_R)        0.000     7.324    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -7.324    
                         arrival time                           7.998    
  -------------------------------------------------------------------
                         slack                                  0.674    





