<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_awaddr[12]"/>
        <net name="axi4_mstl_awaddr[11]"/>
        <net name="axi4_mstl_awaddr[10]"/>
        <net name="axi4_mstl_awaddr[9]"/>
        <net name="axi4_mstl_awaddr[8]"/>
        <net name="axi4_mstl_awaddr[7]"/>
        <net name="axi4_mstl_awaddr[6]"/>
        <net name="axi4_mstl_awaddr[5]"/>
        <net name="axi4_mstl_awaddr[4]"/>
        <net name="axi4_mstl_awaddr[3]"/>
        <net name="axi4_mstl_awaddr[2]"/>
        <net name="axi4_mstl_awaddr[1]"/>
        <net name="axi4_mstl_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="13"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="&lt;const0>"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_awprot[2]"/>
        <net name="axi4_mstl_awprot[1]"/>
        <net name="axi4_mstl_awprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_wdata[31]"/>
        <net name="axi4_mstl_wdata[30]"/>
        <net name="axi4_mstl_wdata[29]"/>
        <net name="axi4_mstl_wdata[28]"/>
        <net name="axi4_mstl_wdata[27]"/>
        <net name="axi4_mstl_wdata[26]"/>
        <net name="axi4_mstl_wdata[25]"/>
        <net name="axi4_mstl_wdata[24]"/>
        <net name="axi4_mstl_wdata[23]"/>
        <net name="axi4_mstl_wdata[22]"/>
        <net name="axi4_mstl_wdata[21]"/>
        <net name="axi4_mstl_wdata[20]"/>
        <net name="axi4_mstl_wdata[19]"/>
        <net name="axi4_mstl_wdata[18]"/>
        <net name="axi4_mstl_wdata[17]"/>
        <net name="axi4_mstl_wdata[16]"/>
        <net name="axi4_mstl_wdata[15]"/>
        <net name="axi4_mstl_wdata[14]"/>
        <net name="axi4_mstl_wdata[13]"/>
        <net name="axi4_mstl_wdata[12]"/>
        <net name="axi4_mstl_wdata[11]"/>
        <net name="axi4_mstl_wdata[10]"/>
        <net name="axi4_mstl_wdata[9]"/>
        <net name="axi4_mstl_wdata[8]"/>
        <net name="axi4_mstl_wdata[7]"/>
        <net name="axi4_mstl_wdata[6]"/>
        <net name="axi4_mstl_wdata[5]"/>
        <net name="axi4_mstl_wdata[4]"/>
        <net name="axi4_mstl_wdata[3]"/>
        <net name="axi4_mstl_wdata[2]"/>
        <net name="axi4_mstl_wdata[1]"/>
        <net name="axi4_mstl_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_wstrb[3]"/>
        <net name="axi4_mstl_wstrb[2]"/>
        <net name="axi4_mstl_wstrb[1]"/>
        <net name="axi4_mstl_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_wready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_bresp[1]"/>
        <net name="axi4_mstl_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_araddr[12]"/>
        <net name="axi4_mstl_araddr[11]"/>
        <net name="axi4_mstl_araddr[10]"/>
        <net name="axi4_mstl_araddr[9]"/>
        <net name="axi4_mstl_araddr[8]"/>
        <net name="axi4_mstl_araddr[7]"/>
        <net name="axi4_mstl_araddr[6]"/>
        <net name="axi4_mstl_araddr[5]"/>
        <net name="axi4_mstl_araddr[4]"/>
        <net name="axi4_mstl_araddr[3]"/>
        <net name="axi4_mstl_araddr[2]"/>
        <net name="axi4_mstl_araddr[1]"/>
        <net name="axi4_mstl_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="13"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="&lt;const0>_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_arprot[2]"/>
        <net name="axi4_mstl_arprot[1]"/>
        <net name="axi4_mstl_arprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_rdata[31]"/>
        <net name="axi4_mstl_rdata[30]"/>
        <net name="axi4_mstl_rdata[29]"/>
        <net name="axi4_mstl_rdata[28]"/>
        <net name="axi4_mstl_rdata[27]"/>
        <net name="axi4_mstl_rdata[26]"/>
        <net name="axi4_mstl_rdata[25]"/>
        <net name="axi4_mstl_rdata[24]"/>
        <net name="axi4_mstl_rdata[23]"/>
        <net name="axi4_mstl_rdata[22]"/>
        <net name="axi4_mstl_rdata[21]"/>
        <net name="axi4_mstl_rdata[20]"/>
        <net name="axi4_mstl_rdata[19]"/>
        <net name="axi4_mstl_rdata[18]"/>
        <net name="axi4_mstl_rdata[17]"/>
        <net name="axi4_mstl_rdata[16]"/>
        <net name="axi4_mstl_rdata[15]"/>
        <net name="axi4_mstl_rdata[14]"/>
        <net name="axi4_mstl_rdata[13]"/>
        <net name="axi4_mstl_rdata[12]"/>
        <net name="axi4_mstl_rdata[11]"/>
        <net name="axi4_mstl_rdata[10]"/>
        <net name="axi4_mstl_rdata[9]"/>
        <net name="axi4_mstl_rdata[8]"/>
        <net name="axi4_mstl_rdata[7]"/>
        <net name="axi4_mstl_rdata[6]"/>
        <net name="axi4_mstl_rdata[5]"/>
        <net name="axi4_mstl_rdata[4]"/>
        <net name="axi4_mstl_rdata[3]"/>
        <net name="axi4_mstl_rdata[2]"/>
        <net name="axi4_mstl_rdata[1]"/>
        <net name="axi4_mstl_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_rresp[1]"/>
        <net name="axi4_mstl_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="ila_axi_master"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_mstl_rready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_awaddr[13]"/>
        <net name="axi4_slvl_awaddr[12]"/>
        <net name="axi4_slvl_awaddr[11]"/>
        <net name="axi4_slvl_awaddr[10]"/>
        <net name="axi4_slvl_awaddr[9]"/>
        <net name="axi4_slvl_awaddr[8]"/>
        <net name="axi4_slvl_awaddr[7]"/>
        <net name="axi4_slvl_awaddr[6]"/>
        <net name="axi4_slvl_awaddr[5]"/>
        <net name="axi4_slvl_awaddr[4]"/>
        <net name="axi4_slvl_awaddr[3]"/>
        <net name="axi4_slvl_awaddr[2]"/>
        <net name="axi4_slvl_awaddr[1]"/>
        <net name="axi4_slvl_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_awprot[2]"/>
        <net name="axi4_slvl_awprot[1]"/>
        <net name="axi4_slvl_awprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_wdata[31]"/>
        <net name="axi4_slvl_wdata[30]"/>
        <net name="axi4_slvl_wdata[29]"/>
        <net name="axi4_slvl_wdata[28]"/>
        <net name="axi4_slvl_wdata[27]"/>
        <net name="axi4_slvl_wdata[26]"/>
        <net name="axi4_slvl_wdata[25]"/>
        <net name="axi4_slvl_wdata[24]"/>
        <net name="axi4_slvl_wdata[23]"/>
        <net name="axi4_slvl_wdata[22]"/>
        <net name="axi4_slvl_wdata[21]"/>
        <net name="axi4_slvl_wdata[20]"/>
        <net name="axi4_slvl_wdata[19]"/>
        <net name="axi4_slvl_wdata[18]"/>
        <net name="axi4_slvl_wdata[17]"/>
        <net name="axi4_slvl_wdata[16]"/>
        <net name="axi4_slvl_wdata[15]"/>
        <net name="axi4_slvl_wdata[14]"/>
        <net name="axi4_slvl_wdata[13]"/>
        <net name="axi4_slvl_wdata[12]"/>
        <net name="axi4_slvl_wdata[11]"/>
        <net name="axi4_slvl_wdata[10]"/>
        <net name="axi4_slvl_wdata[9]"/>
        <net name="axi4_slvl_wdata[8]"/>
        <net name="axi4_slvl_wdata[7]"/>
        <net name="axi4_slvl_wdata[6]"/>
        <net name="axi4_slvl_wdata[5]"/>
        <net name="axi4_slvl_wdata[4]"/>
        <net name="axi4_slvl_wdata[3]"/>
        <net name="axi4_slvl_wdata[2]"/>
        <net name="axi4_slvl_wdata[1]"/>
        <net name="axi4_slvl_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_wstrb[3]"/>
        <net name="axi4_slvl_wstrb[2]"/>
        <net name="axi4_slvl_wstrb[1]"/>
        <net name="axi4_slvl_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_wready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_bresp[1]"/>
        <net name="axi4_slvl_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_araddr[13]"/>
        <net name="axi4_slvl_araddr[12]"/>
        <net name="axi4_slvl_araddr[11]"/>
        <net name="axi4_slvl_araddr[10]"/>
        <net name="axi4_slvl_araddr[9]"/>
        <net name="axi4_slvl_araddr[8]"/>
        <net name="axi4_slvl_araddr[7]"/>
        <net name="axi4_slvl_araddr[6]"/>
        <net name="axi4_slvl_araddr[5]"/>
        <net name="axi4_slvl_araddr[4]"/>
        <net name="axi4_slvl_araddr[3]"/>
        <net name="axi4_slvl_araddr[2]"/>
        <net name="axi4_slvl_araddr[1]"/>
        <net name="axi4_slvl_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_arprot[2]"/>
        <net name="axi4_slvl_arprot[1]"/>
        <net name="axi4_slvl_arprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_rdata[31]"/>
        <net name="axi4_slvl_rdata[30]"/>
        <net name="axi4_slvl_rdata[29]"/>
        <net name="axi4_slvl_rdata[28]"/>
        <net name="axi4_slvl_rdata[27]"/>
        <net name="axi4_slvl_rdata[26]"/>
        <net name="axi4_slvl_rdata[25]"/>
        <net name="axi4_slvl_rdata[24]"/>
        <net name="axi4_slvl_rdata[23]"/>
        <net name="axi4_slvl_rdata[22]"/>
        <net name="axi4_slvl_rdata[21]"/>
        <net name="axi4_slvl_rdata[20]"/>
        <net name="axi4_slvl_rdata[19]"/>
        <net name="axi4_slvl_rdata[18]"/>
        <net name="axi4_slvl_rdata[17]"/>
        <net name="axi4_slvl_rdata[16]"/>
        <net name="axi4_slvl_rdata[15]"/>
        <net name="axi4_slvl_rdata[14]"/>
        <net name="axi4_slvl_rdata[13]"/>
        <net name="axi4_slvl_rdata[12]"/>
        <net name="axi4_slvl_rdata[11]"/>
        <net name="axi4_slvl_rdata[10]"/>
        <net name="axi4_slvl_rdata[9]"/>
        <net name="axi4_slvl_rdata[8]"/>
        <net name="axi4_slvl_rdata[7]"/>
        <net name="axi4_slvl_rdata[6]"/>
        <net name="axi4_slvl_rdata[5]"/>
        <net name="axi4_slvl_rdata[4]"/>
        <net name="axi4_slvl_rdata[3]"/>
        <net name="axi4_slvl_rdata[2]"/>
        <net name="axi4_slvl_rdata[1]"/>
        <net name="axi4_slvl_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_rresp[1]"/>
        <net name="axi4_slvl_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_axi_slave"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="axi4_slvl_rready"/>
      </nets>
    </probe>
  </probeset>
</probeData>
