INFO-FLOW: Workspace C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1 opened at Sat Jun 04 16:21:25 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.224 sec.
Execute   set_part xczu9eg-ffvb1156-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/CopImage.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/CopImage.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/CopImage.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/CopImage.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/CopImage.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp
Command       clang done; 0.64 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.591 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.753 sec.
INFO-FLOW: Done: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.513 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.521 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.CopImage.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.CopImage.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.CopImage.pp.0.cpp.err.log 
Command       ap_eval done; 0.513 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.CopImage.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.CopImage.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.CopImage.pp.0.cpp.err.log 
Command         ap_eval done; 1.311 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.CopImage.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.CopImage.pp.0.cpp.err.log 
Command         ap_eval done; 0.501 sec.
Command       tidy_31 done; 1.829 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.673 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.bc
Command       clang done; 2.418 sec.
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/OvlayImage.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/OvlayImage.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/OvlayImage.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/OvlayImage.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/OvlayImage.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp
Command       clang done; 0.647 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.607 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.47 sec.
INFO-FLOW: Done: GCC PP time: 3.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.501 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.508 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.OvlayImage.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.OvlayImage.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.OvlayImage.pp.0.cpp.err.log 
Command       ap_eval done; 0.473 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.OvlayImage.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.OvlayImage.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.OvlayImage.pp.0.cpp.err.log 
Command         ap_eval done; 1.182 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.OvlayImage.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.OvlayImage.pp.0.cpp.err.log 
Command         ap_eval done; 0.495 sec.
Command       tidy_31 done; 1.689 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.662 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.bc
Command       clang done; 2.4 sec.
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/PlotLines.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/PlotLines.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/PlotLines.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/PlotLines.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/PlotLines.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp
Command       clang done; 0.641 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.622 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.479 sec.
INFO-FLOW: Done: GCC PP time: 3.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.53 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.504 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.PlotLines.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.PlotLines.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.PlotLines.pp.0.cpp.err.log 
Command       ap_eval done; 0.478 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.PlotLines.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.PlotLines.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.PlotLines.pp.0.cpp.err.log 
Command         ap_eval done; 0.659 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.PlotLines.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.PlotLines.pp.0.cpp.err.log 
Command         ap_eval done; 0.514 sec.
Command       tidy_31 done; 1.184 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.66 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.bc
Command       clang done; 2.462 sec.
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/SeekLines.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/SeekLines.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/SeekLines.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/SeekLines.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/SeekLines.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp
Command       clang done; 0.643 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.618 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.518 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.502 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.504 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.SeekLines.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.SeekLines.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.SeekLines.pp.0.cpp.err.log 
Command       ap_eval done; 0.471 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.SeekLines.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.SeekLines.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.SeekLines.pp.0.cpp.err.log 
Command         ap_eval done; 0.666 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.SeekLines.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.SeekLines.pp.0.cpp.err.log 
Command         ap_eval done; 0.536 sec.
Command       tidy_31 done; 1.212 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.684 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.bc
Command       clang done; 2.403 sec.
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/SeekPoint.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/SeekPoint.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/SeekPoint.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/SeekPoint.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/SeekPoint.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp
Command       clang done; 0.639 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.627 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.577 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.516 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.505 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.SeekPoint.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.SeekPoint.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.SeekPoint.pp.0.cpp.err.log 
Command       ap_eval done; 0.475 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.SeekPoint.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.SeekPoint.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.SeekPoint.pp.0.cpp.err.log 
Command         ap_eval done; 1.238 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.SeekPoint.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.SeekPoint.pp.0.cpp.err.log 
Command         ap_eval done; 0.503 sec.
Command       tidy_31 done; 1.755 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.679 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.bc
Command       clang done; 2.479 sec.
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/TOP_fuct.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/TOP_fuct.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/TOP_fuct.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/TOP_fuct.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/TOP_fuct.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp
Command       clang done; 0.647 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.889 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.65 sec.
INFO-FLOW: Done: GCC PP time: 4.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.713 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.706 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.TOP_fuct.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.TOP_fuct.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.TOP_fuct.pp.0.cpp.err.log 
Command       ap_eval done; 0.683 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: Sobel_SkLines/src/TOP_fuct.cpp:35:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 Sobel_SkLines/src/TOP_fuct.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Sobel_SkLines/src/TOP_fuct.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.TOP_fuct.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.TOP_fuct.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.TOP_fuct.pp.0.cpp.err.log 
Command         ap_eval done; 1.015 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.TOP_fuct.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.TOP_fuct.pp.0.cpp.err.log 
Command         ap_eval done; 0.693 sec.
Command       tidy_31 done; 1.717 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.554 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.bc
Command       clang done; 2.525 sec.
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/filtrel_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/filtrel_kernel.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/filtrel_kernel.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/filtrel_kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/filtrel_kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp
Command       clang done; 0.647 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.625 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.49 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.52 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.503 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtrel_kernel.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtrel_kernel.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtrel_kernel.pp.0.cpp.err.log 
Command       ap_eval done; 0.482 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.filtrel_kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.filtrel_kernel.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.filtrel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.671 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.filtrel_kernel.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.filtrel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.514 sec.
Command       tidy_31 done; 1.195 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.667 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.bc
Command       clang done; 2.39 sec.
INFO: [HLS 200-10] Analyzing design file 'Sobel_SkLines/src/filtrel_kernelXS.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Sobel_SkLines/src/filtrel_kernelXS.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Sobel_SkLines/src/filtrel_kernelXS.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "Sobel_SkLines/src/filtrel_kernelXS.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E Sobel_SkLines/src/filtrel_kernelXS.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp
Command       clang done; 0.649 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.61 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp"  -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/useless.bc
Command       clang done; 2.499 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.51 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp std=gnu++98 -directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.502 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtrel_kernelXS.pp.0.cpp.diag.yml C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtrel_kernelXS.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtrel_kernelXS.pp.0.cpp.err.log 
Command       ap_eval done; 0.473 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.filtrel_kernelXS.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.filtrel_kernelXS.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/tidy-3.1.filtrel_kernelXS.pp.0.cpp.err.log 
Command         ap_eval done; 0.669 sec.
Execute         ap_eval exec -ignorestderr D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.filtrel_kernelXS.pp.0.cpp.out.log 2> C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/xilinx-legacy-rewriter.filtrel_kernelXS.pp.0.cpp.err.log 
Command         ap_eval done; 0.518 sec.
Command       tidy_31 done; 1.199 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.666 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.bc" 
INFO-FLOW: exec D:/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vivado/2018.3/common/technology/autopilot -I D:/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.bc
Command       clang done; 2.398 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage.g.bc C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage.g.bc C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/PlotLines.g.bc C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekLines.g.bc C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.g.bc C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.g.bc C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.g.bc C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.g.bc -hls-opt -except-internalize TOP_fuct -LD:/xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 8.074 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 105.793 ; gain = 20.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 105.793 ; gain = 20.383
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.pp.bc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.839 sec.
Execute         llvm-ld C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.71 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top TOP_fuct -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.0.bc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1280, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1280, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::init' into 'hls::Mat<800, 1280, 4096>::Mat.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::init' into 'hls::Mat<800, 1280, 0>::Mat.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 800, 1280, 4096>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::write' into 'hls::Mat<800, 1280, 4096>::operator<<' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 800, 1280, 4096>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::read' into 'hls::Mat<800, 1280, 4096>::operator>>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::write' into 'hls::Mat<800, 1280, 0>::operator<<' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'filtrel_kernelXS' (Sobel_SkLines/src/filtrel_kernelXS.cpp:72).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'filtrel_kernelXS' (Sobel_SkLines/src/filtrel_kernelXS.cpp:68).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'filtrel_kernel' (Sobel_SkLines/src/filtrel_kernel.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'filtrel_kernel' (Sobel_SkLines/src/filtrel_kernel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'hls::Threshold<800, 1280, 0, 0>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1516).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'hls::Duplicate<800, 1280, 0, 0>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'hls::Duplicate<800, 1280, 0, 0>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'OvlayImage' (Sobel_SkLines/src/OvlayImage.cpp:41).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'OvlayImage' (Sobel_SkLines/src/OvlayImage.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'OvlayImage' (Sobel_SkLines/src/OvlayImage.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'CopImage' (Sobel_SkLines/src/CopImage.cpp:23).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::read' into 'hls::Mat<800, 1280, 0>::operator>>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'filtrel_kernelXS' (Sobel_SkLines/src/filtrel_kernelXS.cpp:19).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'filtrel_kernel' (Sobel_SkLines/src/filtrel_kernel.cpp:20).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'hls::Threshold<800, 1280, 0, 0>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1493).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'hls::Duplicate<800, 1280, 0, 0>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'SeekPoint' (Sobel_SkLines/src/SeekPoint.cpp:16).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'OvlayImage' (Sobel_SkLines/src/OvlayImage.cpp:19).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'OvlayImage' (Sobel_SkLines/src/OvlayImage.cpp:16).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'CopImage' (Sobel_SkLines/src/CopImage.cpp:21).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::getval' into 'hls::Window<1, 3, ap_int<8> >::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2591).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2591).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::getval' into 'hls::Window<3, 1, ap_int<8> >::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2593).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2593).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::getval' into 'hls::Window<3, 3, ap_int<8> >::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<8>, 3, 3>' into 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_int<8>, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_int<8>, 3, 3>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
Command         transform done; 5.399 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:41 . Memory (MB): peak = 519.953 ; gain = 434.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.1.bc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 0, 800, 1280, 800, 1280>' into 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<0, 1, 3, hls::BORDER_DEFAULT, 0, 0, 800, 1280, 800, 1280>' into 'hls::Sobel<0, 1, 3, 0, 0, 800, 1280, 800, 1280>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::Threshold<800, 1280, 0, 0>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1486) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef6' into '_ZN9fp_structIfEC1Ef4' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'hls::abs' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'SeekPoint' (Sobel_SkLines/src/SeekPoint.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'SeekPoint' (Sobel_SkLines/src/SeekPoint.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'SeekPoint' (Sobel_SkLines/src/SeekPoint.cpp:53) automatically.
Command         transform done; 1.614 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'TOP_fuct' (Sobel_SkLines/src/TOP_fuct.cpp:16) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
Command         transform done; 1.178 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:44 . Memory (MB): peak = 830.297 ; gain = 744.887
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.g.1.bc to C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.o.1.bc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Threh_sp.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:53).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Threh_cz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:54).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Datsrc_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:46).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Datcop_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:49).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Ovlaycz_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:57).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Datsrc_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:47).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Datcop_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:50).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Ovlaycz_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Datsrc.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:45).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgRgb_Datsrc.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_OvlyFiltcz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:75).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_OvlyFiltcz.data_stream.V.1' (Sobel_SkLines/src/TOP_fuct.cpp:75).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Copfilt.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Copfilt.data_stream.V.1' (Sobel_SkLines/src/TOP_fuct.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_OvlySumcz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:76).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Ovlaycz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_OvlySumcz.data_stream.V.1' (Sobel_SkLines/src/TOP_fuct.cpp:76).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Ovlaycz.data_stream.V.1' (Sobel_SkLines/src/TOP_fuct.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_OvlySumcz.data_stream.V.2' (Sobel_SkLines/src/TOP_fuct.cpp:76).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Ovlaycz.data_stream.V.2' (Sobel_SkLines/src/TOP_fuct.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_Datcop.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:48).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'ImgGry_DatCopXs.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:74).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 800, 1280, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 800, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 800, 1280, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutLoc.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'OutLoc.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'CalaPoint' (Sobel_SkLines/src/SeekPoint.cpp:37) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'XsOutLoc' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'XsOutLoc.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'XsOutLoc.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'OutLoc' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'OutLoc.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'OutLoc.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Sobcop_sp.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Sobcop_cz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:52) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Threh_sp.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Threh_cz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:54) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datcop_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:50) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datcop_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datsrc.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datcop.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:48) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Ovlaycz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:56) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datsrc_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:46) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datcop_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Ovlaycz_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datsrc_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Datcop_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:50) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Ovlaycz_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:58) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgRgb_Datsrc.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_DatCopXs.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_OvlyFiltcz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:75) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_Copfilt.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ImgGry_OvlySumcz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:76) .
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1484) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1485) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V132'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_data.val' (Sobel_SkLines/src/filtrel_kernelXS.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst_data.val' (Sobel_SkLines/src/filtrel_kernelXS.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_data.val' (Sobel_SkLines/src/filtrel_kernel.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst_data.val' (Sobel_SkLines/src/filtrel_kernel.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_data.val' (Sobel_SkLines/src/SeekPoint.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_data.val' (Sobel_SkLines/src/OvlayImage.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ovlaysrc_data.val' (Sobel_SkLines/src/OvlayImage.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst_data.val' (Sobel_SkLines/src/OvlayImage.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst_data.val' (Sobel_SkLines/src/CopImage.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Sobcop_sp.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Sobcop_cz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Threh_sp.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Threh_cz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Datcop_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Datcop_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Datsrc.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Datcop.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Ovlaycz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Datsrc_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Ovlaycz_a.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Datsrc_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Ovlaycz_b.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgRgb_Datsrc.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_DatCopXs.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_OvlyFiltcz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_Copfilt.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ImgGry_OvlySumcz.data_stream.V' (Sobel_SkLines/src/TOP_fuct.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V132'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 0, 800, 1280, 800, 1280>' into 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<0, 1, 3, hls::BORDER_DEFAULT, 0, 0, 800, 1280, 800, 1280>' into 'hls::Sobel<0, 1, 3, 0, 0, 800, 1280, 800, 1280>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::Threshold<800, 1280, 0, 0>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1486) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef6' into '_ZN9fp_structIfEC1Ef4' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'hls::abs' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'SeekPoint' (Sobel_SkLines/src/SeekPoint.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'SeekPoint' (Sobel_SkLines/src/SeekPoint.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'SeekPoint' (Sobel_SkLines/src/SeekPoint.cpp:53) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_memset_SobOvlyIma_Strt_proc' to a process function for dataflow in function 'TOP_fuct'.
INFO: [XFORM 203-721] Changing loop 'Loop_memset_XsOvImStrtLoc_proc' to a process function for dataflow in function 'TOP_fuct'.
WARNING: [XFORM 203-731] Internal stream variable 'ImgGry_Datsrc_b.data_stream[0].V' (Sobel_SkLines/src/TOP_fuct.cpp:47) is invalid: it has no data consumer.
WARNING: [XFORM 203-713] All the elements of global array 'SobOvlyIma_Strt'  should be updated in process function 'Loop_memset_SobOvlyIma_Strt_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'XsOvImStrtLoc' should be updated in process function 'Loop_memset_XsOvImStrtLoc_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'K'  should be updated in process function 'SeekPoint', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'B'  should be updated in process function 'SeekPoint', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'NumPoint'  should be updated in process function 'SeekPoint', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'TOP_fuct', detected/extracted 20 process function(s): 
	 'TOP_fuct.entry226'
	 'Loop_memset_SobOvlyIma_Strt_proc'
	 'Block_TOP_fuct_meminst.exit_proc'
	 'Loop_memset_XsOvImStrtLoc_proc'
	 'hls::AXIvideo2Mat<32, 800, 1280, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>'
	 'hls::Duplicate<800, 1280, 0, 0>219'
	 'CopImage220'
	 'hls::Duplicate<800, 1280, 0, 0>221'
	 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>'
	 'hls::Sobel<0, 1, 3, 0, 0, 800, 1280, 800, 1280>'
	 'hls::Threshold<800, 1280, 0, 0>222'
	 'hls::Threshold<800, 1280, 0, 0>'
	 'filtrel_kernel'
	 'OvlayImage223'
	 'hls::Duplicate<800, 1280, 0, 0>'
	 'CopImage224'
	 'filtrel_kernelXS'
	 'OvlayImage225'
	 'SeekPoint'.
Command         transform done; 4.424 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 1282 to 292 for loop 'loop_width' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 292 for loop 'loop_width' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 803 to 182 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 182 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1279)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'OvlayImage225' (Sobel_SkLines/src/OvlayImage.cpp:5:4)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'OvlayImage223' (Sobel_SkLines/src/OvlayImage.cpp:5:4)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CopImage220' (Sobel_SkLines/src/CopImage.cpp:18:29)...3 expression(s) balanced.
Command         transform done; 2.485 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:51 . Memory (MB): peak = 1180.012 ; gain = 1094.602
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.o.2.bc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] 'Loop-2' (Sobel_SkLines/src/SeekPoint.cpp:38:16) in function 'SeekPoint' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<800, 1280, 0, 0>222' to 'Threshold222' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<800, 1280, 0, 0>' to 'Threshold' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>' to 'Sobel' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<0, 1, 3, 0, 0, 800, 1280, 800, 1280>' to 'Sobel.1' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' to 'Filter2D' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<800, 1280, 0, 0>221' to 'Duplicate221' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<800, 1280, 0, 0>219' to 'Duplicate219' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<800, 1280, 0, 0>' to 'Duplicate' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' to 'CvtColor' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 800, 1280, 4096>' to 'AXIvideo2Mat' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_memset_XsOvImStrtLoc_proc' to 'Loop_memset_XsOvImSt' (Sobel_SkLines/src/TOP_fuct.cpp:65:31)
WARNING: [XFORM 203-631] Renaming function 'Loop_memset_SobOvlyIma_Strt_proc' to 'Loop_memset_SobOvlyI' (Sobel_SkLines/src/TOP_fuct.cpp:33)
WARNING: [XFORM 203-631] Renaming function 'Block_TOP_fuct_meminst.exit_proc' to 'Block_TOP_fuct_memin' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:656:5)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
Command         transform done; 3.881 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:55 . Memory (MB): peak = 1556.938 ; gain = 1471.527
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 22.575 sec.
Command     elaborate done; 114.084 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'TOP_fuct' ...
Execute       ap_set_top_model TOP_fuct 
WARNING: [SYN 201-103] Legalizing function name 'TOP_fuct.entry3' to 'TOP_fuct_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'TOP_fuct.entry226' to 'TOP_fuct_entry226'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'.
Execute       get_model_list TOP_fuct -filter all-wo-channel -topdown 
Execute       preproc_iomode -model TOP_fuct 
Execute       preproc_iomode -model SeekPoint 
Execute       preproc_iomode -model ListDelete 
Execute       preproc_iomode -model ListInsert 
Execute       preproc_iomode -model OvlayImage225 
Execute       preproc_iomode -model filtrel_kernelXS 
Execute       preproc_iomode -model CopImage224 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model OvlayImage223 
Execute       preproc_iomode -model filtrel_kernel 
Execute       preproc_iomode -model Threshold 
Execute       preproc_iomode -model Threshold222 
Execute       preproc_iomode -model Sobel.1 
Execute       preproc_iomode -model Sobel 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model Duplicate221 
Execute       preproc_iomode -model CopImage220 
Execute       preproc_iomode -model Duplicate219 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Loop_memset_XsOvImSt 
Execute       preproc_iomode -model Block_TOP_fuct_memin 
Execute       preproc_iomode -model Loop_memset_SobOvlyI 
Execute       preproc_iomode -model TOP_fuct.entry226 
Execute       preproc_iomode -model TOP_fuct.entry3 
Execute       get_model_list TOP_fuct -filter all-wo-channel 
INFO-FLOW: Model list for configure: TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct
INFO-FLOW: Configuring Module : TOP_fuct.entry3 ...
Execute       set_default_model TOP_fuct.entry3 
Execute       apply_spec_resource_limit TOP_fuct.entry3 
INFO-FLOW: Configuring Module : TOP_fuct.entry226 ...
Execute       set_default_model TOP_fuct.entry226 
Execute       apply_spec_resource_limit TOP_fuct.entry226 
INFO-FLOW: Configuring Module : Loop_memset_SobOvlyI ...
Execute       set_default_model Loop_memset_SobOvlyI 
Execute       apply_spec_resource_limit Loop_memset_SobOvlyI 
INFO-FLOW: Configuring Module : Block_TOP_fuct_memin ...
Execute       set_default_model Block_TOP_fuct_memin 
Execute       apply_spec_resource_limit Block_TOP_fuct_memin 
INFO-FLOW: Configuring Module : Loop_memset_XsOvImSt ...
Execute       set_default_model Loop_memset_XsOvImSt 
Execute       apply_spec_resource_limit Loop_memset_XsOvImSt 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Duplicate219 ...
Execute       set_default_model Duplicate219 
Execute       apply_spec_resource_limit Duplicate219 
INFO-FLOW: Configuring Module : CopImage220 ...
Execute       set_default_model CopImage220 
Execute       apply_spec_resource_limit CopImage220 
INFO-FLOW: Configuring Module : Duplicate221 ...
Execute       set_default_model Duplicate221 
Execute       apply_spec_resource_limit Duplicate221 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : Sobel ...
Execute       set_default_model Sobel 
Execute       apply_spec_resource_limit Sobel 
INFO-FLOW: Configuring Module : Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       apply_spec_resource_limit Sobel.1 
INFO-FLOW: Configuring Module : Threshold222 ...
Execute       set_default_model Threshold222 
Execute       apply_spec_resource_limit Threshold222 
INFO-FLOW: Configuring Module : Threshold ...
Execute       set_default_model Threshold 
Execute       apply_spec_resource_limit Threshold 
INFO-FLOW: Configuring Module : filtrel_kernel ...
Execute       set_default_model filtrel_kernel 
Execute       apply_spec_resource_limit filtrel_kernel 
INFO-FLOW: Configuring Module : OvlayImage223 ...
Execute       set_default_model OvlayImage223 
Execute       apply_spec_resource_limit OvlayImage223 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : CopImage224 ...
Execute       set_default_model CopImage224 
Execute       apply_spec_resource_limit CopImage224 
INFO-FLOW: Configuring Module : filtrel_kernelXS ...
Execute       set_default_model filtrel_kernelXS 
Execute       apply_spec_resource_limit filtrel_kernelXS 
INFO-FLOW: Configuring Module : OvlayImage225 ...
Execute       set_default_model OvlayImage225 
Execute       apply_spec_resource_limit OvlayImage225 
INFO-FLOW: Configuring Module : ListInsert ...
Execute       set_default_model ListInsert 
Execute       apply_spec_resource_limit ListInsert 
INFO-FLOW: Configuring Module : ListDelete ...
Execute       set_default_model ListDelete 
Execute       apply_spec_resource_limit ListDelete 
INFO-FLOW: Configuring Module : SeekPoint ...
Execute       set_default_model SeekPoint 
Execute       apply_spec_resource_limit SeekPoint 
INFO-FLOW: Configuring Module : TOP_fuct ...
Execute       set_default_model TOP_fuct 
Execute       apply_spec_resource_limit TOP_fuct 
INFO-FLOW: Model list for preprocess: TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct
INFO-FLOW: Preprocessing Module: TOP_fuct.entry3 ...
Execute       set_default_model TOP_fuct.entry3 
Execute       cdfg_preprocess -model TOP_fuct.entry3 
Execute       rtl_gen_preprocess TOP_fuct.entry3 
INFO-FLOW: Preprocessing Module: TOP_fuct.entry226 ...
Execute       set_default_model TOP_fuct.entry226 
Execute       cdfg_preprocess -model TOP_fuct.entry226 
Execute       rtl_gen_preprocess TOP_fuct.entry226 
INFO-FLOW: Preprocessing Module: Loop_memset_SobOvlyI ...
Execute       set_default_model Loop_memset_SobOvlyI 
Execute       cdfg_preprocess -model Loop_memset_SobOvlyI 
Execute       rtl_gen_preprocess Loop_memset_SobOvlyI 
INFO-FLOW: Preprocessing Module: Block_TOP_fuct_memin ...
Execute       set_default_model Block_TOP_fuct_memin 
Execute       cdfg_preprocess -model Block_TOP_fuct_memin 
Execute       rtl_gen_preprocess Block_TOP_fuct_memin 
INFO-FLOW: Preprocessing Module: Loop_memset_XsOvImSt ...
Execute       set_default_model Loop_memset_XsOvImSt 
Execute       cdfg_preprocess -model Loop_memset_XsOvImSt 
Execute       rtl_gen_preprocess Loop_memset_XsOvImSt 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Duplicate219 ...
Execute       set_default_model Duplicate219 
Execute       cdfg_preprocess -model Duplicate219 
Execute       rtl_gen_preprocess Duplicate219 
INFO-FLOW: Preprocessing Module: CopImage220 ...
Execute       set_default_model CopImage220 
Execute       cdfg_preprocess -model CopImage220 
Execute       rtl_gen_preprocess CopImage220 
INFO-FLOW: Preprocessing Module: Duplicate221 ...
Execute       set_default_model Duplicate221 
Execute       cdfg_preprocess -model Duplicate221 
Execute       rtl_gen_preprocess Duplicate221 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: Sobel ...
Execute       set_default_model Sobel 
Execute       cdfg_preprocess -model Sobel 
Execute       rtl_gen_preprocess Sobel 
INFO-FLOW: Preprocessing Module: Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       cdfg_preprocess -model Sobel.1 
Execute       rtl_gen_preprocess Sobel.1 
INFO-FLOW: Preprocessing Module: Threshold222 ...
Execute       set_default_model Threshold222 
Execute       cdfg_preprocess -model Threshold222 
Execute       rtl_gen_preprocess Threshold222 
INFO-FLOW: Preprocessing Module: Threshold ...
Execute       set_default_model Threshold 
Execute       cdfg_preprocess -model Threshold 
Execute       rtl_gen_preprocess Threshold 
INFO-FLOW: Preprocessing Module: filtrel_kernel ...
Execute       set_default_model filtrel_kernel 
Execute       cdfg_preprocess -model filtrel_kernel 
Execute       rtl_gen_preprocess filtrel_kernel 
INFO-FLOW: Preprocessing Module: OvlayImage223 ...
Execute       set_default_model OvlayImage223 
Execute       cdfg_preprocess -model OvlayImage223 
Execute       rtl_gen_preprocess OvlayImage223 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: CopImage224 ...
Execute       set_default_model CopImage224 
Execute       cdfg_preprocess -model CopImage224 
Execute       rtl_gen_preprocess CopImage224 
INFO-FLOW: Preprocessing Module: filtrel_kernelXS ...
Execute       set_default_model filtrel_kernelXS 
Execute       cdfg_preprocess -model filtrel_kernelXS 
Execute       rtl_gen_preprocess filtrel_kernelXS 
INFO-FLOW: Preprocessing Module: OvlayImage225 ...
Execute       set_default_model OvlayImage225 
Execute       cdfg_preprocess -model OvlayImage225 
Execute       rtl_gen_preprocess OvlayImage225 
INFO-FLOW: Preprocessing Module: ListInsert ...
Execute       set_default_model ListInsert 
Execute       cdfg_preprocess -model ListInsert 
Execute       rtl_gen_preprocess ListInsert 
INFO-FLOW: Preprocessing Module: ListDelete ...
Execute       set_default_model ListDelete 
Execute       cdfg_preprocess -model ListDelete 
Execute       rtl_gen_preprocess ListDelete 
INFO-FLOW: Preprocessing Module: SeekPoint ...
Execute       set_default_model SeekPoint 
Execute       cdfg_preprocess -model SeekPoint 
Execute       rtl_gen_preprocess SeekPoint 
INFO-FLOW: Preprocessing Module: TOP_fuct ...
Execute       set_default_model TOP_fuct 
Execute       cdfg_preprocess -model TOP_fuct 
Execute       rtl_gen_preprocess TOP_fuct 
INFO-FLOW: Model list for synthesis: TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_fuct_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_fuct.entry3 
Execute       schedule -model TOP_fuct.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.209 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_fuct.entry3.
Execute       set_default_model TOP_fuct.entry3 
Execute       bind -model TOP_fuct.entry3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=TOP_fuct.entry3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.bind.adb -f 
INFO-FLOW: Finish binding TOP_fuct.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_fuct_entry226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_fuct.entry226 
Execute       schedule -model TOP_fuct.entry226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_fuct.entry226.
Execute       set_default_model TOP_fuct.entry226 
Execute       bind -model TOP_fuct.entry226 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=TOP_fuct.entry226
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.bind.adb -f 
INFO-FLOW: Finish binding TOP_fuct.entry226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_SobOvlyI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_memset_SobOvlyI 
Execute       schedule -model Loop_memset_SobOvlyI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_memset_SobOvlyI.
Execute       set_default_model Loop_memset_SobOvlyI 
Execute       bind -model Loop_memset_SobOvlyI 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Loop_memset_SobOvlyI
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.bind.adb -f 
INFO-FLOW: Finish binding Loop_memset_SobOvlyI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_TOP_fuct_memin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_TOP_fuct_memin 
Execute       schedule -model Block_TOP_fuct_memin 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.385 sec.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.sched.adb -f 
INFO-FLOW: Finish scheduling Block_TOP_fuct_memin.
Execute       set_default_model Block_TOP_fuct_memin 
Execute       bind -model Block_TOP_fuct_memin 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_TOP_fuct_memin
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.bind.adb -f 
INFO-FLOW: Finish binding Block_TOP_fuct_memin.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_XsOvImSt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_memset_XsOvImSt 
Execute       schedule -model Loop_memset_XsOvImSt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_memset_XsOvImSt.
Execute       set_default_model Loop_memset_XsOvImSt 
Execute       bind -model Loop_memset_XsOvImSt 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Loop_memset_XsOvImSt
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 1.394 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.bind.adb -f 
INFO-FLOW: Finish binding Loop_memset_XsOvImSt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.227 sec.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.395 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 1.395 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.395 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 1.395 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate219 
Execute       schedule -model Duplicate219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 1.396 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate219.
Execute       set_default_model Duplicate219 
Execute       bind -model Duplicate219 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate219
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 1.396 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.bind.adb -f 
INFO-FLOW: Finish binding Duplicate219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CopImage220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CopImage220 
Execute       schedule -model CopImage220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 1.396 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.sched.adb -f 
INFO-FLOW: Finish scheduling CopImage220.
Execute       set_default_model CopImage220 
Execute       bind -model CopImage220 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CopImage220
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 1.396 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.bind.adb -f 
INFO-FLOW: Finish binding CopImage220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate221 
Execute       schedule -model Duplicate221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.396 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate221.
Execute       set_default_model Duplicate221 
Execute       bind -model Duplicate221 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate221
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 1.396 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.bind.adb -f 
INFO-FLOW: Finish binding Duplicate221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.181 sec.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 1.397 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.131 sec.
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.bind.adb -f 
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel 
Execute       schedule -model Sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.
Execute       set_default_model Sobel 
Execute       bind -model Sobel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.bind.adb -f 
INFO-FLOW: Finish binding Sobel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel.1 
Execute       schedule -model Sobel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.1.
Execute       set_default_model Sobel.1 
Execute       bind -model Sobel.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.bind.adb -f 
INFO-FLOW: Finish binding Sobel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Threshold222 
Execute       schedule -model Threshold222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.sched.adb -f 
INFO-FLOW: Finish scheduling Threshold222.
Execute       set_default_model Threshold222 
Execute       bind -model Threshold222 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Threshold222
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.bind.adb -f 
INFO-FLOW: Finish binding Threshold222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Threshold 
Execute       schedule -model Threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 1.398 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.sched.adb -f 
INFO-FLOW: Finish scheduling Threshold.
Execute       set_default_model Threshold 
Execute       bind -model Threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 1.399 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.bind.adb -f 
INFO-FLOW: Finish binding Threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtrel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filtrel_kernel 
Execute       schedule -model filtrel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 1.399 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling filtrel_kernel.
Execute       set_default_model filtrel_kernel 
Execute       bind -model filtrel_kernel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=filtrel_kernel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 1.399 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.bind.adb -f 
INFO-FLOW: Finish binding filtrel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OvlayImage223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model OvlayImage223 
Execute       schedule -model OvlayImage223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 1.399 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.sched.adb -f 
INFO-FLOW: Finish scheduling OvlayImage223.
Execute       set_default_model OvlayImage223 
Execute       bind -model OvlayImage223 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=OvlayImage223
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.399 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.bind.adb -f 
INFO-FLOW: Finish binding OvlayImage223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.400 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 1.400 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CopImage224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CopImage224 
Execute       schedule -model CopImage224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.400 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.sched.adb -f 
INFO-FLOW: Finish scheduling CopImage224.
Execute       set_default_model CopImage224 
Execute       bind -model CopImage224 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CopImage224
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 1.400 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.bind.adb -f 
INFO-FLOW: Finish binding CopImage224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtrel_kernelXS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filtrel_kernelXS 
Execute       schedule -model filtrel_kernelXS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.400 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.sched.adb -f 
INFO-FLOW: Finish scheduling filtrel_kernelXS.
Execute       set_default_model filtrel_kernelXS 
Execute       bind -model filtrel_kernelXS 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=filtrel_kernelXS
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 1.401 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.bind.adb -f 
INFO-FLOW: Finish binding filtrel_kernelXS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OvlayImage225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model OvlayImage225 
Execute       schedule -model OvlayImage225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 1.401 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.sched.adb -f 
INFO-FLOW: Finish scheduling OvlayImage225.
Execute       set_default_model OvlayImage225 
Execute       bind -model OvlayImage225 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=OvlayImage225
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 1.401 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.bind.adb -f 
INFO-FLOW: Finish binding OvlayImage225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ListInsert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ListInsert 
Execute       schedule -model ListInsert 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 1.401 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.sched.adb -f 
INFO-FLOW: Finish scheduling ListInsert.
Execute       set_default_model ListInsert 
Execute       bind -model ListInsert 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ListInsert
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 1.401 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.bind.adb -f 
INFO-FLOW: Finish binding ListInsert.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ListDelete' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ListDelete 
Execute       schedule -model ListDelete 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 1.401 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.sched.adb -f 
INFO-FLOW: Finish scheduling ListDelete.
Execute       set_default_model ListDelete 
Execute       bind -model ListDelete 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ListDelete
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.401 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.bind.adb -f 
INFO-FLOW: Finish binding ListDelete.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SeekPoint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SeekPoint 
Execute       schedule -model SeekPoint 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.146 sec.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 1.402 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.verbose.sched.rpt -verbose -f 
Command       report done; 0.106 sec.
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.sched.adb -f 
INFO-FLOW: Finish scheduling SeekPoint.
Execute       set_default_model SeekPoint 
Execute       bind -model SeekPoint 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SeekPoint
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.403 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.verbose.bind.rpt -verbose -f 
Command       report done; 0.154 sec.
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.bind.adb -f 
INFO-FLOW: Finish binding SeekPoint.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_fuct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_fuct 
Execute       schedule -model TOP_fuct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 1.403 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.verbose.sched.rpt -verbose -f 
Command       report done; 0.377 sec.
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_fuct.
Execute       set_default_model TOP_fuct 
Execute       bind -model TOP_fuct 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=TOP_fuct
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.413 sec.
INFO: [HLS 200-111]  Elapsed time: 2.074 seconds; current allocated memory: 1.405 GB.
Execute       report -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.verbose.bind.rpt -verbose -f 
Command       report done; 0.403 sec.
Execute       db_write -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.bind.adb -f 
INFO-FLOW: Finish binding TOP_fuct.
Execute       get_model_list TOP_fuct -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess TOP_fuct.entry3 
Execute       rtl_gen_preprocess TOP_fuct.entry226 
Execute       rtl_gen_preprocess Loop_memset_SobOvlyI 
Execute       rtl_gen_preprocess Block_TOP_fuct_memin 
Execute       rtl_gen_preprocess Loop_memset_XsOvImSt 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Duplicate219 
Execute       rtl_gen_preprocess CopImage220 
Execute       rtl_gen_preprocess Duplicate221 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess Sobel 
Execute       rtl_gen_preprocess Sobel.1 
Execute       rtl_gen_preprocess Threshold222 
Execute       rtl_gen_preprocess Threshold 
Execute       rtl_gen_preprocess filtrel_kernel 
Execute       rtl_gen_preprocess OvlayImage223 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess CopImage224 
Execute       rtl_gen_preprocess filtrel_kernelXS 
Execute       rtl_gen_preprocess OvlayImage225 
Execute       rtl_gen_preprocess ListInsert 
Execute       rtl_gen_preprocess ListDelete 
Execute       rtl_gen_preprocess SeekPoint 
Execute       rtl_gen_preprocess TOP_fuct 
INFO-FLOW: Model list for RTL generation: TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_fuct_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model TOP_fuct.entry3 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_fuct_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 1.406 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_fuct.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/TOP_fuct_entry3 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl TOP_fuct.entry3 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/TOP_fuct_entry3 
Execute       gen_rtl TOP_fuct.entry3 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/TOP_fuct_entry3 
Execute       gen_tb_info TOP_fuct.entry3 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model TOP_fuct.entry3 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/TOP_fuct_entry3_csynth.rpt -f 
Execute       report -model TOP_fuct.entry3 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/TOP_fuct_entry3_csynth.xml -f -x 
Execute       report -model TOP_fuct.entry3 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.verbose.rpt -verbose -f 
Execute       db_write -model TOP_fuct.entry3 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_fuct_entry226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model TOP_fuct.entry226 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_fuct_entry226'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 1.406 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_fuct.entry226 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/TOP_fuct_entry226 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl TOP_fuct.entry226 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/TOP_fuct_entry226 
Execute       gen_rtl TOP_fuct.entry226 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/TOP_fuct_entry226 
Execute       gen_tb_info TOP_fuct.entry226 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model TOP_fuct.entry226 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/TOP_fuct_entry226_csynth.rpt -f 
Execute       report -model TOP_fuct.entry226 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/TOP_fuct_entry226_csynth.xml -f -x 
Execute       report -model TOP_fuct.entry226 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.verbose.rpt -verbose -f 
Execute       db_write -model TOP_fuct.entry226 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_SobOvlyI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Loop_memset_SobOvlyI -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_SobOvlyI'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 1.406 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_memset_SobOvlyI -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Loop_memset_SobOvlyI -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Loop_memset_SobOvlyI -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Loop_memset_SobOvlyI 
Execute       gen_rtl Loop_memset_SobOvlyI -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Loop_memset_SobOvlyI 
Execute       gen_tb_info Loop_memset_SobOvlyI -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Loop_memset_SobOvlyI -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Loop_memset_SobOvlyI_csynth.rpt -f 
Execute       report -model Loop_memset_SobOvlyI -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Loop_memset_SobOvlyI_csynth.xml -f -x 
Execute       report -model Loop_memset_SobOvlyI -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.verbose.rpt -verbose -f 
Execute       db_write -model Loop_memset_SobOvlyI -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_TOP_fuct_memin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_TOP_fuct_memin -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_TOP_fuct_memin'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 1.406 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_TOP_fuct_memin -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Block_TOP_fuct_memin -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Block_TOP_fuct_memin -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Block_TOP_fuct_memin 
Execute       gen_rtl Block_TOP_fuct_memin -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Block_TOP_fuct_memin 
Execute       gen_tb_info Block_TOP_fuct_memin -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Block_TOP_fuct_memin -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Block_TOP_fuct_memin_csynth.rpt -f 
Execute       report -model Block_TOP_fuct_memin -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Block_TOP_fuct_memin_csynth.xml -f -x 
Execute       report -model Block_TOP_fuct_memin -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.verbose.rpt -verbose -f 
Execute       db_write -model Block_TOP_fuct_memin -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_XsOvImSt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Loop_memset_XsOvImSt -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_XsOvImSt'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 1.407 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_memset_XsOvImSt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Loop_memset_XsOvImSt -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Loop_memset_XsOvImSt -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Loop_memset_XsOvImSt 
Execute       gen_rtl Loop_memset_XsOvImSt -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Loop_memset_XsOvImSt 
Execute       gen_tb_info Loop_memset_XsOvImSt -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Loop_memset_XsOvImSt -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Loop_memset_XsOvImSt_csynth.rpt -f 
Execute       report -model Loop_memset_XsOvImSt -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Loop_memset_XsOvImSt_csynth.xml -f -x 
Execute       report -model Loop_memset_XsOvImSt -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.verbose.rpt -verbose -f 
Execute       db_write -model Loop_memset_XsOvImSt -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 1.407 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/AXIvideo2Mat -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mul_mul_22ns_8ns_29_1_1' to 'TOP_fuct_mul_mul_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mac_muladd_20ns_8ns_29ns_29_1_1' to 'TOP_fuct_mac_mulacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mac_muladd_23ns_8ns_29ns_30_1_1' to 'TOP_fuct_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mac_mulacud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.408 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/CvtColor -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model CvtColor -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate219 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate219'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 1.408 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate219 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Duplicate219 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Duplicate219 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Duplicate219 
Execute       gen_rtl Duplicate219 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Duplicate219 
Execute       gen_tb_info Duplicate219 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Duplicate219 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Duplicate219_csynth.rpt -f 
Execute       report -model Duplicate219 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Duplicate219_csynth.xml -f -x 
Execute       report -model Duplicate219 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate219 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CopImage220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CopImage220 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CopImage220'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.408 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl CopImage220 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/CopImage220 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl CopImage220 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/CopImage220 
Execute       gen_rtl CopImage220 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/CopImage220 
Execute       gen_tb_info CopImage220 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model CopImage220 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/CopImage220_csynth.rpt -f 
Execute       report -model CopImage220 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/CopImage220_csynth.xml -f -x 
Execute       report -model CopImage220 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.verbose.rpt -verbose -f 
Execute       db_write -model CopImage220 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate221 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate221'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.409 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate221 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Duplicate221 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Duplicate221 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Duplicate221 
Execute       gen_rtl Duplicate221 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Duplicate221 
Execute       gen_tb_info Duplicate221 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Duplicate221 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Duplicate221_csynth.rpt -f 
Execute       report -model Duplicate221 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Duplicate221_csynth.xml -f -x 
Execute       report -model Duplicate221 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate221 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_3' to 'Filter2D_k_buf_0_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_4' to 'Filter2D_k_buf_0_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mux_32_8_1_1' to 'TOP_fuct_mux_32_8hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mac_muladd_2s_8ns_9s_11_1_1' to 'TOP_fuct_mac_mulaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mac_muladd_2s_8ns_11s_11_1_1' to 'TOP_fuct_mac_mulajbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mac_mulaibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mac_mulajbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mux_32_8hbi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 1.410 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Filter2D -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Filter2D 
Execute       gen_tb_info Filter2D -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Filter2D -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Filter2D_csynth.rpt -f 
Execute       report -model Filter2D -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Filter2D_csynth.xml -f -x 
Execute       report -model Filter2D -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 0.203 sec.
Execute       db_write -model Filter2D -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.adb -f 
Command       db_write done; 0.121 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Sobel -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Sobel -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Sobel 
Execute       gen_rtl Sobel -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Sobel 
Execute       gen_tb_info Sobel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Sobel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Sobel_csynth.rpt -f 
Execute       report -model Sobel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Sobel_csynth.xml -f -x 
Execute       report -model Sobel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.verbose.rpt -verbose -f 
Execute       db_write -model Sobel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel.1 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Sobel_1 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Sobel_1 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Sobel_1 
Execute       gen_tb_info Sobel.1 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Sobel.1 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Sobel_1_csynth.rpt -f 
Execute       report -model Sobel.1 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Sobel_1_csynth.xml -f -x 
Execute       report -model Sobel.1 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.verbose.rpt -verbose -f 
Command       report done; 0.352 sec.
Execute       db_write -model Sobel.1 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Threshold222 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold222'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Threshold222 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Threshold222 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Threshold222 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Threshold222 
Execute       gen_rtl Threshold222 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Threshold222 
Execute       gen_tb_info Threshold222 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Threshold222 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Threshold222_csynth.rpt -f 
Execute       report -model Threshold222 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Threshold222_csynth.xml -f -x 
Execute       report -model Threshold222 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.verbose.rpt -verbose -f 
Execute       db_write -model Threshold222 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Threshold -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 1.412 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Threshold -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Threshold -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Threshold 
Execute       gen_rtl Threshold -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Threshold 
Execute       gen_tb_info Threshold -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Threshold -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Threshold_csynth.rpt -f 
Execute       report -model Threshold -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Threshold_csynth.xml -f -x 
Execute       report -model Threshold -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.verbose.rpt -verbose -f 
Execute       db_write -model Threshold -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtrel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model filtrel_kernel -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'filtrel_kernel_line_buf1' to 'filtrel_kernel_likbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filtrel_kernel_Line_Flag2' to 'filtrel_kernel_LilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mul_mul_10ns_13s_13_1_1' to 'TOP_fuct_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtrel_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 1.412 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl filtrel_kernel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/filtrel_kernel -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl filtrel_kernel -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/filtrel_kernel 
Execute       gen_rtl filtrel_kernel -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/filtrel_kernel 
Execute       gen_tb_info filtrel_kernel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model filtrel_kernel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/filtrel_kernel_csynth.rpt -f 
Execute       report -model filtrel_kernel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/filtrel_kernel_csynth.xml -f -x 
Execute       report -model filtrel_kernel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.verbose.rpt -verbose -f 
Execute       db_write -model filtrel_kernel -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OvlayImage223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model OvlayImage223 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'OvlayImage223'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 1.413 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl OvlayImage223 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/OvlayImage223 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl OvlayImage223 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/OvlayImage223 
Execute       gen_rtl OvlayImage223 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/OvlayImage223 
Execute       gen_tb_info OvlayImage223 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model OvlayImage223 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/OvlayImage223_csynth.rpt -f 
Execute       report -model OvlayImage223 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/OvlayImage223_csynth.xml -f -x 
Execute       report -model OvlayImage223 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.verbose.rpt -verbose -f 
Execute       db_write -model OvlayImage223 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 1.413 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/Duplicate -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/Duplicate 
Execute       gen_tb_info Duplicate -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model Duplicate -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Duplicate_csynth.rpt -f 
Execute       report -model Duplicate -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/Duplicate_csynth.xml -f -x 
Execute       report -model Duplicate -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CopImage224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CopImage224 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CopImage224'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 1.413 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl CopImage224 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/CopImage224 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl CopImage224 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/CopImage224 
Execute       gen_rtl CopImage224 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/CopImage224 
Execute       gen_tb_info CopImage224 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model CopImage224 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/CopImage224_csynth.rpt -f 
Execute       report -model CopImage224 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/CopImage224_csynth.xml -f -x 
Execute       report -model CopImage224 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.verbose.rpt -verbose -f 
Execute       db_write -model CopImage224 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtrel_kernelXS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model filtrel_kernelXS -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'filtrel_kernelXS_line_buf1' to 'filtrel_kernelXS_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filtrel_kernelXS_Line_Flag2' to 'filtrel_kernelXS_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_mul_mul_10ns_14s_14_1_1' to 'TOP_fuct_mul_mul_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_mul_mul_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtrel_kernelXS'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 1.414 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl filtrel_kernelXS -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/filtrel_kernelXS -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl filtrel_kernelXS -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/filtrel_kernelXS 
Execute       gen_rtl filtrel_kernelXS -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/filtrel_kernelXS 
Execute       gen_tb_info filtrel_kernelXS -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model filtrel_kernelXS -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/filtrel_kernelXS_csynth.rpt -f 
Execute       report -model filtrel_kernelXS -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/filtrel_kernelXS_csynth.xml -f -x 
Execute       report -model filtrel_kernelXS -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.verbose.rpt -verbose -f 
Execute       db_write -model filtrel_kernelXS -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OvlayImage225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model OvlayImage225 -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'OvlayImage225'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 1.414 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl OvlayImage225 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/OvlayImage225 -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl OvlayImage225 -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/OvlayImage225 
Execute       gen_rtl OvlayImage225 -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/OvlayImage225 
Execute       gen_tb_info OvlayImage225 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225 -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model OvlayImage225 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/OvlayImage225_csynth.rpt -f 
Execute       report -model OvlayImage225 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/OvlayImage225_csynth.xml -f -x 
Execute       report -model OvlayImage225 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.verbose.rpt -verbose -f 
Execute       db_write -model OvlayImage225 -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ListInsert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ListInsert -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ListInsert'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 1.415 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl ListInsert -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/ListInsert -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl ListInsert -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/ListInsert 
Execute       gen_rtl ListInsert -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/ListInsert 
Execute       gen_tb_info ListInsert -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model ListInsert -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/ListInsert_csynth.rpt -f 
Execute       report -model ListInsert -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/ListInsert_csynth.xml -f -x 
Execute       report -model ListInsert -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.verbose.rpt -verbose -f 
Execute       db_write -model ListInsert -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ListDelete' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ListDelete -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ListDelete'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 1.415 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl ListDelete -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/ListDelete -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl ListDelete -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/ListDelete 
Execute       gen_rtl ListDelete -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/ListDelete 
Execute       gen_tb_info ListDelete -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model ListDelete -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/ListDelete_csynth.rpt -f 
Execute       report -model ListDelete -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/ListDelete_csynth.xml -f -x 
Execute       report -model ListDelete -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.verbose.rpt -verbose -f 
Execute       db_write -model ListDelete -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SeekPoint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SeekPoint -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'SeekPoint_WtPoitRowLoc' to 'SeekPoint_WtPoitRqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SeekPoint_WtPoitColLoc' to 'SeekPoint_WtPoitCrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SeekPoint_CalaPoint_0' to 'SeekPoint_CalaPoisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SeekPoint_CalaPoint_1' to 'SeekPoint_CalaPoitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'TOP_fuct_faddfsubudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_fmul_32ns_32ns_32_2_max_dsp_1' to 'TOP_fuct_fmul_32nvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_fdiv_32ns_32ns_32_8_1' to 'TOP_fuct_fdiv_32nwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_sitofp_32ns_32_3_1' to 'TOP_fuct_sitofp_3xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_fcmp_32ns_32ns_1_1_1' to 'TOP_fuct_fcmp_32nyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_fsqrt_32ns_32ns_32_7_1' to 'TOP_fuct_fsqrt_32zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_faddfsubudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_fcmp_32nyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_fdiv_32nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_fmul_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_fsqrt_32zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'TOP_fuct_sitofp_3xdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SeekPoint'.
Command       create_rtl_model done; 0.246 sec.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 1.416 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl SeekPoint -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/SeekPoint -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl SeekPoint -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/SeekPoint 
Execute       gen_rtl SeekPoint -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/SeekPoint 
Execute       gen_tb_info SeekPoint -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model SeekPoint -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/SeekPoint_csynth.rpt -f 
Execute       report -model SeekPoint -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/SeekPoint_csynth.xml -f -x 
Execute       report -model SeekPoint -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.verbose.rpt -verbose -f 
Command       report done; 0.212 sec.
Execute       db_write -model SeekPoint -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.adb -f 
Command       db_write done; 0.131 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_fuct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model TOP_fuct -vendor xilinx -mg_file C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP_fuct/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'TOP_fuct' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_SobOvlyIma_Strt' to 'TOP_fuct_SobOvlyIAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'TOP_fuct_XsOvImStrtLoc' to 'TOP_fuct_XsOvImStBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_TOP_fuct_entry226_U0' to 'start_for_TOP_fucCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_TOP_fuct_memin_U0' to 'start_for_Block_TDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CopImage220_U0' to 'start_for_CopImagEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate221_U0' to 'start_for_DuplicaFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold222_U0' to 'start_for_ThreshoGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshoHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate219_U0' to 'start_for_DuplicaJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Sobel_1_U0' to 'start_for_Sobel_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_filtrel_kernel_U0' to 'start_for_filtrelLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicaMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CopImage224_U0' to 'start_for_CopImagNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_filtrel_kernelXS_U0' to 'start_for_filtrelOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SeekPoint_U0' to 'start_for_SeekPoiPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'TOP_fuct/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'TOP_fuct/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'TOP_fuct/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'TOP_fuct/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'TOP_fuct/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'TOP_fuct/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'TOP_fuct/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_fuct'.
Command       create_rtl_model done; 0.482 sec.
INFO: [HLS 200-111]  Elapsed time: 1.437 seconds; current allocated memory: 1.419 GB.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_fuct -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/systemc/TOP_fuct -synmodules TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct 
Execute       gen_rtl TOP_fuct -istop -style xilinx -f -lang vhdl -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/vhdl/TOP_fuct 
Execute       gen_rtl TOP_fuct -istop -style xilinx -f -lang vlog -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/verilog/TOP_fuct 
Execute       export_constraint_db -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl -f -tool general 
Execute       report -model TOP_fuct -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.design.xml -verbose -f -dv 
Command       report done; 0.393 sec.
Execute       report -model TOP_fuct -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.116 sec.
Execute       gen_tb_info TOP_fuct -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct -p C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db 
Execute       report -model TOP_fuct -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/TOP_fuct_csynth.rpt -f 
Execute       report -model TOP_fuct -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/syn/report/TOP_fuct_csynth.xml -f -x 
Execute       report -model TOP_fuct -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.verbose.rpt -verbose -f 
Command       report done; 0.451 sec.
Execute       db_write -model TOP_fuct -o C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.adb -f 
Command       db_write done; 0.132 sec.
Execute       sc_get_clocks TOP_fuct 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain TOP_fuct 
INFO-FLOW: Model list for RTL component generation: TOP_fuct.entry3 TOP_fuct.entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel.1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct
INFO-FLOW: Handling components in module [TOP_fuct_entry3] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [TOP_fuct_entry226] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_memset_SobOvlyI] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
INFO-FLOW: Handling components in module [Block_TOP_fuct_memin] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_memset_XsOvImSt] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component TOP_fuct_mul_mul_bkb.
INFO-FLOW: Append model TOP_fuct_mul_mul_bkb
INFO-FLOW: Found component TOP_fuct_mac_mulacud.
INFO-FLOW: Append model TOP_fuct_mac_mulacud
INFO-FLOW: Found component TOP_fuct_mac_muladEe.
INFO-FLOW: Append model TOP_fuct_mac_muladEe
INFO-FLOW: Handling components in module [Duplicate219] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
INFO-FLOW: Handling components in module [CopImage220] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate221] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component TOP_fuct_mux_32_8hbi.
INFO-FLOW: Append model TOP_fuct_mux_32_8hbi
INFO-FLOW: Found component TOP_fuct_mac_mulaibs.
INFO-FLOW: Append model TOP_fuct_mac_mulaibs
INFO-FLOW: Found component TOP_fuct_mac_mulajbC.
INFO-FLOW: Append model TOP_fuct_mac_mulajbC
INFO-FLOW: Found component Filter2D_k_buf_0_eOg.
INFO-FLOW: Append model Filter2D_k_buf_0_eOg
INFO-FLOW: Handling components in module [Sobel] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO-FLOW: Handling components in module [Sobel_1] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO-FLOW: Handling components in module [Threshold222] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
INFO-FLOW: Handling components in module [Threshold] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
INFO-FLOW: Handling components in module [filtrel_kernel] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
INFO-FLOW: Found component TOP_fuct_mul_mul_mb6.
INFO-FLOW: Append model TOP_fuct_mul_mul_mb6
INFO-FLOW: Found component filtrel_kernel_likbM.
INFO-FLOW: Append model filtrel_kernel_likbM
INFO-FLOW: Found component filtrel_kernel_LilbW.
INFO-FLOW: Append model filtrel_kernel_LilbW
INFO-FLOW: Handling components in module [OvlayImage223] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [CopImage224] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
INFO-FLOW: Handling components in module [filtrel_kernelXS] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
INFO-FLOW: Found component TOP_fuct_mul_mul_pcA.
INFO-FLOW: Append model TOP_fuct_mul_mul_pcA
INFO-FLOW: Found component filtrel_kernelXS_ncg.
INFO-FLOW: Append model filtrel_kernelXS_ncg
INFO-FLOW: Found component filtrel_kernelXS_ocq.
INFO-FLOW: Append model filtrel_kernelXS_ocq
INFO-FLOW: Handling components in module [OvlayImage225] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
INFO-FLOW: Handling components in module [ListInsert] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
INFO-FLOW: Handling components in module [ListDelete] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
INFO-FLOW: Handling components in module [SeekPoint] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
INFO-FLOW: Found component TOP_fuct_faddfsubudo.
INFO-FLOW: Append model TOP_fuct_faddfsubudo
INFO-FLOW: Found component TOP_fuct_fmul_32nvdy.
INFO-FLOW: Append model TOP_fuct_fmul_32nvdy
INFO-FLOW: Found component TOP_fuct_fdiv_32nwdI.
INFO-FLOW: Append model TOP_fuct_fdiv_32nwdI
INFO-FLOW: Found component TOP_fuct_sitofp_3xdS.
INFO-FLOW: Append model TOP_fuct_sitofp_3xdS
INFO-FLOW: Found component TOP_fuct_fcmp_32nyd2.
INFO-FLOW: Append model TOP_fuct_fcmp_32nyd2
INFO-FLOW: Found component TOP_fuct_fsqrt_32zec.
INFO-FLOW: Append model TOP_fuct_fsqrt_32zec
INFO-FLOW: Found component SeekPoint_SJLB.
INFO-FLOW: Append model SeekPoint_SJLB
INFO-FLOW: Found component SeekPoint_WtPoitRqcK.
INFO-FLOW: Append model SeekPoint_WtPoitRqcK
INFO-FLOW: Found component SeekPoint_CalaPoisc4.
INFO-FLOW: Append model SeekPoint_CalaPoisc4
INFO-FLOW: Handling components in module [TOP_fuct] ... 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO-FLOW: Found component TOP_fuct_K.
INFO-FLOW: Append model TOP_fuct_K
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w9_d6_A.
INFO-FLOW: Append model fifo_w9_d6_A
INFO-FLOW: Found component fifo_w10_d6_A.
INFO-FLOW: Append model fifo_w10_d6_A
INFO-FLOW: Found component fifo_w9_d8_A.
INFO-FLOW: Append model fifo_w9_d8_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w9_d8_A.
INFO-FLOW: Append model fifo_w9_d8_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w9_d11_A.
INFO-FLOW: Append model fifo_w9_d11_A
INFO-FLOW: Found component fifo_w10_d11_A.
INFO-FLOW: Append model fifo_w10_d11_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_TOP_fucCeG.
INFO-FLOW: Append model start_for_TOP_fucCeG
INFO-FLOW: Found component start_for_Block_TDeQ.
INFO-FLOW: Append model start_for_Block_TDeQ
INFO-FLOW: Found component start_for_CopImagEe0.
INFO-FLOW: Append model start_for_CopImagEe0
INFO-FLOW: Found component start_for_DuplicaFfa.
INFO-FLOW: Append model start_for_DuplicaFfa
INFO-FLOW: Found component start_for_ThreshoGfk.
INFO-FLOW: Append model start_for_ThreshoGfk
INFO-FLOW: Found component start_for_ThreshoHfu.
INFO-FLOW: Append model start_for_ThreshoHfu
INFO-FLOW: Found component start_for_CvtColoIfE.
INFO-FLOW: Append model start_for_CvtColoIfE
INFO-FLOW: Found component start_for_DuplicaJfO.
INFO-FLOW: Append model start_for_DuplicaJfO
INFO-FLOW: Found component start_for_Sobel_U0.
INFO-FLOW: Append model start_for_Sobel_U0
INFO-FLOW: Found component start_for_Sobel_1KfY.
INFO-FLOW: Append model start_for_Sobel_1KfY
INFO-FLOW: Found component start_for_filtrelLf8.
INFO-FLOW: Append model start_for_filtrelLf8
INFO-FLOW: Found component start_for_DuplicaMgi.
INFO-FLOW: Append model start_for_DuplicaMgi
INFO-FLOW: Found component start_for_CopImagNgs.
INFO-FLOW: Append model start_for_CopImagNgs
INFO-FLOW: Found component start_for_filtrelOgC.
INFO-FLOW: Append model start_for_filtrelOgC
INFO-FLOW: Found component start_for_SeekPoiPgM.
INFO-FLOW: Append model start_for_SeekPoiPgM
INFO-FLOW: Found component TOP_fuct_AXILiteS_s_axi.
INFO-FLOW: Append model TOP_fuct_AXILiteS_s_axi
INFO-FLOW: Append model TOP_fuct_entry3
INFO-FLOW: Append model TOP_fuct_entry226
INFO-FLOW: Append model Loop_memset_SobOvlyI
INFO-FLOW: Append model Block_TOP_fuct_memin
INFO-FLOW: Append model Loop_memset_XsOvImSt
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Duplicate219
INFO-FLOW: Append model CopImage220
INFO-FLOW: Append model Duplicate221
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model Sobel
INFO-FLOW: Append model Sobel_1
INFO-FLOW: Append model Threshold222
INFO-FLOW: Append model Threshold
INFO-FLOW: Append model filtrel_kernel
INFO-FLOW: Append model OvlayImage223
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model CopImage224
INFO-FLOW: Append model filtrel_kernelXS
INFO-FLOW: Append model OvlayImage225
INFO-FLOW: Append model ListInsert
INFO-FLOW: Append model ListDelete
INFO-FLOW: Append model SeekPoint
INFO-FLOW: Append model TOP_fuct
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: TOP_fuct_mul_mul_bkb TOP_fuct_mac_mulacud TOP_fuct_mac_muladEe TOP_fuct_mux_32_8hbi TOP_fuct_mac_mulaibs TOP_fuct_mac_mulajbC Filter2D_k_buf_0_eOg TOP_fuct_mul_mul_mb6 filtrel_kernel_likbM filtrel_kernel_LilbW TOP_fuct_mul_mul_pcA filtrel_kernelXS_ncg filtrel_kernelXS_ocq TOP_fuct_faddfsubudo TOP_fuct_fmul_32nvdy TOP_fuct_fdiv_32nwdI TOP_fuct_sitofp_3xdS TOP_fuct_fcmp_32nyd2 TOP_fuct_fsqrt_32zec SeekPoint_SJLB SeekPoint_WtPoitRqcK SeekPoint_CalaPoisc4 TOP_fuct_K fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d5_A fifo_w32_d2_A fifo_w32_d5_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d4_A fifo_w9_d6_A fifo_w10_d6_A fifo_w9_d8_A fifo_w10_d8_A fifo_w9_d8_A fifo_w10_d8_A fifo_w9_d11_A fifo_w10_d11_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_TOP_fucCeG start_for_Block_TDeQ start_for_CopImagEe0 start_for_DuplicaFfa start_for_ThreshoGfk start_for_ThreshoHfu start_for_CvtColoIfE start_for_DuplicaJfO start_for_Sobel_U0 start_for_Sobel_1KfY start_for_filtrelLf8 start_for_DuplicaMgi start_for_CopImagNgs start_for_filtrelOgC start_for_SeekPoiPgM TOP_fuct_AXILiteS_s_axi TOP_fuct_entry3 TOP_fuct_entry226 Loop_memset_SobOvlyI Block_TOP_fuct_memin Loop_memset_XsOvImSt AXIvideo2Mat CvtColor Duplicate219 CopImage220 Duplicate221 Filter2D Sobel Sobel_1 Threshold222 Threshold filtrel_kernel OvlayImage223 Duplicate CopImage224 filtrel_kernelXS OvlayImage225 ListInsert ListDelete SeekPoint TOP_fuct
INFO-FLOW: To file: write model TOP_fuct_mul_mul_bkb
INFO-FLOW: To file: write model TOP_fuct_mac_mulacud
INFO-FLOW: To file: write model TOP_fuct_mac_muladEe
INFO-FLOW: To file: write model TOP_fuct_mux_32_8hbi
INFO-FLOW: To file: write model TOP_fuct_mac_mulaibs
INFO-FLOW: To file: write model TOP_fuct_mac_mulajbC
INFO-FLOW: To file: write model Filter2D_k_buf_0_eOg
INFO-FLOW: To file: write model TOP_fuct_mul_mul_mb6
INFO-FLOW: To file: write model filtrel_kernel_likbM
INFO-FLOW: To file: write model filtrel_kernel_LilbW
INFO-FLOW: To file: write model TOP_fuct_mul_mul_pcA
INFO-FLOW: To file: write model filtrel_kernelXS_ncg
INFO-FLOW: To file: write model filtrel_kernelXS_ocq
INFO-FLOW: To file: write model TOP_fuct_faddfsubudo
INFO-FLOW: To file: write model TOP_fuct_fmul_32nvdy
INFO-FLOW: To file: write model TOP_fuct_fdiv_32nwdI
INFO-FLOW: To file: write model TOP_fuct_sitofp_3xdS
INFO-FLOW: To file: write model TOP_fuct_fcmp_32nyd2
INFO-FLOW: To file: write model TOP_fuct_fsqrt_32zec
INFO-FLOW: To file: write model SeekPoint_SJLB
INFO-FLOW: To file: write model SeekPoint_WtPoitRqcK
INFO-FLOW: To file: write model SeekPoint_CalaPoisc4
INFO-FLOW: To file: write model TOP_fuct_K
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w9_d6_A
INFO-FLOW: To file: write model fifo_w10_d6_A
INFO-FLOW: To file: write model fifo_w9_d8_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w9_d8_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w9_d11_A
INFO-FLOW: To file: write model fifo_w10_d11_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_TOP_fucCeG
INFO-FLOW: To file: write model start_for_Block_TDeQ
INFO-FLOW: To file: write model start_for_CopImagEe0
INFO-FLOW: To file: write model start_for_DuplicaFfa
INFO-FLOW: To file: write model start_for_ThreshoGfk
INFO-FLOW: To file: write model start_for_ThreshoHfu
INFO-FLOW: To file: write model start_for_CvtColoIfE
INFO-FLOW: To file: write model start_for_DuplicaJfO
INFO-FLOW: To file: write model start_for_Sobel_U0
INFO-FLOW: To file: write model start_for_Sobel_1KfY
INFO-FLOW: To file: write model start_for_filtrelLf8
INFO-FLOW: To file: write model start_for_DuplicaMgi
INFO-FLOW: To file: write model start_for_CopImagNgs
INFO-FLOW: To file: write model start_for_filtrelOgC
INFO-FLOW: To file: write model start_for_SeekPoiPgM
INFO-FLOW: To file: write model TOP_fuct_AXILiteS_s_axi
INFO-FLOW: To file: write model TOP_fuct_entry3
INFO-FLOW: To file: write model TOP_fuct_entry226
INFO-FLOW: To file: write model Loop_memset_SobOvlyI
INFO-FLOW: To file: write model Block_TOP_fuct_memin
INFO-FLOW: To file: write model Loop_memset_XsOvImSt
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Duplicate219
INFO-FLOW: To file: write model CopImage220
INFO-FLOW: To file: write model Duplicate221
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model Sobel
INFO-FLOW: To file: write model Sobel_1
INFO-FLOW: To file: write model Threshold222
INFO-FLOW: To file: write model Threshold
INFO-FLOW: To file: write model filtrel_kernel
INFO-FLOW: To file: write model OvlayImage223
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model CopImage224
INFO-FLOW: To file: write model filtrel_kernelXS
INFO-FLOW: To file: write model OvlayImage225
INFO-FLOW: To file: write model ListInsert
INFO-FLOW: To file: write model ListDelete
INFO-FLOW: To file: write model SeekPoint
INFO-FLOW: To file: write model TOP_fuct
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.112 sec.
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       ap_source done; 0.116 sec.
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_k_buf_0_eOg_ram (RAM)' using block RAMs.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'filtrel_kernel_likbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'filtrel_kernel_LilbW_ram (RAM)' using distributed RAMs.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'filtrel_kernelXS_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'filtrel_kernelXS_ocq_ram (RAM)' using distributed RAMs.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'SeekPoint_SJLB_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'SeekPoint_WtPoitRqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SeekPoint_CalaPoisc4_ram (RAM)' using distributed RAMs.
Command       ap_source done; 0.315 sec.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_fuct_SobOvlyIAem_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'TOP_fuct_K_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c81_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgRgb_Datsrc_rows_V_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c82_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgRgb_Datsrc_cols_V_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datsrc_rows_V_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datsrc_cols_V_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datcop_rows_V_U(fifo_w9_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datcop_cols_V_U(fifo_w10_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Threh_sp_rows_U(fifo_w9_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Threh_sp_cols_U(fifo_w10_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Threh_cz_rows_U(fifo_w9_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Threh_cz_cols_U(fifo_w10_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Ovlaycz_rows_s_U(fifo_w9_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Ovlaycz_cols_s_U(fifo_w10_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgRgb_Datsrc_data_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgRgb_Datsrc_data_s_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgRgb_Datsrc_data_s_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgRgb_Datsrc_rows_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgRgb_Datsrc_cols_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datsrc_data_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datsrc_a_data_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datcop_data_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datcop_a_data_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Datcop_b_data_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Sobcop_cz_dat_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Sobcop_sp_dat_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Threh_sp_data_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Threh_cz_data_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Copfilt_data_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Ovlaycz_data_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Ovlaycz_a_dat_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_Ovlaycz_b_dat_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_DatCopXs_data_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_OvlyFiltcz_da_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ImgGry_OvlySumcz_dat_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_TOP_fucCeG_U(start_for_TOP_fucCeG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_TDeQ_U(start_for_Block_TDeQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CopImagEe0_U(start_for_CopImagEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaFfa_U(start_for_DuplicaFfa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshoGfk_U(start_for_ThreshoGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshoHfu_U(start_for_ThreshoHfu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoIfE_U(start_for_CvtColoIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaJfO_U(start_for_DuplicaJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_U0_U(start_for_Sobel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_1KfY_U(start_for_Sobel_1KfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_filtrelLf8_U(start_for_filtrelLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaMgi_U(start_for_DuplicaMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CopImagNgs_U(start_for_CopImagNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_filtrelOgC_U(start_for_filtrelOgC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SeekPoiPgM_U(start_for_SeekPoiPgM)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1.382 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=TOP_fuct xml_exists=0
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Command       ap_source done; 0.112 sec.
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=103 #gSsdmPorts=14
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute       sc_get_clocks TOP_fuct 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/misc/TOP_fuct_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/misc/TOP_fuct_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/misc/TOP_fuct_ap_fdiv_6_no_dsp_32_ip.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/misc/TOP_fuct_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/misc/TOP_fuct_ap_fsqrt_5_no_dsp_32_ip.tcl 
Execute       source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/misc/TOP_fuct_ap_sitofp_1_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:02:34 . Memory (MB): peak = 1580.023 ; gain = 1494.613
INFO: [SYSC 207-301] Generating SystemC RTL for TOP_fuct.
INFO: [VHDL 208-304] Generating VHDL RTL for TOP_fuct.
INFO: [VLOG 209-307] Generating Verilog RTL for TOP_fuct.
Command     autosyn done; 39.192 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 153.296 sec.
Command ap_source done; 153.654 sec.
Execute cleanup_all 
Command cleanup_all done; 0.106 sec.
INFO-FLOW: Workspace C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1 opened at Sat Jun 04 16:24:55 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.111 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.212 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct_tb.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct_tb.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_35.jpg 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_35.jpg 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_32.jpg 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_32.jpg 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 57.293 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 105.983 sec.
Command ap_source done; 106.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1 opened at Sat Jun 04 16:26:56 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.195 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=TOP_fuct xml_exists=1
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Command     ap_source done; 0.109 sec.
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=14
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=TOP_fuct
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=TOP_fuct
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 59.745 sec.
Command ap_source done; error code: 1; 59.945 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1 opened at Sat Jun 04 16:39:21 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.152 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.156 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.285 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.124 sec.
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=TOP_fuct xml_exists=1
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Command     ap_source done; 0.124 sec.
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry3.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct_entry226.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_SobOvlyI.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Block_TOP_fuct_memin.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Loop_memset_XsOvImSt.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate219.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage220.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate221.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold222.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Threshold.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernel.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage223.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/CopImage224.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/filtrel_kernelXS.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/OvlayImage225.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListInsert.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/ListDelete.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/SeekPoint.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.compgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=14
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=TOP_fuct
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=TOP_fuct
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.constraint.tcl 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/TOP_fuct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.11 sec.
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/impl/ip/pack.bat
Command   export_design done; 21.826 sec.
Command ap_source done; 22.117 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1 opened at Tue Jun 07 09:11:24 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.164 sec.
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.281 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.338 sec.
Command     ap_source done; 0.338 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Command     import_lib done; 0.194 sec.
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Command     set_part done; 0.12 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.186 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct_tb.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct_tb.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_35.jpg 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_35.jpg 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_32.jpg 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_32.jpg 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 2652.44 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2669.06 sec.
Command ap_source done; 2670.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1 opened at Thu Jun 30 21:36:13 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.12 sec.
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.201 sec.
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.116 sec.
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.297 sec.
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.326 sec.
Command     ap_source done; 0.326 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.039 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct_tb.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct_tb.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_35.jpg 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_35.jpg 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_32.jpg 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/0110_32.jpg 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernelXS.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/filtrel_kernel.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/TOP_fuct.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekPoint.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/SeekLines.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/PlotLines.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/OvlayImage.cpp 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.h 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.h 
Execute     is_encrypted C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.cpp 
Execute     is_xip C:/Users/11589/Desktop/ZYNQ7020/Sobel_SkLines/src/CopImage.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 83.366 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 148.448 sec.
Command ap_source done; 149.513 sec.
Execute cleanup_all 
