%Warning-EOFNEWLINE: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/defines.v:66:28: Missing newline at end of file (POSIX 3.206).
                                                                                                                             : ... Suggest add newline.
   66 | `endif // __GLOBAL_DEFINE_H
      |                            ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.009
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat.v:14:7: Signal is not used: 'SEL1'
                                                                                                                                : ... In instance user_proj_example.core_flat
   14 | input SEL1,
      |       ^~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat.v:15:7: Signal is not used: 'DIGITALIN1'
                                                                                                                                : ... In instance user_proj_example.core_flat
   15 | input DIGITALIN1,
      |       ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat.v:16:7: Signal is not used: 'SEL3'
                                                                                                                                : ... In instance user_proj_example.core_flat
   16 | input SEL3,
      |       ^~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat.v:17:7: Signal is not used: 'DIGITALIN3'
                                                                                                                                : ... In instance user_proj_example.core_flat
   17 | input DIGITALIN3,
      |       ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat.v:19:7: Signal is not used: 'DIGITALIN2'
                                                                                                                                : ... In instance user_proj_example.core_flat
   19 | input DIGITALIN2,
      |       ^~~~~~~~~~
