LIBRARY ieee;
USE iee.std_logic_1164.all;
Use iee.std_logic_unsigned.all;

ENTITY Lab2 IS
PORT (
\\inset input variables\\
x1,x2,x3,x4 : IN STD_LOGIC ;
f : OUT STD_LOGIC ) ;
end Lab2;

ARCHITECTURE Behavior OF Lab2 IS 
BEGIN 
f<= (Not x1 and Not x3 and x4) + (x1*!x2*!x3*!x4) + (Not x1 Not x2 x3 Not x4) or (x1x2x3) or (x1 x3 x4)
END Behavior;