// Seed: 252073159
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  logic id_3;
  always @(posedge 1) begin
    #1;
    id_2 <= 1;
    id_2 <= id_1;
    id_2 <= id_1;
  end
endmodule
