<html>
<body bgcolor="white">
<pre>
<font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : TestGenerator(Functional) (Architecture)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : testgenerator_functional.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BitMod_TB_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : IEEE.Std_Logic_1164,
</font></i><font color=green><i>--                ESA.Simulation,
</font></i><font color=green><i>--                BitMod_TB_Lib.MISR_Definition,
</font></i><font color=green><i>--                BitMod_TB_Lib.TestDefinition.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New model
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Naming convention: Active low signals are indicated by _N.
</font></i><font color=green><i>-- All external signals have been named as in the data sheet.
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=green><i>--=============================== Architecture ===============================--
</font></i><font color=blue>library</font> BitMod_TB_Lib;
<font color=blue>use</font> BitMod_TB_Lib.TestDefinition.<font color=blue>all</font>;
<font color=blue>use</font> BitMod_TB_Lib.MISR_Definition.<font color=blue>all</font>;

<font color=blue>architecture</font> Functional <font color=blue>of</font> TestGenerator <font color=blue>is</font>
   <font color=blue>signal</font>   MISRegister: <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 15);
   <font color=blue>signal</font>   MISRInput:   <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 15);
   <font color=blue>signal</font>   MISRReset:   <font color=red>Boolean</font>;
   <font color=blue>constant</font> Sense:       <font color=red>Time</font> := 45 ns;

<font color=blue>begin</font> <font color=green><i>--========================== Architecture ==============================--
</font></i> 
   <font color=green><i>-- This test suite will test the full functionality of the model, except
</font></i>   <font color=green><i>-- the the mode when BIST is activated. The activation of the BIST would
</font></i>   <font color=green><i>-- preclude the test suite to be evaluated using fault simulation. The
</font></i>   <font color=green><i>-- BIST is tested in the architecture X_Handling.
</font></i>   <font color=green><i>--
</font></i>   <font color=green><i>-- Only the following three Std_Logic values are applied to the inputs,
</font></i>   <font color=green><i>-- to be able to execute the test for the Gate-level model as well:
</font></i>   <font color=green><i>-- '0', '1', 'Z'.
</font></i>   <font color=green><i>--
</font></i>   <font color=green><i>-- The ouputs are sampled and compressed using a MISR, which is compared to 
</font></i>   <font color=green><i>-- an expected signature at the end of each sub-test.
</font></i>   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   TestSuite: <font color=blue>process</font>
      <font color=blue>variable</font> TestFailed: <font color=red>Boolean</font> := <font color=red>False</font>;
   <font color=blue>begin</font>
      ResetMISR(MISRReset);
         <font color=green><i>-- Not implemented in this VHDL code example
</font></i>      CheckMISR(MISRegister, <font color=black>"1234"</font>, TestFailed, 
                InstancePath&<font color=black>"Functional:TestSuite:"</font>);
      <font color=blue>assert</font> <font color=blue>not</font> TestFailed
         <font color=blue>report</font> InstancePath&<font color=black>"Functional:TestSuite: Test failed."</font>
         <font color=blue>severity</font> <font color=red>Error</font>;
      <font color=blue>assert</font> TestFailed
         <font color=blue>report</font> InstancePath&<font color=black>"Functional:TestSuite: Test passed."</font>
         <font color=blue>severity</font> <font color=red>Note</font>;
      <font color=blue>assert</font> <font color=red>False</font>
         <font color=blue>report</font> InstancePath&<font color=black>"Functional:TestSuite: End of test."</font>
         <font color=blue>severity</font> <font color=red>Failure</font>;
      <font color=blue>wait</font>;
   <font color=blue>end</font> <font color=blue>process</font> TestSuite;

   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   <font color=green><i>-- MISR
</font></i>   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   MISRInput <= MData & SData & SClk & D & A & CS_N & RW_N & Reset_N;
 
   MISR(Clk          => Clk,
        Reset        => MISRReset,
        Input        => MISRInput,
        MISR         => MISRegister,
        Rising       => <font color=red>True</font>,
        Falling      => <font color=red>False</font>,
        HeaderMsg    => InstancePath&<font color=black>"Functional:MISR:"</font>,
        Sense        => Sense);

<font color=blue>end</font> Functional; <font color=green><i>--================ End of architecture =======================--
</font></i></pre>
</body>
</html>
