{
  "expireTime": 9007200830441029000,
  "key": "transformer-remark-markdown-html-18e3b1fc878b6b9cbb6e07e09f02bb88-gatsby-remark-imagesgatsby-remark-responsive-iframegatsby-remark-prismjsgatsby-remark-copy-linked-filesgatsby-remark-smartypantsgatsby-remark-reading-time-",
  "val": "<p>This is the second post in a series about what I learnt in my GPU class at NYU this past fall. This will be mostly about <strong>warps and SIMD hardward</strong>.</p>\n<h2>Kernel threads hierarchy</h2>\n<p>Recall that launching a CUDA kernel will generate a grid of threads organized as a <strong>two-level</strong> hierarchy.</p>\n<ol>\n<li>\n<p>top level: a 1/2/3-dimensional array of blocks.</p>\n</li>\n<li>\n<p>bottom level: each block consists of a 1/2/3-dimensional array of threads.</p>\n</li>\n</ol>\n<h2>Synchronize threads?</h2>\n<p>Conceptually, threads in a block can execute in any order, just like blocks.</p>\n<p>When an algorithm needs to execute in <em>phases</em>, <strong>barrier synchronizations</strong> should be used to ensure that all threads have completed a common phase before they start the next one.</p>\n<p>But the correctness of executing a kernel should not depend on the synchrony amongst threads.</p>\n<h2>Warp</h2>\n<p>Due to hardware cost considerations, CUDA devices currently bundle multiple threads for execution, which leads to performance limitations.</p>\n<ul>\n<li>\n<p>üßê<strong>Each thread block is partitioned into warps</strong>. </p>\n</li>\n<li>\n<p>The execution of warps is implemented by an SIMD hardware. </p>\n</li>\n</ul>\n<h4>practical reasons</h4>\n<p>This implementation (doesn‚Äôt just exist to annoy programmers) helps:</p>\n<ol>\n<li>\n<p>reducing hardware manufacturing cost</p>\n</li>\n<li>\n<p>lower run0time operation electricity cost</p>\n</li>\n<li>\n<p>enable coalescing of memory accesses (which will be the topic of some later post)</p>\n</li>\n</ol>\n<h4>SIMD hardware</h4>\n<p><a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/dd7852cc44b3614e54dbf83a6304f750/bb5d7/processor.png\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-wrapper\"\n    style=\"position: relative; display: block;  max-width: 590px; margin-left: auto; margin-right: auto;\"\n  >\n    <span\n      class=\"gatsby-resp-image-background-image\"\n      style=\"padding-bottom: 65.51155115511551%; position: relative; bottom: 0; left: 0; background-image: url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAANCAYAAACpUE5eAAAACXBIWXMAABYlAAAWJQFJUiTwAAACDElEQVQ4y21T2ZLaQAzk/z9nK8kmu7BcAZbl8jFg4wNMFbzYYK4qjqeOWsSbEPIgjy1pWq2WXLper9jvD2rb7Q55vlXbbHL9PhyO/43tdnuN8SzscrmgROd8vkAQRHAcg+k0hO8HCMMYtuWiXm+i3X6H6441hzGeo5GNXm8Ay3IwHFqaz6IlVve8qYINBiOMx55e5oVatY5vX5/xVqnpZfpt21X7+Oij0+nqnX5/qEXyXABJ37aNAhVgPBuNpiQOEIWRsA7gTTwp7GMiZxzP9DRmomRYII7nKkeJDzrJgNTJjNUtOanv6XRCmqZYrVZYJAlWy6XotUOSLLR9ykUCD4AvL2U8PX1BufwmujWklQG2eY4szQRoIYPZK7BxDcIglBZvWhOITB8Au92eMlOWYo7jIssyHI9HZXcQwL0wC6T9pbAMVYoQs1nyCDgRQM+fwgj1MJohkIndtJyoBKORJQN4F60c9RkzFg19NQLdtbxeb7QC6ZMpjYn0VWXKtEqlitbPjsaM8TTX90O4v4fC/EiIKGCWbT7FJX0a2242W5qs/nmil1qtjq4Xc4rd/QQsGHJtSPnWwm11uAY90ZO6DmXPWKAjy90WwGKtmM93XzS9Y8gHK1HgwhgkKBf69bWCWq2B788/tH0y+TuXfwgLkLUCns9nnWaa3luWrfWfpcbr9Z/3f/NojHM3ifULGb2fyrgSzdgAAAAASUVORK5CYII='); background-size: cover; display: block;\"\n    ></span>\n    <img\n        class=\"gatsby-resp-image-image\"\n        style=\"width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;box-shadow:inset 0px 0px 0px 400px white;\"\n        alt=\"processor\"\n        title=\"\"\n        src=\"/static/dd7852cc44b3614e54dbf83a6304f750/d7711/processor.png\"\n        srcset=\"/static/dd7852cc44b3614e54dbf83a6304f750/a695b/processor.png 148w,\n/static/dd7852cc44b3614e54dbf83a6304f750/2f273/processor.png 295w,\n/static/dd7852cc44b3614e54dbf83a6304f750/d7711/processor.png 590w,\n/static/dd7852cc44b3614e54dbf83a6304f750/5e66f/processor.png 885w,\n/static/dd7852cc44b3614e54dbf83a6304f750/466de/processor.png 1180w,\n/static/dd7852cc44b3614e54dbf83a6304f750/bb5d7/processor.png 1212w\"\n        sizes=\"(max-width: 590px) 100vw, 590px\"\n      />\n  </span>\n  </a></p>\n<ul>\n<li>\n<p>The processor has only <em>one</em> <strong>control unit</strong> that fetches and decodes instruction.</p>\n</li>\n<li>\n<p>The same control signal goes to <em>multiple</em> <strong>processing units</strong>, each of which executes one of the threads in a warp. </p>\n</li>\n<li>\n<p>Since all <strong>processing units</strong> are controlled by the same instruction, their execution differences are due to the different operands in the <strong>register files</strong>.</p>\n</li>\n</ul>\n<p>This is called Single-Instruction-Multiple-Data in processor design.</p>\n<h5>practical reasons to share control unit amongst processing units</h5>\n<p>Control units in modern processors are quite complex, including sophisticated logic for fetching instructions and access ports to the instruction memory. They include on-chip instruction caches to reduce the latency of instruction fetch. Having multiple processing units share a control unit can result in significant reduction in hardware manufacturing cost and power consumption.</p>\n<p>As the processors are increasingly power-limited, new processors will likely use SIMD designs. </p>"
}
