/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  reg [5:0] _01_;
  wire [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[5] & celloutsig_0_0z);
  assign celloutsig_0_6z = ~((in_data[40] | celloutsig_0_4z) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_0_1z = in_data[5] | celloutsig_0_0z;
  assign celloutsig_1_7z = celloutsig_1_3z | celloutsig_1_1z[3];
  assign celloutsig_0_7z = ~(celloutsig_0_4z ^ in_data[65]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 6'h00;
    else _01_ <= { in_data[63:60], celloutsig_0_4z, celloutsig_0_3z };
  reg [13:0] _09_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 14'h0000;
    else _09_ <= in_data[176:163];
  assign { _02_[13:7], _00_ } = _09_;
  assign celloutsig_1_9z = { celloutsig_1_8z[4:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } / { 1'h1, _02_[8:7], _00_[6:2] };
  assign celloutsig_1_19z = { celloutsig_1_17z[6:4], celloutsig_1_3z } == { celloutsig_1_9z[4:3], celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[9:7] <= in_data[30:28];
  assign celloutsig_0_13z = { _01_[5:4], celloutsig_0_11z } && { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_5z[5:0] && { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_6z = celloutsig_1_1z[13:10] && celloutsig_1_2z[4:1];
  assign celloutsig_0_3z = ! in_data[31:29];
  assign celloutsig_0_12z = { _01_[5], celloutsig_0_7z, celloutsig_0_4z } % { 1'h1, _01_[2:1] };
  assign celloutsig_1_1z = in_data[155:134] % { 1'h1, in_data[173:167], _02_[13:7], _00_ };
  assign celloutsig_0_5z = { in_data[81:72], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z } * { in_data[71:68], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[93:91], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z } != in_data[70:65];
  assign celloutsig_1_17z = - { celloutsig_1_1z[11:6], celloutsig_1_8z };
  assign celloutsig_0_11z = { celloutsig_0_5z[3:1], celloutsig_0_7z, celloutsig_0_1z } !== in_data[72:68];
  assign celloutsig_1_4z = in_data[118:116] !== celloutsig_1_2z[3:1];
  assign celloutsig_1_5z = in_data[100] & celloutsig_1_4z;
  assign celloutsig_1_8z = { _02_[7], _00_[6:2] } << in_data[190:185];
  assign celloutsig_1_13z = { _02_[13], celloutsig_1_11z } << { _02_[8:7], _00_[6:1] };
  assign celloutsig_1_11z = { celloutsig_1_1z[9:4], celloutsig_1_6z } >> celloutsig_1_9z[7:1];
  assign celloutsig_1_2z = in_data[116:112] - { _02_[9:7], _00_[6:5] };
  assign celloutsig_1_18z = celloutsig_1_8z[4:0] ^ { _02_[8:7], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_3z = ~((in_data[168] & celloutsig_1_2z[3]) | celloutsig_1_1z[3]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z & in_data[62]) | (celloutsig_0_0z & celloutsig_0_1z));
  assign celloutsig_1_14z = ~((in_data[139] & celloutsig_1_1z[11]) | (celloutsig_1_13z[2] & celloutsig_1_11z[3]));
  assign _02_[6:0] = _00_;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
