{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380725311667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380725311668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 16:48:30 2013 " "Processing started: Wed Oct 02 16:48:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380725311668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380725311668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise2Structural -c Exercise2Structural " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise2Structural -c Exercise2Structural" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380725311668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1380725312132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise2structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise2structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exercise2Structural-structural " "Found design unit 1: Exercise2Structural-structural" {  } { { "Exercise2Structural.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/Exercise2Structural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380725312850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exercise2Structural " "Found entity 1: Exercise2Structural" {  } { { "Exercise2Structural.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/Exercise2Structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380725312850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380725312850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-behavior " "Found design unit 1: and_2-behavior" {  } { { "and2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/and2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380725312853 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/and2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380725312853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380725312853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_2-behavior " "Found design unit 1: xor_2-behavior" {  } { { "xor2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/xor2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380725312856 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380725312856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380725312856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-behavior " "Found design unit 1: or_2-behavior" {  } { { "or2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/or2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380725312859 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/or2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380725312859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380725312859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder_2-structural " "Found design unit 1: HalfAdder_2-structural" {  } { { "HalfAdder2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/HalfAdder2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380725312861 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_2 " "Found entity 1: HalfAdder_2" {  } { { "HalfAdder2.vhd" "" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/HalfAdder2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380725312861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380725312861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exercise2Structural " "Elaborating entity \"Exercise2Structural\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1380725312903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder_2 HalfAdder_2:u1 " "Elaborating entity \"HalfAdder_2\" for hierarchy \"HalfAdder_2:u1\"" {  } { { "Exercise2Structural.vhd" "u1" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/Exercise2Structural.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380725312916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 HalfAdder_2:u1\|xor_2:u1 " "Elaborating entity \"xor_2\" for hierarchy \"HalfAdder_2:u1\|xor_2:u1\"" {  } { { "HalfAdder2.vhd" "u1" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/HalfAdder2.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380725312918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 HalfAdder_2:u1\|and_2:u2 " "Elaborating entity \"and_2\" for hierarchy \"HalfAdder_2:u1\|and_2:u2\"" {  } { { "HalfAdder2.vhd" "u2" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/HalfAdder2.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380725312920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 or_2:u3 " "Elaborating entity \"or_2\" for hierarchy \"or_2:u3\"" {  } { { "Exercise2Structural.vhd" "u3" { Text "C:/Users/Andreas Portable/Dropbox/DSD/FullAdder/Exercise2Structural/Exercise2Structural.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380725312923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1380725313662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1380725313662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1380725313691 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1380725313691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1380725313691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1380725313691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380725314713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 16:48:34 2013 " "Processing ended: Wed Oct 02 16:48:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380725314713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380725314713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380725314713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380725314713 ""}
