{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705605563280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705605563281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 00:49:23 2024 " "Processing started: Fri Jan 19 00:49:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705605563281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605563281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AB_3162_Task4 -c AB_3162_Task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AB_3162_Task4 -c AB_3162_Task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605563281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705605565079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705605565079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Detect_Change.v(22) " "Verilog HDL information at Detect_Change.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "Detect_Change.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Detect_Change.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705605586017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fault_detect FAULT_DETECT Detect_Change.v(7) " "Verilog HDL Declaration information at Detect_Change.v(7): object \"fault_detect\" differs only in case from object \"FAULT_DETECT\" in the same scope" {  } { { "Detect_Change.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Detect_Change.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705605586018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "node_changed NODE_CHANGED Detect_Change.v(8) " "Verilog HDL Declaration information at Detect_Change.v(8): object \"node_changed\" differs only in case from object \"NODE_CHANGED\" in the same scope" {  } { { "Detect_Change.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Detect_Change.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705605586018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_change.v 1 1 " "Found 1 design units, including 1 entities, in source file detect_change.v" { { "Info" "ISGN_ENTITY_NAME" "1 Detect_Change " "Found entity 1: Detect_Change" {  } { { "Detect_Change.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Detect_Change.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586021 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(50) " "Verilog HDL information at uart_tx.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/uart_tx.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705605586024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_tx.v(27) " "Verilog HDL Declaration information at uart_tx.v(27): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/uart_tx.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705605586025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/uart_tx.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.v 1 1 " "Found 1 design units, including 1 entities, in source file motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Found entity 1: Motor" {  } { { "Motor.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "ADC_controller.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/ADC_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Line_Following.v(36) " "Verilog HDL information at Line_Following.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "Line_Following.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Line_Following.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705605586053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_following.v 1 1 " "Found 1 design units, including 1 entities, in source file line_following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Line_Following.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Line_Following.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "trigger TRIGGER Fault_Identification.v(26) " "Verilog HDL Declaration information at Fault_Identification.v(26): object \"trigger\" differs only in case from object \"TRIGGER\" in the same scope" {  } { { "Fault_Identification.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Fault_Identification.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705605586058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fault_identification.v 1 1 " "Found 1 design units, including 1 entities, in source file fault_identification.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fault_Identification " "Found entity 1: Fault_Identification" {  } { { "Fault_Identification.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Fault_Identification.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bluetooth.v 1 1 " "Found 1 design units, including 1 entities, in source file bluetooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bluetooth " "Found entity 1: Bluetooth" {  } { { "Bluetooth.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Bluetooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ab_3162_task4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ab_3162_task4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AB_3162_Task4 " "Found entity 1: AB_3162_Task4" {  } { { "AB_3162_Task4.bdf" "" { Schematic "C:/Users/asrin/Downloads/AB_3162_Task4/AB_3162_Task4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.v" "" { Text "C:/Users/asrin/Downloads/AB_3162_Task4/Led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705605586082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AB_3162_Task4 " "Elaborating entity \"AB_3162_Task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705605586249 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "AB_3162_Task4 " "Entity \"AB_3162_Task4\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1705605586254 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1705605586296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asrin/Downloads/AB_3162_Task4/output_files/AB_3162_Task4.map.smsg " "Generated suppressed messages file C:/Users/asrin/Downloads/AB_3162_Task4/output_files/AB_3162_Task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586362 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705605586435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 19 00:49:46 2024 " "Processing ended: Fri Jan 19 00:49:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705605586435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705605586435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705605586435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705605586435 ""}
