<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text></text>
<title>Power Report for design demo_sb with the following settings:</title>
<text></text>
<table>
<header>
</header>
<row>
 <cell>Vendor:</cell>
 <cell>Microsemi Corporation</cell>
</row>
<row>
 <cell>Program:</cell>
 <cell>Microsemi Libero Software, Release v12.4 (Version 12.900.0.16)</cell>
</row>
<row>
 <cell></cell>
 <cell>Copyright (C) 1989-</cell>
</row>
<row>
 <cell>Date:</cell>
 <cell>Tue Jun  2 15:02:37 2020</cell>
</row>
<row>
 <cell>Version:</cell>
 <cell>3.0</cell>
</row>
</table>
<text></text>
<table>
<header>
</header>
<row>
 <cell>Design:</cell>
 <cell>demo_sb</cell>
</row>
<row>
 <cell>Family:</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die:</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package:</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range:</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Voltage Range:</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Operating Conditions:</cell>
 <cell>Typical</cell>
</row>
<row>
 <cell>Operating Mode:</cell>
 <cell>Active</cell>
</row>
<row>
 <cell>Process:</cell>
 <cell>Typical</cell>
</row>
<row>
 <cell>Data Source:</cell>
 <cell>Production</cell>
</row>
</table>
<text></text>
<section><name>Power Summary</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Total Power</cell>
 <cell>    38.322</cell>
 <cell>    100.0%</cell>
</row>
<row>
 <cell>Static Power</cell>
 <cell>    14.119</cell>
 <cell>     36.8%</cell>
</row>
<row>
 <cell>Dynamic Power</cell>
 <cell>    24.203</cell>
 <cell>     63.2%</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Rail</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Voltage (V)</cell>
 <cell>Current (mA)</cell>
</header>
<row>
 <cell>Rail VDD</cell>
 <cell>    14.293</cell>
 <cell>     1.200</cell>
 <cell>    11.911</cell>
</row>
<row>
 <cell>Rail VDDI 2.5</cell>
 <cell>     2.869</cell>
 <cell>     2.500</cell>
 <cell>     1.148</cell>
</row>
<row>
 <cell>Rail MDDR_PLL_VDDA</cell>
 <cell>     2.870</cell>
 <cell>     2.500</cell>
 <cell>     1.148</cell>
</row>
<row>
 <cell>Rail VPP</cell>
 <cell>    13.125</cell>
 <cell>     2.500</cell>
 <cell>     5.250</cell>
</row>
<row>
 <cell>Rail CCC_NW1_PLL_VDDA</cell>
 <cell>     5.165</cell>
 <cell>     2.500</cell>
 <cell>     2.066</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Clock</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>demo_sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_OUT (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_OUT (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_OUT (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_OUT (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_OUT (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:PAD (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:PAD (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:PAD (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:PAD (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/demo_sb_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:PAD (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>demo_sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>Input to Output</cell>
 <cell>     0.003</cell>
 <cell>    100.0%</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Type</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Type Net</cell>
 <cell>     0.001</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>Type Gate</cell>
 <cell>     5.165</cell>
 <cell>     13.5%</cell>
</row>
<row>
 <cell>Type I/O</cell>
 <cell>     0.002</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>Type Core Static</cell>
 <cell>    10.625</cell>
 <cell>     27.7%</cell>
</row>
<row>
 <cell>Type Banks Static</cell>
 <cell>     2.869</cell>
 <cell>      7.5%</cell>
</row>
<row>
 <cell>Type VPP Static</cell>
 <cell>     0.625</cell>
 <cell>      1.6%</cell>
</row>
<row>
 <cell>Type Built-in Blocks</cell>
 <cell>    19.035</cell>
 <cell>     49.7%</cell>
</row>
</table>
<text></text>
</doc>
