
ModBus_RTU_Implement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008058  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003080  080081e8  080081e8  000181e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b268  0800b268  00020280  2**0
                  CONTENTS
  4 .ARM          00000008  0800b268  0800b268  0001b268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b270  0800b270  00020280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b270  0800b270  0001b270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b274  0800b274  0001b274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000280  20000000  0800b278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020280  2**0
                  CONTENTS
 10 .bss          000009bc  20000280  20000280  00020280  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c3c  20000c3c  00020280  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001690a  00000000  00000000  000202f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ece  00000000  00000000  00036bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001480  00000000  00000000  0003aad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000fbb  00000000  00000000  0003bf50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025cbf  00000000  00000000  0003cf0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001b129  00000000  00000000  00062bca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000de474  00000000  00000000  0007dcf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000058fc  00000000  00000000  0015c168  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  00161a64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000280 	.word	0x20000280
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080081d0 	.word	0x080081d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000284 	.word	0x20000284
 80001cc:	080081d0 	.word	0x080081d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b970 	b.w	8000da4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9e08      	ldr	r6, [sp, #32]
 8000ae2:	460d      	mov	r5, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	460f      	mov	r7, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4694      	mov	ip, r2
 8000af0:	d965      	bls.n	8000bbe <__udivmoddi4+0xe2>
 8000af2:	fab2 f382 	clz	r3, r2
 8000af6:	b143      	cbz	r3, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000afc:	f1c3 0220 	rsb	r2, r3, #32
 8000b00:	409f      	lsls	r7, r3
 8000b02:	fa20 f202 	lsr.w	r2, r0, r2
 8000b06:	4317      	orrs	r7, r2
 8000b08:	409c      	lsls	r4, r3
 8000b0a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b0e:	fa1f f58c 	uxth.w	r5, ip
 8000b12:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b16:	0c22      	lsrs	r2, r4, #16
 8000b18:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b1c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b20:	fb01 f005 	mul.w	r0, r1, r5
 8000b24:	4290      	cmp	r0, r2
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b28:	eb1c 0202 	adds.w	r2, ip, r2
 8000b2c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b30:	f080 811c 	bcs.w	8000d6c <__udivmoddi4+0x290>
 8000b34:	4290      	cmp	r0, r2
 8000b36:	f240 8119 	bls.w	8000d6c <__udivmoddi4+0x290>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	4462      	add	r2, ip
 8000b3e:	1a12      	subs	r2, r2, r0
 8000b40:	b2a4      	uxth	r4, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b4e:	fb00 f505 	mul.w	r5, r0, r5
 8000b52:	42a5      	cmp	r5, r4
 8000b54:	d90a      	bls.n	8000b6c <__udivmoddi4+0x90>
 8000b56:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5e:	f080 8107 	bcs.w	8000d70 <__udivmoddi4+0x294>
 8000b62:	42a5      	cmp	r5, r4
 8000b64:	f240 8104 	bls.w	8000d70 <__udivmoddi4+0x294>
 8000b68:	4464      	add	r4, ip
 8000b6a:	3802      	subs	r0, #2
 8000b6c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b70:	1b64      	subs	r4, r4, r5
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11e      	cbz	r6, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40dc      	lsrs	r4, r3
 8000b78:	2300      	movs	r3, #0
 8000b7a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d908      	bls.n	8000b98 <__udivmoddi4+0xbc>
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	f000 80ed 	beq.w	8000d66 <__udivmoddi4+0x28a>
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b92:	4608      	mov	r0, r1
 8000b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b98:	fab3 f183 	clz	r1, r3
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	d149      	bne.n	8000c34 <__udivmoddi4+0x158>
 8000ba0:	42ab      	cmp	r3, r5
 8000ba2:	d302      	bcc.n	8000baa <__udivmoddi4+0xce>
 8000ba4:	4282      	cmp	r2, r0
 8000ba6:	f200 80f8 	bhi.w	8000d9a <__udivmoddi4+0x2be>
 8000baa:	1a84      	subs	r4, r0, r2
 8000bac:	eb65 0203 	sbc.w	r2, r5, r3
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	4617      	mov	r7, r2
 8000bb4:	2e00      	cmp	r6, #0
 8000bb6:	d0e2      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	e9c6 4700 	strd	r4, r7, [r6]
 8000bbc:	e7df      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bbe:	b902      	cbnz	r2, 8000bc2 <__udivmoddi4+0xe6>
 8000bc0:	deff      	udf	#255	; 0xff
 8000bc2:	fab2 f382 	clz	r3, r2
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f040 8090 	bne.w	8000cec <__udivmoddi4+0x210>
 8000bcc:	1a8a      	subs	r2, r1, r2
 8000bce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bd2:	fa1f fe8c 	uxth.w	lr, ip
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bdc:	fb07 2015 	mls	r0, r7, r5, r2
 8000be0:	0c22      	lsrs	r2, r4, #16
 8000be2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000be6:	fb0e f005 	mul.w	r0, lr, r5
 8000bea:	4290      	cmp	r0, r2
 8000bec:	d908      	bls.n	8000c00 <__udivmoddi4+0x124>
 8000bee:	eb1c 0202 	adds.w	r2, ip, r2
 8000bf2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x122>
 8000bf8:	4290      	cmp	r0, r2
 8000bfa:	f200 80cb 	bhi.w	8000d94 <__udivmoddi4+0x2b8>
 8000bfe:	4645      	mov	r5, r8
 8000c00:	1a12      	subs	r2, r2, r0
 8000c02:	b2a4      	uxth	r4, r4
 8000c04:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c08:	fb07 2210 	mls	r2, r7, r0, r2
 8000c0c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c10:	fb0e fe00 	mul.w	lr, lr, r0
 8000c14:	45a6      	cmp	lr, r4
 8000c16:	d908      	bls.n	8000c2a <__udivmoddi4+0x14e>
 8000c18:	eb1c 0404 	adds.w	r4, ip, r4
 8000c1c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c20:	d202      	bcs.n	8000c28 <__udivmoddi4+0x14c>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f200 80bb 	bhi.w	8000d9e <__udivmoddi4+0x2c2>
 8000c28:	4610      	mov	r0, r2
 8000c2a:	eba4 040e 	sub.w	r4, r4, lr
 8000c2e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c32:	e79f      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c34:	f1c1 0720 	rsb	r7, r1, #32
 8000c38:	408b      	lsls	r3, r1
 8000c3a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c3e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c42:	fa05 f401 	lsl.w	r4, r5, r1
 8000c46:	fa20 f307 	lsr.w	r3, r0, r7
 8000c4a:	40fd      	lsrs	r5, r7
 8000c4c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c50:	4323      	orrs	r3, r4
 8000c52:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c56:	fa1f fe8c 	uxth.w	lr, ip
 8000c5a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c5e:	0c1c      	lsrs	r4, r3, #16
 8000c60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c64:	fb08 f50e 	mul.w	r5, r8, lr
 8000c68:	42a5      	cmp	r5, r4
 8000c6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c72:	d90b      	bls.n	8000c8c <__udivmoddi4+0x1b0>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c7c:	f080 8088 	bcs.w	8000d90 <__udivmoddi4+0x2b4>
 8000c80:	42a5      	cmp	r5, r4
 8000c82:	f240 8085 	bls.w	8000d90 <__udivmoddi4+0x2b4>
 8000c86:	f1a8 0802 	sub.w	r8, r8, #2
 8000c8a:	4464      	add	r4, ip
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	b29d      	uxth	r5, r3
 8000c90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c94:	fb09 4413 	mls	r4, r9, r3, r4
 8000c98:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c9c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x1da>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000cac:	d26c      	bcs.n	8000d88 <__udivmoddi4+0x2ac>
 8000cae:	45a6      	cmp	lr, r4
 8000cb0:	d96a      	bls.n	8000d88 <__udivmoddi4+0x2ac>
 8000cb2:	3b02      	subs	r3, #2
 8000cb4:	4464      	add	r4, ip
 8000cb6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cba:	fba3 9502 	umull	r9, r5, r3, r2
 8000cbe:	eba4 040e 	sub.w	r4, r4, lr
 8000cc2:	42ac      	cmp	r4, r5
 8000cc4:	46c8      	mov	r8, r9
 8000cc6:	46ae      	mov	lr, r5
 8000cc8:	d356      	bcc.n	8000d78 <__udivmoddi4+0x29c>
 8000cca:	d053      	beq.n	8000d74 <__udivmoddi4+0x298>
 8000ccc:	b156      	cbz	r6, 8000ce4 <__udivmoddi4+0x208>
 8000cce:	ebb0 0208 	subs.w	r2, r0, r8
 8000cd2:	eb64 040e 	sbc.w	r4, r4, lr
 8000cd6:	fa04 f707 	lsl.w	r7, r4, r7
 8000cda:	40ca      	lsrs	r2, r1
 8000cdc:	40cc      	lsrs	r4, r1
 8000cde:	4317      	orrs	r7, r2
 8000ce0:	e9c6 7400 	strd	r7, r4, [r6]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cec:	f1c3 0120 	rsb	r1, r3, #32
 8000cf0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf4:	fa20 f201 	lsr.w	r2, r0, r1
 8000cf8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cfc:	409d      	lsls	r5, r3
 8000cfe:	432a      	orrs	r2, r5
 8000d00:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d04:	fa1f fe8c 	uxth.w	lr, ip
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d10:	0c11      	lsrs	r1, r2, #16
 8000d12:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d16:	fb00 f50e 	mul.w	r5, r0, lr
 8000d1a:	428d      	cmp	r5, r1
 8000d1c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x258>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d2a:	d22f      	bcs.n	8000d8c <__udivmoddi4+0x2b0>
 8000d2c:	428d      	cmp	r5, r1
 8000d2e:	d92d      	bls.n	8000d8c <__udivmoddi4+0x2b0>
 8000d30:	3802      	subs	r0, #2
 8000d32:	4461      	add	r1, ip
 8000d34:	1b49      	subs	r1, r1, r5
 8000d36:	b292      	uxth	r2, r2
 8000d38:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d3c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d44:	fb05 f10e 	mul.w	r1, r5, lr
 8000d48:	4291      	cmp	r1, r2
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x282>
 8000d4c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d50:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d54:	d216      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000d56:	4291      	cmp	r1, r2
 8000d58:	d914      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000d5a:	3d02      	subs	r5, #2
 8000d5c:	4462      	add	r2, ip
 8000d5e:	1a52      	subs	r2, r2, r1
 8000d60:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d64:	e738      	b.n	8000bd8 <__udivmoddi4+0xfc>
 8000d66:	4631      	mov	r1, r6
 8000d68:	4630      	mov	r0, r6
 8000d6a:	e708      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000d6c:	4639      	mov	r1, r7
 8000d6e:	e6e6      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d70:	4610      	mov	r0, r2
 8000d72:	e6fb      	b.n	8000b6c <__udivmoddi4+0x90>
 8000d74:	4548      	cmp	r0, r9
 8000d76:	d2a9      	bcs.n	8000ccc <__udivmoddi4+0x1f0>
 8000d78:	ebb9 0802 	subs.w	r8, r9, r2
 8000d7c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d80:	3b01      	subs	r3, #1
 8000d82:	e7a3      	b.n	8000ccc <__udivmoddi4+0x1f0>
 8000d84:	4645      	mov	r5, r8
 8000d86:	e7ea      	b.n	8000d5e <__udivmoddi4+0x282>
 8000d88:	462b      	mov	r3, r5
 8000d8a:	e794      	b.n	8000cb6 <__udivmoddi4+0x1da>
 8000d8c:	4640      	mov	r0, r8
 8000d8e:	e7d1      	b.n	8000d34 <__udivmoddi4+0x258>
 8000d90:	46d0      	mov	r8, sl
 8000d92:	e77b      	b.n	8000c8c <__udivmoddi4+0x1b0>
 8000d94:	3d02      	subs	r5, #2
 8000d96:	4462      	add	r2, ip
 8000d98:	e732      	b.n	8000c00 <__udivmoddi4+0x124>
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e70a      	b.n	8000bb4 <__udivmoddi4+0xd8>
 8000d9e:	4464      	add	r4, ip
 8000da0:	3802      	subs	r0, #2
 8000da2:	e742      	b.n	8000c2a <__udivmoddi4+0x14e>

08000da4 <__aeabi_idiv0>:
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <_f_splitfloat_def>:
uint16_t rx_size;
uint8_t tx_size; // for dummy

/*PRIVATE FUNCTION START DEFINE-----------------------------------------------------------------------------------------------------------*/
void _f_splitfloat_def(float _input, uint8_t *data)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	ed87 0a01 	vstr	s0, [r7, #4]
 8000db2:	6038      	str	r0, [r7, #0]
	data[0] = *(((uint8_t*)&_input) + 0);
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	781a      	ldrb	r2, [r3, #0]
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	701a      	strb	r2, [r3, #0]
	data[1] = *(((uint8_t*)&_input) + 1);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	797a      	ldrb	r2, [r7, #5]
 8000dc2:	701a      	strb	r2, [r3, #0]
	data[2] = *(((uint8_t*)&_input) + 2);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	3302      	adds	r3, #2
 8000dc8:	79ba      	ldrb	r2, [r7, #6]
 8000dca:	701a      	strb	r2, [r3, #0]
	data[3] = *(((uint8_t*)&_input) + 3);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	3303      	adds	r3, #3
 8000dd0:	79fa      	ldrb	r2, [r7, #7]
 8000dd2:	701a      	strb	r2, [r3, #0]
}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <_f_splituint16_def>:

void _f_splituint16_def(uint16_t input, uint8_t *higherByte, uint8_t *lowerByte)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
 8000dec:	81fb      	strh	r3, [r7, #14]
    *higherByte = (input >> 8) & 0xFF; // Lấy 8 bit cao
 8000dee:	89fb      	ldrh	r3, [r7, #14]
 8000df0:	0a1b      	lsrs	r3, r3, #8
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	701a      	strb	r2, [r3, #0]
    *lowerByte = input & 0xFF;        // Lấy 8 bit thấp
 8000dfa:	89fb      	ldrh	r3, [r7, #14]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	701a      	strb	r2, [r3, #0]
}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
	...

08000e10 <_f_slave_read_multiple_holding_register_handler_def>:

static void _f_slave_read_multiple_holding_register_handler_def(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
	uint16_t startReg = (uint16_t)(rx_buf[2]) << 8 | (uint16_t)(rx_buf[3]);
 8000e16:	4b25      	ldr	r3, [pc, #148]	; (8000eac <_f_slave_read_multiple_holding_register_handler_def+0x9c>)
 8000e18:	789b      	ldrb	r3, [r3, #2]
 8000e1a:	021b      	lsls	r3, r3, #8
 8000e1c:	b21a      	sxth	r2, r3
 8000e1e:	4b23      	ldr	r3, [pc, #140]	; (8000eac <_f_slave_read_multiple_holding_register_handler_def+0x9c>)
 8000e20:	78db      	ldrb	r3, [r3, #3]
 8000e22:	b21b      	sxth	r3, r3
 8000e24:	4313      	orrs	r3, r2
 8000e26:	b21b      	sxth	r3, r3
 8000e28:	807b      	strh	r3, [r7, #2]
	uint16_t numberOfReg = (uint16_t)(rx_buf[4]) << 8 | (uint16_t)(rx_buf[5]);
 8000e2a:	4b20      	ldr	r3, [pc, #128]	; (8000eac <_f_slave_read_multiple_holding_register_handler_def+0x9c>)
 8000e2c:	791b      	ldrb	r3, [r3, #4]
 8000e2e:	021b      	lsls	r3, r3, #8
 8000e30:	b21a      	sxth	r2, r3
 8000e32:	4b1e      	ldr	r3, [pc, #120]	; (8000eac <_f_slave_read_multiple_holding_register_handler_def+0x9c>)
 8000e34:	795b      	ldrb	r3, [r3, #5]
 8000e36:	b21b      	sxth	r3, r3
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	b21b      	sxth	r3, r3
 8000e3c:	803b      	strh	r3, [r7, #0]
	tx_buf[0] = _address_def;
 8000e3e:	4b1c      	ldr	r3, [pc, #112]	; (8000eb0 <_f_slave_read_multiple_holding_register_handler_def+0xa0>)
 8000e40:	781a      	ldrb	r2, [r3, #0]
 8000e42:	4b1c      	ldr	r3, [pc, #112]	; (8000eb4 <_f_slave_read_multiple_holding_register_handler_def+0xa4>)
 8000e44:	701a      	strb	r2, [r3, #0]
	tx_buf[1] = rx_buf[1];
 8000e46:	4b19      	ldr	r3, [pc, #100]	; (8000eac <_f_slave_read_multiple_holding_register_handler_def+0x9c>)
 8000e48:	785a      	ldrb	r2, [r3, #1]
 8000e4a:	4b1a      	ldr	r3, [pc, #104]	; (8000eb4 <_f_slave_read_multiple_holding_register_handler_def+0xa4>)
 8000e4c:	705a      	strb	r2, [r3, #1]
	tx_buf[2] = numberOfReg * 2;
 8000e4e:	883b      	ldrh	r3, [r7, #0]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b17      	ldr	r3, [pc, #92]	; (8000eb4 <_f_slave_read_multiple_holding_register_handler_def+0xa4>)
 8000e58:	709a      	strb	r2, [r3, #2]
	int i;
	for(i = 0; i < numberOfReg * 2; i++){
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	e009      	b.n	8000e74 <_f_slave_read_multiple_holding_register_handler_def+0x64>
		tx_buf[i + 3] = _register_def[startReg];
 8000e60:	887a      	ldrh	r2, [r7, #2]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3303      	adds	r3, #3
 8000e66:	4914      	ldr	r1, [pc, #80]	; (8000eb8 <_f_slave_read_multiple_holding_register_handler_def+0xa8>)
 8000e68:	5c89      	ldrb	r1, [r1, r2]
 8000e6a:	4a12      	ldr	r2, [pc, #72]	; (8000eb4 <_f_slave_read_multiple_holding_register_handler_def+0xa4>)
 8000e6c:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < numberOfReg * 2; i++){
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3301      	adds	r3, #1
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	883b      	ldrh	r3, [r7, #0]
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	dbf0      	blt.n	8000e60 <_f_slave_read_multiple_holding_register_handler_def+0x50>
	}
	tx_size = i + 3;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	3303      	adds	r3, #3
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4b0d      	ldr	r3, [pc, #52]	; (8000ebc <_f_slave_read_multiple_holding_register_handler_def+0xac>)
 8000e88:	701a      	strb	r2, [r3, #0]
	f_rs485_send_cmd(tx_buf, tx_size);
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <_f_slave_read_multiple_holding_register_handler_def+0xac>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4808      	ldr	r0, [pc, #32]	; (8000eb4 <_f_slave_read_multiple_holding_register_handler_def+0xa4>)
 8000e92:	f001 fc33 	bl	80026fc <f_rs485_send_cmd>
	HAL_UART_Transmit(&huart1, _register_def, 10, 100);
 8000e96:	2364      	movs	r3, #100	; 0x64
 8000e98:	220a      	movs	r2, #10
 8000e9a:	4907      	ldr	r1, [pc, #28]	; (8000eb8 <_f_slave_read_multiple_holding_register_handler_def+0xa8>)
 8000e9c:	4808      	ldr	r0, [pc, #32]	; (8000ec0 <_f_slave_read_multiple_holding_register_handler_def+0xb0>)
 8000e9e:	f005 fc15 	bl	80066cc <HAL_UART_Transmit>

	//	Modbus_Transmit_Slave(&slave, hDev->Address, slave.Rx_buf[1], &hDev->Register[startReg], numberOfReg * 2, 100);

	return;
 8000ea2:	bf00      	nop

}
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	200003b4 	.word	0x200003b4
 8000eb0:	200002b0 	.word	0x200002b0
 8000eb4:	200002b4 	.word	0x200002b4
 8000eb8:	2000029c 	.word	0x2000029c
 8000ebc:	200004b8 	.word	0x200004b8
 8000ec0:	20000a18 	.word	0x20000a18

08000ec4 <_f_slave_read_holding_register_handler_def>:

static void _f_slave_read_holding_register_handler_def(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
	return;
 8000ec8:	bf00      	nop
}
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
	...

08000ed4 <_f_slave_write_holding_register_handler_def>:

static void _f_slave_write_holding_register_handler_def(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	f_rs485_send_cmd(rx_buf, rx_size);
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <_f_slave_write_holding_register_handler_def+0x28>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4807      	ldr	r0, [pc, #28]	; (8000f00 <_f_slave_write_holding_register_handler_def+0x2c>)
 8000ee2:	f001 fc0b 	bl	80026fc <f_rs485_send_cmd>
	_register_def[LED_REGISTER_ADDRESS] = rx_buf[4];
 8000ee6:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <_f_slave_write_holding_register_handler_def+0x2c>)
 8000ee8:	791a      	ldrb	r2, [r3, #4]
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <_f_slave_write_holding_register_handler_def+0x30>)
 8000eec:	709a      	strb	r2, [r3, #2]
	_register_def[LED_REGISTER_ADDRESS + 1] = rx_buf[5];
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <_f_slave_write_holding_register_handler_def+0x2c>)
 8000ef0:	795a      	ldrb	r2, [r3, #5]
 8000ef2:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <_f_slave_write_holding_register_handler_def+0x30>)
 8000ef4:	70da      	strb	r2, [r3, #3]
//	uint8_t CoilState = _register_def[LED_REGISTER_ADDRESS + 1];
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200004b6 	.word	0x200004b6
 8000f00:	200003b4 	.word	0x200003b4
 8000f04:	2000029c 	.word	0x2000029c

08000f08 <_f_slave_commandparser_handler_def>:

static void _f_slave_commandparser_handler_def(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
	switch(rx_buf[1]){
 8000f0c:	4b1c      	ldr	r3, [pc, #112]	; (8000f80 <_f_slave_commandparser_handler_def+0x78>)
 8000f0e:	785b      	ldrb	r3, [r3, #1]
 8000f10:	3b01      	subs	r3, #1
 8000f12:	2b0f      	cmp	r3, #15
 8000f14:	d82e      	bhi.n	8000f74 <_f_slave_commandparser_handler_def+0x6c>
 8000f16:	a201      	add	r2, pc, #4	; (adr r2, 8000f1c <_f_slave_commandparser_handler_def+0x14>)
 8000f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f1c:	08000f75 	.word	0x08000f75
 8000f20:	08000f75 	.word	0x08000f75
 8000f24:	08000f5d 	.word	0x08000f5d
 8000f28:	08000f75 	.word	0x08000f75
 8000f2c:	08000f75 	.word	0x08000f75
 8000f30:	08000f6d 	.word	0x08000f6d
 8000f34:	08000f75 	.word	0x08000f75
 8000f38:	08000f75 	.word	0x08000f75
 8000f3c:	08000f75 	.word	0x08000f75
 8000f40:	08000f75 	.word	0x08000f75
 8000f44:	08000f75 	.word	0x08000f75
 8000f48:	08000f75 	.word	0x08000f75
 8000f4c:	08000f75 	.word	0x08000f75
 8000f50:	08000f75 	.word	0x08000f75
 8000f54:	08000f75 	.word	0x08000f75
 8000f58:	08000f65 	.word	0x08000f65
	{
		break;
	}
	case SIGNAL_READ_HOLDING_REGISTER:
	{
		_slave_state_def = STATE_READ_MULTIPLE_HOLDING_REGISTER_HANDLER;
 8000f5c:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <_f_slave_commandparser_handler_def+0x7c>)
 8000f5e:	2203      	movs	r2, #3
 8000f60:	701a      	strb	r2, [r3, #0]
		break;
 8000f62:	e008      	b.n	8000f76 <_f_slave_commandparser_handler_def+0x6e>
	{
		break;
	}
	case SIGNAL_WRITE_MULTIPLE_HOLDING_REGISTER:
	{
		_slave_state_def = STATE_READ_MULTIPLE_HOLDING_REGISTER_HANDLER;
 8000f64:	4b07      	ldr	r3, [pc, #28]	; (8000f84 <_f_slave_commandparser_handler_def+0x7c>)
 8000f66:	2203      	movs	r2, #3
 8000f68:	701a      	strb	r2, [r3, #0]
		break;
 8000f6a:	e004      	b.n	8000f76 <_f_slave_commandparser_handler_def+0x6e>
	{
		break;
	}
	case SIGNAL_WRITE_SINGLE_HOLDING_REGISTER:
	{
		_slave_state_def = STATE_WRITE_HOLDING_REGISTER_HANDLER;
 8000f6c:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <_f_slave_commandparser_handler_def+0x7c>)
 8000f6e:	2205      	movs	r2, #5
 8000f70:	701a      	strb	r2, [r3, #0]
		break;
 8000f72:	e000      	b.n	8000f76 <_f_slave_commandparser_handler_def+0x6e>
	}
	default:
		break;
 8000f74:	bf00      	nop
	}
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	200003b4 	.word	0x200003b4
 8000f84:	200002b2 	.word	0x200002b2

08000f88 <_f_read_data_def>:
float tempCur;
uint16_t tempLt;
uint16_t tempPt;
float tempT;
float tempVol;
static void _f_read_data_def(void){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	tempCur = sensor_get_current();
 8000f8c:	f001 fe50 	bl	8002c30 <sensor_get_current>
 8000f90:	eef0 7a40 	vmov.f32	s15, s0
 8000f94:	4b22      	ldr	r3, [pc, #136]	; (8001020 <_f_read_data_def+0x98>)
 8000f96:	edc3 7a00 	vstr	s15, [r3]
	tempLt = sensor_get_light();
 8000f9a:	f001 fdf3 	bl	8002b84 <sensor_get_light>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b20      	ldr	r3, [pc, #128]	; (8001024 <_f_read_data_def+0x9c>)
 8000fa4:	801a      	strh	r2, [r3, #0]
	tempPt =sensor_get_potentiometer();
 8000fa6:	f001 fdf9 	bl	8002b9c <sensor_get_potentiometer>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b1e      	ldr	r3, [pc, #120]	; (8001028 <_f_read_data_def+0xa0>)
 8000fb0:	801a      	strh	r2, [r3, #0]
	tempT = sensor_get_temperature();
 8000fb2:	f001 fe99 	bl	8002ce8 <sensor_get_temperature>
 8000fb6:	eef0 7a40 	vmov.f32	s15, s0
 8000fba:	4b1c      	ldr	r3, [pc, #112]	; (800102c <_f_read_data_def+0xa4>)
 8000fbc:	edc3 7a00 	vstr	s15, [r3]
	tempVol = sensor_get_voltage();
 8000fc0:	f001 fdfa 	bl	8002bb8 <sensor_get_voltage>
 8000fc4:	eef0 7a40 	vmov.f32	s15, s0
 8000fc8:	4b19      	ldr	r3, [pc, #100]	; (8001030 <_f_read_data_def+0xa8>)
 8000fca:	edc3 7a00 	vstr	s15, [r3]

	// Current
	_f_splitfloat_def(tempCur, &_register_def[CURRENT_REGISTER_ADDRESS]);
 8000fce:	4b14      	ldr	r3, [pc, #80]	; (8001020 <_f_read_data_def+0x98>)
 8000fd0:	edd3 7a00 	vldr	s15, [r3]
 8000fd4:	4817      	ldr	r0, [pc, #92]	; (8001034 <_f_read_data_def+0xac>)
 8000fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fda:	f7ff fee5 	bl	8000da8 <_f_splitfloat_def>
	// Temperature
	_f_splitfloat_def(tempT, &_register_def[TEMPERATURE_REGISTER_ADDRESS]);
 8000fde:	4b13      	ldr	r3, [pc, #76]	; (800102c <_f_read_data_def+0xa4>)
 8000fe0:	edd3 7a00 	vldr	s15, [r3]
 8000fe4:	4814      	ldr	r0, [pc, #80]	; (8001038 <_f_read_data_def+0xb0>)
 8000fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fea:	f7ff fedd 	bl	8000da8 <_f_splitfloat_def>
	// Voltage
	_f_splitfloat_def(tempVol, &_register_def[VOLTAGE_REGISTER_ADDRESS]);
 8000fee:	4b10      	ldr	r3, [pc, #64]	; (8001030 <_f_read_data_def+0xa8>)
 8000ff0:	edd3 7a00 	vldr	s15, [r3]
 8000ff4:	4811      	ldr	r0, [pc, #68]	; (800103c <_f_read_data_def+0xb4>)
 8000ff6:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffa:	f7ff fed5 	bl	8000da8 <_f_splitfloat_def>
	// Light
	_f_splituint16_def(tempLt, &_register_def[LIGHT_REGISTER_ADDRESS], &_register_def[LIGHT_REGISTER_ADDRESS + 1]);
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <_f_read_data_def+0x9c>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	4a0f      	ldr	r2, [pc, #60]	; (8001040 <_f_read_data_def+0xb8>)
 8001004:	490f      	ldr	r1, [pc, #60]	; (8001044 <_f_read_data_def+0xbc>)
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff feea 	bl	8000de0 <_f_splituint16_def>
	// Potentiometer
	_f_splituint16_def(tempPt, &_register_def[POTENTIOMETER_REGISTER_ADDRESS], &_register_def[POTENTIOMETER_REGISTER_ADDRESS + 1]);
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <_f_read_data_def+0xa0>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	4a0d      	ldr	r2, [pc, #52]	; (8001048 <_f_read_data_def+0xc0>)
 8001012:	490e      	ldr	r1, [pc, #56]	; (800104c <_f_read_data_def+0xc4>)
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff fee3 	bl	8000de0 <_f_splituint16_def>
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200004bc 	.word	0x200004bc
 8001024:	200004c0 	.word	0x200004c0
 8001028:	200004c2 	.word	0x200004c2
 800102c:	200004c4 	.word	0x200004c4
 8001030:	200004c8 	.word	0x200004c8
 8001034:	200002a6 	.word	0x200002a6
 8001038:	200002a2 	.word	0x200002a2
 800103c:	200002aa 	.word	0x200002aa
 8001040:	200002a1 	.word	0x200002a1
 8001044:	200002a0 	.word	0x200002a0
 8001048:	2000029d 	.word	0x2000029d
 800104c:	2000029c 	.word	0x2000029c

08001050 <_f_is_flag_def>:

static uint8_t _f_is_flag_def(void){
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
	if(flag_rx){
 8001054:	4b07      	ldr	r3, [pc, #28]	; (8001074 <_f_is_flag_def+0x24>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d004      	beq.n	8001066 <_f_is_flag_def+0x16>
		flag_rx = 0;
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <_f_is_flag_def+0x24>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
		return 1;
 8001062:	2301      	movs	r3, #1
 8001064:	e000      	b.n	8001068 <_f_is_flag_def+0x18>
	}
	return 0;
 8001066:	2300      	movs	r3, #0
}
 8001068:	4618      	mov	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	200004b4 	.word	0x200004b4

08001078 <f_display_slave_value_def>:
/*PRIVATE FUNCTION END DEFINE-----------------------------------------------------------------------------------------------------------*/


/*PUBLIC FUNCTION START DEFINE-----------------------------------------------------------------------------------------------------------*/
void f_display_slave_value_def(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af04      	add	r7, sp, #16
	lcd_show_string(10, 100, "Voltage:", RED, BLACK, 16, 0);
 800107e:	2300      	movs	r3, #0
 8001080:	9302      	str	r3, [sp, #8]
 8001082:	2310      	movs	r3, #16
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	2300      	movs	r3, #0
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800108e:	4a44      	ldr	r2, [pc, #272]	; (80011a0 <f_display_slave_value_def+0x128>)
 8001090:	2164      	movs	r1, #100	; 0x64
 8001092:	200a      	movs	r0, #10
 8001094:	f001 f950 	bl	8002338 <lcd_show_string>
	lcd_show_float_num(130, 100, tempVol, 4, RED, BLACK, 16);
 8001098:	4b42      	ldr	r3, [pc, #264]	; (80011a4 <f_display_slave_value_def+0x12c>)
 800109a:	edd3 7a00 	vldr	s15, [r3]
 800109e:	2310      	movs	r3, #16
 80010a0:	9301      	str	r3, [sp, #4]
 80010a2:	2300      	movs	r3, #0
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80010aa:	2204      	movs	r2, #4
 80010ac:	eeb0 0a67 	vmov.f32	s0, s15
 80010b0:	2164      	movs	r1, #100	; 0x64
 80010b2:	2082      	movs	r0, #130	; 0x82
 80010b4:	f000 ff34 	bl	8001f20 <lcd_show_float_num>
	lcd_show_string(10, 120, "Current:", RED, BLACK, 16, 0);
 80010b8:	2300      	movs	r3, #0
 80010ba:	9302      	str	r3, [sp, #8]
 80010bc:	2310      	movs	r3, #16
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	2300      	movs	r3, #0
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80010c8:	4a37      	ldr	r2, [pc, #220]	; (80011a8 <f_display_slave_value_def+0x130>)
 80010ca:	2178      	movs	r1, #120	; 0x78
 80010cc:	200a      	movs	r0, #10
 80010ce:	f001 f933 	bl	8002338 <lcd_show_string>
	lcd_show_float_num(130, 120, tempCur, 4, RED, BLACK, 16);
 80010d2:	4b36      	ldr	r3, [pc, #216]	; (80011ac <f_display_slave_value_def+0x134>)
 80010d4:	edd3 7a00 	vldr	s15, [r3]
 80010d8:	2310      	movs	r3, #16
 80010da:	9301      	str	r3, [sp, #4]
 80010dc:	2300      	movs	r3, #0
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80010e4:	2204      	movs	r2, #4
 80010e6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ea:	2178      	movs	r1, #120	; 0x78
 80010ec:	2082      	movs	r0, #130	; 0x82
 80010ee:	f000 ff17 	bl	8001f20 <lcd_show_float_num>
	lcd_show_string(10, 140, "Light:", RED, BLACK, 16, 0);
 80010f2:	2300      	movs	r3, #0
 80010f4:	9302      	str	r3, [sp, #8]
 80010f6:	2310      	movs	r3, #16
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	2300      	movs	r3, #0
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001102:	4a2b      	ldr	r2, [pc, #172]	; (80011b0 <f_display_slave_value_def+0x138>)
 8001104:	218c      	movs	r1, #140	; 0x8c
 8001106:	200a      	movs	r0, #10
 8001108:	f001 f916 	bl	8002338 <lcd_show_string>
	lcd_show_int_num(130, 140, tempLt, 4, RED, BLACK, 16);
 800110c:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <f_display_slave_value_def+0x13c>)
 800110e:	881a      	ldrh	r2, [r3, #0]
 8001110:	2310      	movs	r3, #16
 8001112:	9302      	str	r3, [sp, #8]
 8001114:	2300      	movs	r3, #0
 8001116:	9301      	str	r3, [sp, #4]
 8001118:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2304      	movs	r3, #4
 8001120:	218c      	movs	r1, #140	; 0x8c
 8001122:	2082      	movs	r0, #130	; 0x82
 8001124:	f000 fe7e 	bl	8001e24 <lcd_show_int_num>
	lcd_show_string(10, 160, "Potentiometer:", RED, BLACK, 16, 0);
 8001128:	2300      	movs	r3, #0
 800112a:	9302      	str	r3, [sp, #8]
 800112c:	2310      	movs	r3, #16
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	2300      	movs	r3, #0
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001138:	4a1f      	ldr	r2, [pc, #124]	; (80011b8 <f_display_slave_value_def+0x140>)
 800113a:	21a0      	movs	r1, #160	; 0xa0
 800113c:	200a      	movs	r0, #10
 800113e:	f001 f8fb 	bl	8002338 <lcd_show_string>
	lcd_show_int_num(130, 160, tempPt, 4, RED, BLACK,
 8001142:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <f_display_slave_value_def+0x144>)
 8001144:	881a      	ldrh	r2, [r3, #0]
 8001146:	2310      	movs	r3, #16
 8001148:	9302      	str	r3, [sp, #8]
 800114a:	2300      	movs	r3, #0
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2304      	movs	r3, #4
 8001156:	21a0      	movs	r1, #160	; 0xa0
 8001158:	2082      	movs	r0, #130	; 0x82
 800115a:	f000 fe63 	bl	8001e24 <lcd_show_int_num>
			16);
	lcd_show_string(10, 180, "Temperature:", RED, BLACK, 16, 0);
 800115e:	2300      	movs	r3, #0
 8001160:	9302      	str	r3, [sp, #8]
 8001162:	2310      	movs	r3, #16
 8001164:	9301      	str	r3, [sp, #4]
 8001166:	2300      	movs	r3, #0
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800116e:	4a14      	ldr	r2, [pc, #80]	; (80011c0 <f_display_slave_value_def+0x148>)
 8001170:	21b4      	movs	r1, #180	; 0xb4
 8001172:	200a      	movs	r0, #10
 8001174:	f001 f8e0 	bl	8002338 <lcd_show_string>
	lcd_show_float_num(130, 180, tempT, 4, RED, BLACK,
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <f_display_slave_value_def+0x14c>)
 800117a:	edd3 7a00 	vldr	s15, [r3]
 800117e:	2310      	movs	r3, #16
 8001180:	9301      	str	r3, [sp, #4]
 8001182:	2300      	movs	r3, #0
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800118a:	2204      	movs	r2, #4
 800118c:	eeb0 0a67 	vmov.f32	s0, s15
 8001190:	21b4      	movs	r1, #180	; 0xb4
 8001192:	2082      	movs	r0, #130	; 0x82
 8001194:	f000 fec4 	bl	8001f20 <lcd_show_float_num>
			16);
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	080081e8 	.word	0x080081e8
 80011a4:	200004c8 	.word	0x200004c8
 80011a8:	080081f4 	.word	0x080081f4
 80011ac:	200004bc 	.word	0x200004bc
 80011b0:	08008200 	.word	0x08008200
 80011b4:	200004c0 	.word	0x200004c0
 80011b8:	08008208 	.word	0x08008208
 80011bc:	200004c2 	.word	0x200004c2
 80011c0:	08008218 	.word	0x08008218
 80011c4:	200004c4 	.word	0x200004c4

080011c8 <f_slave_init_def>:
void f_slave_init_def(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	_slave_signal_def = 0;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <f_slave_init_def+0x30>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	701a      	strb	r2, [r3, #0]
	_slave_state_def = STATE_IDLE;
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <f_slave_init_def+0x34>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
	_address_def = SLAVE_ADDRESS;
 80011d8:	4b09      	ldr	r3, [pc, #36]	; (8001200 <f_slave_init_def+0x38>)
 80011da:	2202      	movs	r2, #2
 80011dc:	701a      	strb	r2, [r3, #0]
	memset(_register_def, 0, sizeof(_register_def));
 80011de:	2214      	movs	r2, #20
 80011e0:	2100      	movs	r1, #0
 80011e2:	4808      	ldr	r0, [pc, #32]	; (8001204 <f_slave_init_def+0x3c>)
 80011e4:	f006 fb70 	bl	80078c8 <memset>
	f_rs485_init(&huart3, rx_buf, &flag_rx, &rx_size);
 80011e8:	4b07      	ldr	r3, [pc, #28]	; (8001208 <f_slave_init_def+0x40>)
 80011ea:	4a08      	ldr	r2, [pc, #32]	; (800120c <f_slave_init_def+0x44>)
 80011ec:	4908      	ldr	r1, [pc, #32]	; (8001210 <f_slave_init_def+0x48>)
 80011ee:	4809      	ldr	r0, [pc, #36]	; (8001214 <f_slave_init_def+0x4c>)
 80011f0:	f001 fa62 	bl	80026b8 <f_rs485_init>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200002b1 	.word	0x200002b1
 80011fc:	200002b2 	.word	0x200002b2
 8001200:	200002b0 	.word	0x200002b0
 8001204:	2000029c 	.word	0x2000029c
 8001208:	200004b6 	.word	0x200004b6
 800120c:	200004b4 	.word	0x200004b4
 8001210:	200003b4 	.word	0x200003b4
 8001214:	20000aa8 	.word	0x20000aa8

08001218 <f_slave_behavior_def>:

void f_slave_behavior_def(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	switch(_slave_state_def)
 800121c:	4b23      	ldr	r3, [pc, #140]	; (80012ac <f_slave_behavior_def+0x94>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b05      	cmp	r3, #5
 8001222:	d83d      	bhi.n	80012a0 <f_slave_behavior_def+0x88>
 8001224:	a201      	add	r2, pc, #4	; (adr r2, 800122c <f_slave_behavior_def+0x14>)
 8001226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800122a:	bf00      	nop
 800122c:	08001245 	.word	0x08001245
 8001230:	0800124d 	.word	0x0800124d
 8001234:	08001277 	.word	0x08001277
 8001238:	0800127d 	.word	0x0800127d
 800123c:	08001289 	.word	0x08001289
 8001240:	08001295 	.word	0x08001295
	{
	case STATE_IDLE:
	{
		if(1){
			_slave_state_def = STATE_WAITTING_FOR_CMD;
 8001244:	4b19      	ldr	r3, [pc, #100]	; (80012ac <f_slave_behavior_def+0x94>)
 8001246:	2201      	movs	r2, #1
 8001248:	701a      	strb	r2, [r3, #0]
		}
		break;
 800124a:	e02c      	b.n	80012a6 <f_slave_behavior_def+0x8e>
	}
	case STATE_WAITTING_FOR_CMD:
	{
		_f_read_data_def();
 800124c:	f7ff fe9c 	bl	8000f88 <_f_read_data_def>
		if(_f_is_flag_def()){
 8001250:	f7ff fefe 	bl	8001050 <_f_is_flag_def>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d024      	beq.n	80012a4 <f_slave_behavior_def+0x8c>
			if(rx_buf[0] == _address_def || rx_buf[0] == 0xFF){
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <f_slave_behavior_def+0x98>)
 800125c:	781a      	ldrb	r2, [r3, #0]
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <f_slave_behavior_def+0x9c>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	429a      	cmp	r2, r3
 8001264:	d003      	beq.n	800126e <f_slave_behavior_def+0x56>
 8001266:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <f_slave_behavior_def+0x98>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2bff      	cmp	r3, #255	; 0xff
 800126c:	d11a      	bne.n	80012a4 <f_slave_behavior_def+0x8c>
				_slave_state_def = STATE_COMMAND_PARSER;
 800126e:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <f_slave_behavior_def+0x94>)
 8001270:	2202      	movs	r2, #2
 8001272:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 8001274:	e016      	b.n	80012a4 <f_slave_behavior_def+0x8c>
	}
	case STATE_COMMAND_PARSER:
	{
		_f_slave_commandparser_handler_def();
 8001276:	f7ff fe47 	bl	8000f08 <_f_slave_commandparser_handler_def>
		break;
 800127a:	e014      	b.n	80012a6 <f_slave_behavior_def+0x8e>
	}
	case STATE_READ_MULTIPLE_HOLDING_REGISTER_HANDLER:
	{
		_f_slave_read_multiple_holding_register_handler_def();
 800127c:	f7ff fdc8 	bl	8000e10 <_f_slave_read_multiple_holding_register_handler_def>
		if(1){
			_slave_state_def = STATE_IDLE;
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <f_slave_behavior_def+0x94>)
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001286:	e00e      	b.n	80012a6 <f_slave_behavior_def+0x8e>
	}
	case STATE_READ_HOLDING_REGISTER_HANDLER:
	{
		_f_slave_read_holding_register_handler_def();
 8001288:	f7ff fe1c 	bl	8000ec4 <_f_slave_read_holding_register_handler_def>
		if(1){
			_slave_state_def = STATE_IDLE;
 800128c:	4b07      	ldr	r3, [pc, #28]	; (80012ac <f_slave_behavior_def+0x94>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001292:	e008      	b.n	80012a6 <f_slave_behavior_def+0x8e>
	}
	case STATE_WRITE_HOLDING_REGISTER_HANDLER:
	{
		_f_slave_write_holding_register_handler_def();
 8001294:	f7ff fe1e 	bl	8000ed4 <_f_slave_write_holding_register_handler_def>
		if(1){
			_slave_state_def = STATE_IDLE;
 8001298:	4b04      	ldr	r3, [pc, #16]	; (80012ac <f_slave_behavior_def+0x94>)
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800129e:	e002      	b.n	80012a6 <f_slave_behavior_def+0x8e>
	}
	default:
		break;
 80012a0:	bf00      	nop
 80012a2:	e000      	b.n	80012a6 <f_slave_behavior_def+0x8e>
		break;
 80012a4:	bf00      	nop
	}
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200002b2 	.word	0x200002b2
 80012b0:	200003b4 	.word	0x200003b4
 80012b4:	200002b0 	.word	0x200002b0

080012b8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012be:	463b      	mov	r3, r7
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012ca:	4b39      	ldr	r3, [pc, #228]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012cc:	4a39      	ldr	r2, [pc, #228]	; (80013b4 <MX_ADC1_Init+0xfc>)
 80012ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012d0:	4b37      	ldr	r3, [pc, #220]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012d6:	4b36      	ldr	r3, [pc, #216]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80012dc:	4b34      	ldr	r3, [pc, #208]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012de:	2201      	movs	r2, #1
 80012e0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012e2:	4b33      	ldr	r3, [pc, #204]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e8:	4b31      	ldr	r3, [pc, #196]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012f0:	4b2f      	ldr	r3, [pc, #188]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012f6:	4b2e      	ldr	r3, [pc, #184]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012f8:	4a2f      	ldr	r2, [pc, #188]	; (80013b8 <MX_ADC1_Init+0x100>)
 80012fa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012fc:	4b2c      	ldr	r3, [pc, #176]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8001302:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001304:	2205      	movs	r2, #5
 8001306:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001308:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <MX_ADC1_Init+0xf8>)
 800130a:	2200      	movs	r2, #0
 800130c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001310:	4b27      	ldr	r3, [pc, #156]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001312:	2201      	movs	r2, #1
 8001314:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001316:	4826      	ldr	r0, [pc, #152]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001318:	f002 f908 	bl	800352c <HAL_ADC_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001322:	f001 f94b 	bl	80025bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001326:	2308      	movs	r3, #8
 8001328:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800132a:	2301      	movs	r3, #1
 800132c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800132e:	2301      	movs	r3, #1
 8001330:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001332:	463b      	mov	r3, r7
 8001334:	4619      	mov	r1, r3
 8001336:	481e      	ldr	r0, [pc, #120]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001338:	f002 fa6a 	bl	8003810 <HAL_ADC_ConfigChannel>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001342:	f001 f93b 	bl	80025bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8001346:	2302      	movs	r3, #2
 8001348:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134a:	463b      	mov	r3, r7
 800134c:	4619      	mov	r1, r3
 800134e:	4818      	ldr	r0, [pc, #96]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001350:	f002 fa5e 	bl	8003810 <HAL_ADC_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800135a:	f001 f92f 	bl	80025bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 800135e:	2303      	movs	r3, #3
 8001360:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001362:	463b      	mov	r3, r7
 8001364:	4619      	mov	r1, r3
 8001366:	4812      	ldr	r0, [pc, #72]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001368:	f002 fa52 	bl	8003810 <HAL_ADC_ConfigChannel>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8001372:	f001 f923 	bl	80025bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 8001376:	2304      	movs	r3, #4
 8001378:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800137a:	463b      	mov	r3, r7
 800137c:	4619      	mov	r1, r3
 800137e:	480c      	ldr	r0, [pc, #48]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001380:	f002 fa46 	bl	8003810 <HAL_ADC_ConfigChannel>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 800138a:	f001 f917 	bl	80025bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 800138e:	2305      	movs	r3, #5
 8001390:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001392:	463b      	mov	r3, r7
 8001394:	4619      	mov	r1, r3
 8001396:	4806      	ldr	r0, [pc, #24]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001398:	f002 fa3a 	bl	8003810 <HAL_ADC_ConfigChannel>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80013a2:	f001 f90b 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200004cc 	.word	0x200004cc
 80013b4:	40012000 	.word	0x40012000
 80013b8:	0f000001 	.word	0x0f000001

080013bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	; 0x28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a3c      	ldr	r2, [pc, #240]	; (80014cc <HAL_ADC_MspInit+0x110>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d171      	bne.n	80014c2 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	613b      	str	r3, [r7, #16]
 80013e2:	4b3b      	ldr	r3, [pc, #236]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	4a3a      	ldr	r2, [pc, #232]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 80013e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ec:	6453      	str	r3, [r2, #68]	; 0x44
 80013ee:	4b38      	ldr	r3, [pc, #224]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	4b34      	ldr	r3, [pc, #208]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	4a33      	ldr	r2, [pc, #204]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 8001404:	f043 0304 	orr.w	r3, r3, #4
 8001408:	6313      	str	r3, [r2, #48]	; 0x30
 800140a:	4b31      	ldr	r3, [pc, #196]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	4b2d      	ldr	r3, [pc, #180]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	4a2c      	ldr	r2, [pc, #176]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	6313      	str	r3, [r2, #48]	; 0x30
 8001426:	4b2a      	ldr	r3, [pc, #168]	; (80014d0 <HAL_ADC_MspInit+0x114>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001432:	2307      	movs	r3, #7
 8001434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001436:	2303      	movs	r3, #3
 8001438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143e:	f107 0314 	add.w	r3, r7, #20
 8001442:	4619      	mov	r1, r3
 8001444:	4823      	ldr	r0, [pc, #140]	; (80014d4 <HAL_ADC_MspInit+0x118>)
 8001446:	f003 f997 	bl	8004778 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800144a:	2303      	movs	r3, #3
 800144c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800144e:	2303      	movs	r3, #3
 8001450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	481e      	ldr	r0, [pc, #120]	; (80014d8 <HAL_ADC_MspInit+0x11c>)
 800145e:	f003 f98b 	bl	8004778 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001462:	4b1e      	ldr	r3, [pc, #120]	; (80014dc <HAL_ADC_MspInit+0x120>)
 8001464:	4a1e      	ldr	r2, [pc, #120]	; (80014e0 <HAL_ADC_MspInit+0x124>)
 8001466:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001468:	4b1c      	ldr	r3, [pc, #112]	; (80014dc <HAL_ADC_MspInit+0x120>)
 800146a:	2200      	movs	r2, #0
 800146c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800146e:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <HAL_ADC_MspInit+0x120>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001474:	4b19      	ldr	r3, [pc, #100]	; (80014dc <HAL_ADC_MspInit+0x120>)
 8001476:	2200      	movs	r2, #0
 8001478:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800147a:	4b18      	ldr	r3, [pc, #96]	; (80014dc <HAL_ADC_MspInit+0x120>)
 800147c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001480:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001482:	4b16      	ldr	r3, [pc, #88]	; (80014dc <HAL_ADC_MspInit+0x120>)
 8001484:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001488:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800148a:	4b14      	ldr	r3, [pc, #80]	; (80014dc <HAL_ADC_MspInit+0x120>)
 800148c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001490:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001492:	4b12      	ldr	r3, [pc, #72]	; (80014dc <HAL_ADC_MspInit+0x120>)
 8001494:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001498:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800149a:	4b10      	ldr	r3, [pc, #64]	; (80014dc <HAL_ADC_MspInit+0x120>)
 800149c:	2200      	movs	r2, #0
 800149e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014a0:	4b0e      	ldr	r3, [pc, #56]	; (80014dc <HAL_ADC_MspInit+0x120>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014a6:	480d      	ldr	r0, [pc, #52]	; (80014dc <HAL_ADC_MspInit+0x120>)
 80014a8:	f002 fd64 	bl	8003f74 <HAL_DMA_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80014b2:	f001 f883 	bl	80025bc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a08      	ldr	r2, [pc, #32]	; (80014dc <HAL_ADC_MspInit+0x120>)
 80014ba:	639a      	str	r2, [r3, #56]	; 0x38
 80014bc:	4a07      	ldr	r2, [pc, #28]	; (80014dc <HAL_ADC_MspInit+0x120>)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80014c2:	bf00      	nop
 80014c4:	3728      	adds	r7, #40	; 0x28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40012000 	.word	0x40012000
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40020800 	.word	0x40020800
 80014d8:	40020400 	.word	0x40020400
 80014dc:	20000514 	.word	0x20000514
 80014e0:	40026410 	.word	0x40026410

080014e4 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
	// Shift button input
	for (int i = 0; i < 16; i++)
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	e012      	b.n	8001516 <button_scan+0x32>
	{
		button_count2[i] = button_count1[i];
 80014f0:	4a68      	ldr	r2, [pc, #416]	; (8001694 <button_scan+0x1b0>)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80014f8:	4a67      	ldr	r2, [pc, #412]	; (8001698 <button_scan+0x1b4>)
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		button_count1[i] = button_count[i];
 8001500:	4a66      	ldr	r2, [pc, #408]	; (800169c <button_scan+0x1b8>)
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001508:	4a62      	ldr	r2, [pc, #392]	; (8001694 <button_scan+0x1b0>)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 16; i++)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	3301      	adds	r3, #1
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	dde9      	ble.n	80014f0 <button_scan+0xc>
	}

	// Get new key input to button_count
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2108      	movs	r1, #8
 8001520:	485f      	ldr	r0, [pc, #380]	; (80016a0 <button_scan+0x1bc>)
 8001522:	f003 fac5 	bl	8004ab0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001526:	2201      	movs	r2, #1
 8001528:	2108      	movs	r1, #8
 800152a:	485d      	ldr	r0, [pc, #372]	; (80016a0 <button_scan+0x1bc>)
 800152c:	f003 fac0 	bl	8004ab0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8001530:	230a      	movs	r3, #10
 8001532:	2202      	movs	r2, #2
 8001534:	495b      	ldr	r1, [pc, #364]	; (80016a4 <button_scan+0x1c0>)
 8001536:	485c      	ldr	r0, [pc, #368]	; (80016a8 <button_scan+0x1c4>)
 8001538:	f003 ffb5 	bl	80054a6 <HAL_SPI_Receive>

	int button_index = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
	uint16_t mask = 0x8000;
 8001540:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001544:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 16; i++) {
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	e03a      	b.n	80015c2 <button_scan+0xde>
		if (i >= 0 && i <= 3) {
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	db06      	blt.n	8001560 <button_scan+0x7c>
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	2b03      	cmp	r3, #3
 8001556:	dc03      	bgt.n	8001560 <button_scan+0x7c>
			button_index = i + 4;
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	3304      	adds	r3, #4
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	e018      	b.n	8001592 <button_scan+0xae>
		} else if (i >= 4 && i <= 7) {
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	2b03      	cmp	r3, #3
 8001564:	dd07      	ble.n	8001576 <button_scan+0x92>
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	2b07      	cmp	r3, #7
 800156a:	dc04      	bgt.n	8001576 <button_scan+0x92>
			button_index = 7 - i;
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	f1c3 0307 	rsb	r3, r3, #7
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	e00d      	b.n	8001592 <button_scan+0xae>
		} else if (i >= 8 && i <= 11) {
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	2b07      	cmp	r3, #7
 800157a:	dd06      	ble.n	800158a <button_scan+0xa6>
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	2b0b      	cmp	r3, #11
 8001580:	dc03      	bgt.n	800158a <button_scan+0xa6>
			button_index = i + 4;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	3304      	adds	r3, #4
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	e003      	b.n	8001592 <button_scan+0xae>
		} else {
			button_index = 23 - i;
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	f1c3 0317 	rsb	r3, r3, #23
 8001590:	613b      	str	r3, [r7, #16]
		}
		if (button_spi_buffer & mask)
 8001592:	4b44      	ldr	r3, [pc, #272]	; (80016a4 <button_scan+0x1c0>)
 8001594:	881a      	ldrh	r2, [r3, #0]
 8001596:	89fb      	ldrh	r3, [r7, #14]
 8001598:	4013      	ands	r3, r2
 800159a:	b29b      	uxth	r3, r3
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <button_scan+0xc8>
			button_count[button_index] = 0;
 80015a0:	4a3e      	ldr	r2, [pc, #248]	; (800169c <button_scan+0x1b8>)
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	2100      	movs	r1, #0
 80015a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80015aa:	e004      	b.n	80015b6 <button_scan+0xd2>
		else
			button_count[button_index] = 1;
 80015ac:	4a3b      	ldr	r2, [pc, #236]	; (800169c <button_scan+0x1b8>)
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	2101      	movs	r1, #1
 80015b2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 80015b6:	89fb      	ldrh	r3, [r7, #14]
 80015b8:	085b      	lsrs	r3, r3, #1
 80015ba:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 16; i++) {
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	3301      	adds	r3, #1
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	ddc1      	ble.n	800154c <button_scan+0x68>
	}

	for (int i = 0; i < 16; i++)
 80015c8:	2300      	movs	r3, #0
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	e059      	b.n	8001682 <button_scan+0x19e>
	{
		if ((button_count[i] == button_count1[i]) && (button_count1[i] == button_count2[i]))
 80015ce:	4a33      	ldr	r2, [pc, #204]	; (800169c <button_scan+0x1b8>)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80015d6:	492f      	ldr	r1, [pc, #188]	; (8001694 <button_scan+0x1b0>)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d14c      	bne.n	800167c <button_scan+0x198>
 80015e2:	4a2c      	ldr	r2, [pc, #176]	; (8001694 <button_scan+0x1b0>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80015ea:	492b      	ldr	r1, [pc, #172]	; (8001698 <button_scan+0x1b4>)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d142      	bne.n	800167c <button_scan+0x198>
		{
			if (button_count2[i] != button_count3[i])
 80015f6:	4a28      	ldr	r2, [pc, #160]	; (8001698 <button_scan+0x1b4>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80015fe:	492b      	ldr	r1, [pc, #172]	; (80016ac <button_scan+0x1c8>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001606:	429a      	cmp	r2, r3
 8001608:	d018      	beq.n	800163c <button_scan+0x158>
			{
				button_count3[i] = button_count2[i];
 800160a:	4a23      	ldr	r2, [pc, #140]	; (8001698 <button_scan+0x1b4>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001612:	4a26      	ldr	r2, [pc, #152]	; (80016ac <button_scan+0x1c8>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

				if (button_count3[i] == 1) // PRESSED
 800161a:	4a24      	ldr	r2, [pc, #144]	; (80016ac <button_scan+0x1c8>)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d12a      	bne.n	800167c <button_scan+0x198>
				{
					timeOutForPress[i] = TIME_OUT_FOR_LONG_PRESS / TI_BUTTON_SCAN_TIME;
 8001626:	4a22      	ldr	r2, [pc, #136]	; (80016b0 <button_scan+0x1cc>)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2119      	movs	r1, #25
 800162c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					isPressed[i] = 1;
 8001630:	4a20      	ldr	r2, [pc, #128]	; (80016b4 <button_scan+0x1d0>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2101      	movs	r1, #1
 8001636:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800163a:	e01f      	b.n	800167c <button_scan+0x198>
				}
			}
			else
			{
				timeOutForPress[i]--;
 800163c:	4a1c      	ldr	r2, [pc, #112]	; (80016b0 <button_scan+0x1cc>)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001644:	3b01      	subs	r3, #1
 8001646:	b299      	uxth	r1, r3
 8001648:	4a19      	ldr	r2, [pc, #100]	; (80016b0 <button_scan+0x1cc>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if (timeOutForPress[i] <= 0)
 8001650:	4a17      	ldr	r2, [pc, #92]	; (80016b0 <button_scan+0x1cc>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d10f      	bne.n	800167c <button_scan+0x198>
				{
					timeOutForPress[i] = TIME_OUT_FOR_LONG_PRESS / TI_BUTTON_SCAN_TIME;
 800165c:	4a14      	ldr	r2, [pc, #80]	; (80016b0 <button_scan+0x1cc>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2119      	movs	r1, #25
 8001662:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if (button_count3[i] == 1) // PRESSED
 8001666:	4a11      	ldr	r2, [pc, #68]	; (80016ac <button_scan+0x1c8>)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d104      	bne.n	800167c <button_scan+0x198>
					{
						isLongPressed[i] = 1;
 8001672:	4a11      	ldr	r2, [pc, #68]	; (80016b8 <button_scan+0x1d4>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2101      	movs	r1, #1
 8001678:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 16; i++)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3301      	adds	r3, #1
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b0f      	cmp	r3, #15
 8001686:	dda2      	ble.n	80015ce <button_scan+0xea>
					}
				}
			}
		}
	}
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	3718      	adds	r7, #24
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200005f4 	.word	0x200005f4
 8001698:	200005d4 	.word	0x200005d4
 800169c:	20000614 	.word	0x20000614
 80016a0:	40020c00 	.word	0x40020c00
 80016a4:	20000634 	.word	0x20000634
 80016a8:	20000924 	.word	0x20000924
 80016ac:	200005b4 	.word	0x200005b4
 80016b0:	20000000 	.word	0x20000000
 80016b4:	20000574 	.word	0x20000574
 80016b8:	20000594 	.word	0x20000594

080016bc <crc16>:
    0x4400, 0x84c1, 0x8581, 0x4540, 0x8701, 0x47c0, 0x4680, 0x8641,
    0x8201, 0x42c0, 0x4380, 0x8341, 0x4100, 0x81c1, 0x8081, 0x4040
};

uint16_t crc16(const uint8_t *data, uint16_t num_bytes)
{
 80016bc:	b480      	push	{r7}
 80016be:	b087      	sub	sp, #28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	807b      	strh	r3, [r7, #2]

    uint16_t crc = 0xFFFF;
 80016c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016cc:	82fb      	strh	r3, [r7, #22]
    const uint8_t *ptr = data;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	613b      	str	r3, [r7, #16]

    if (ptr != NULL)
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d018      	beq.n	800170a <crc16+0x4e>
    {
        for (uint16_t i = 0; i < num_bytes; i++)
 80016d8:	2300      	movs	r3, #0
 80016da:	81fb      	strh	r3, [r7, #14]
 80016dc:	e011      	b.n	8001702 <crc16+0x46>
        {
            crc = (crc >> 8) ^ crc16_lookup_table[(crc ^ (uint16_t)*ptr++) & 0x00FF];
 80016de:	8afb      	ldrh	r3, [r7, #22]
 80016e0:	0a1b      	lsrs	r3, r3, #8
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	8af9      	ldrh	r1, [r7, #22]
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1c58      	adds	r0, r3, #1
 80016ea:	6138      	str	r0, [r7, #16]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	404b      	eors	r3, r1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	4909      	ldr	r1, [pc, #36]	; (8001718 <crc16+0x5c>)
 80016f4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80016f8:	4053      	eors	r3, r2
 80016fa:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < num_bytes; i++)
 80016fc:	89fb      	ldrh	r3, [r7, #14]
 80016fe:	3301      	adds	r3, #1
 8001700:	81fb      	strh	r3, [r7, #14]
 8001702:	89fa      	ldrh	r2, [r7, #14]
 8001704:	887b      	ldrh	r3, [r7, #2]
 8001706:	429a      	cmp	r2, r3
 8001708:	d3e9      	bcc.n	80016de <crc16+0x22>
        }
    }

    return crc;
 800170a:	8afb      	ldrh	r3, [r7, #22]
}
 800170c:	4618      	mov	r0, r3
 800170e:	371c      	adds	r7, #28
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	20000020 	.word	0x20000020

0800171c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <MX_DMA_Init+0x3c>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <MX_DMA_Init+0x3c>)
 800172c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b09      	ldr	r3, [pc, #36]	; (8001758 <MX_DMA_Init+0x3c>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2100      	movs	r1, #0
 8001742:	2038      	movs	r0, #56	; 0x38
 8001744:	f002 fbdf 	bl	8003f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001748:	2038      	movs	r0, #56	; 0x38
 800174a:	f002 fbf8 	bl	8003f3e <HAL_NVIC_EnableIRQ>

}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800

0800175c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08e      	sub	sp, #56	; 0x38
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001762:	f107 031c 	add.w	r3, r7, #28
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
 8001770:	611a      	str	r2, [r3, #16]
 8001772:	615a      	str	r2, [r3, #20]
 8001774:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001776:	463b      	mov	r3, r7
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
 8001784:	615a      	str	r2, [r3, #20]
 8001786:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001788:	4b2f      	ldr	r3, [pc, #188]	; (8001848 <MX_FSMC_Init+0xec>)
 800178a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800178e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001790:	4b2d      	ldr	r3, [pc, #180]	; (8001848 <MX_FSMC_Init+0xec>)
 8001792:	4a2e      	ldr	r2, [pc, #184]	; (800184c <MX_FSMC_Init+0xf0>)
 8001794:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001796:	4b2c      	ldr	r3, [pc, #176]	; (8001848 <MX_FSMC_Init+0xec>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800179c:	4b2a      	ldr	r3, [pc, #168]	; (8001848 <MX_FSMC_Init+0xec>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80017a2:	4b29      	ldr	r3, [pc, #164]	; (8001848 <MX_FSMC_Init+0xec>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80017a8:	4b27      	ldr	r3, [pc, #156]	; (8001848 <MX_FSMC_Init+0xec>)
 80017aa:	2210      	movs	r2, #16
 80017ac:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80017ae:	4b26      	ldr	r3, [pc, #152]	; (8001848 <MX_FSMC_Init+0xec>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80017b4:	4b24      	ldr	r3, [pc, #144]	; (8001848 <MX_FSMC_Init+0xec>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80017ba:	4b23      	ldr	r3, [pc, #140]	; (8001848 <MX_FSMC_Init+0xec>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80017c0:	4b21      	ldr	r3, [pc, #132]	; (8001848 <MX_FSMC_Init+0xec>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80017c6:	4b20      	ldr	r3, [pc, #128]	; (8001848 <MX_FSMC_Init+0xec>)
 80017c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017cc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80017ce:	4b1e      	ldr	r3, [pc, #120]	; (8001848 <MX_FSMC_Init+0xec>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80017d4:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <MX_FSMC_Init+0xec>)
 80017d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017da:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80017dc:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <MX_FSMC_Init+0xec>)
 80017de:	2200      	movs	r2, #0
 80017e0:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <MX_FSMC_Init+0xec>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80017e8:	4b17      	ldr	r3, [pc, #92]	; (8001848 <MX_FSMC_Init+0xec>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80017ee:	230f      	movs	r3, #15
 80017f0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80017f2:	230f      	movs	r3, #15
 80017f4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80017f6:	233c      	movs	r3, #60	; 0x3c
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80017fe:	2310      	movs	r3, #16
 8001800:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001802:	2311      	movs	r3, #17
 8001804:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001806:	2300      	movs	r3, #0
 8001808:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800180a:	2308      	movs	r3, #8
 800180c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800180e:	230f      	movs	r3, #15
 8001810:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001812:	2309      	movs	r3, #9
 8001814:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800181a:	2310      	movs	r3, #16
 800181c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800181e:	2311      	movs	r3, #17
 8001820:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001826:	463a      	mov	r2, r7
 8001828:	f107 031c 	add.w	r3, r7, #28
 800182c:	4619      	mov	r1, r3
 800182e:	4806      	ldr	r0, [pc, #24]	; (8001848 <MX_FSMC_Init+0xec>)
 8001830:	f004 fa3e 	bl	8005cb0 <HAL_SRAM_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800183a:	f000 febf 	bl	80025bc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800183e:	bf00      	nop
 8001840:	3738      	adds	r7, #56	; 0x38
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000638 	.word	0x20000638
 800184c:	a0000104 	.word	0xa0000104

08001850 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001864:	4b1c      	ldr	r3, [pc, #112]	; (80018d8 <HAL_FSMC_MspInit+0x88>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d131      	bne.n	80018d0 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800186c:	4b1a      	ldr	r3, [pc, #104]	; (80018d8 <HAL_FSMC_MspInit+0x88>)
 800186e:	2201      	movs	r2, #1
 8001870:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	603b      	str	r3, [r7, #0]
 8001876:	4b19      	ldr	r3, [pc, #100]	; (80018dc <HAL_FSMC_MspInit+0x8c>)
 8001878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187a:	4a18      	ldr	r2, [pc, #96]	; (80018dc <HAL_FSMC_MspInit+0x8c>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6393      	str	r3, [r2, #56]	; 0x38
 8001882:	4b16      	ldr	r3, [pc, #88]	; (80018dc <HAL_FSMC_MspInit+0x8c>)
 8001884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	603b      	str	r3, [r7, #0]
 800188c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800188e:	f64f 7388 	movw	r3, #65416	; 0xff88
 8001892:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001894:	2302      	movs	r3, #2
 8001896:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001898:	2300      	movs	r3, #0
 800189a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189c:	2303      	movs	r3, #3
 800189e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80018a0:	230c      	movs	r3, #12
 80018a2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018a4:	1d3b      	adds	r3, r7, #4
 80018a6:	4619      	mov	r1, r3
 80018a8:	480d      	ldr	r0, [pc, #52]	; (80018e0 <HAL_FSMC_MspInit+0x90>)
 80018aa:	f002 ff65 	bl	8004778 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80018ae:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80018b2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b4:	2302      	movs	r3, #2
 80018b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018bc:	2303      	movs	r3, #3
 80018be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80018c0:	230c      	movs	r3, #12
 80018c2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018c4:	1d3b      	adds	r3, r7, #4
 80018c6:	4619      	mov	r1, r3
 80018c8:	4806      	ldr	r0, [pc, #24]	; (80018e4 <HAL_FSMC_MspInit+0x94>)
 80018ca:	f002 ff55 	bl	8004778 <HAL_GPIO_Init>
 80018ce:	e000      	b.n	80018d2 <HAL_FSMC_MspInit+0x82>
    return;
 80018d0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000688 	.word	0x20000688
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40020c00 	.word	0x40020c00

080018e8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80018f0:	f7ff ffae 	bl	8001850 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08c      	sub	sp, #48	; 0x30
 8001900:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
 8001910:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	61bb      	str	r3, [r7, #24]
 8001916:	4b63      	ldr	r3, [pc, #396]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a62      	ldr	r2, [pc, #392]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 800191c:	f043 0310 	orr.w	r3, r3, #16
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b60      	ldr	r3, [pc, #384]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0310 	and.w	r3, r3, #16
 800192a:	61bb      	str	r3, [r7, #24]
 800192c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	4b5c      	ldr	r3, [pc, #368]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4a5b      	ldr	r2, [pc, #364]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4b59      	ldr	r3, [pc, #356]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0304 	and.w	r3, r3, #4
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	4b55      	ldr	r3, [pc, #340]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a54      	ldr	r2, [pc, #336]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b52      	ldr	r3, [pc, #328]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	4b4e      	ldr	r3, [pc, #312]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a4d      	ldr	r2, [pc, #308]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b4b      	ldr	r3, [pc, #300]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	4b47      	ldr	r3, [pc, #284]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a46      	ldr	r2, [pc, #280]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 800198c:	f043 0302 	orr.w	r3, r3, #2
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b44      	ldr	r3, [pc, #272]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	4b40      	ldr	r3, [pc, #256]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a3f      	ldr	r2, [pc, #252]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 80019a8:	f043 0308 	orr.w	r3, r3, #8
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b3d      	ldr	r3, [pc, #244]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	603b      	str	r3, [r7, #0]
 80019be:	4b39      	ldr	r3, [pc, #228]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	4a38      	ldr	r2, [pc, #224]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 80019c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ca:	4b36      	ldr	r3, [pc, #216]	; (8001aa4 <MX_GPIO_Init+0x1a8>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019d2:	603b      	str	r3, [r7, #0]
 80019d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2110      	movs	r1, #16
 80019da:	4833      	ldr	r0, [pc, #204]	; (8001aa8 <MX_GPIO_Init+0x1ac>)
 80019dc:	f003 f868 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80019e0:	2200      	movs	r2, #0
 80019e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019e6:	4831      	ldr	r0, [pc, #196]	; (8001aac <MX_GPIO_Init+0x1b0>)
 80019e8:	f003 f862 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2140      	movs	r1, #64	; 0x40
 80019f0:	482f      	ldr	r0, [pc, #188]	; (8001ab0 <MX_GPIO_Init+0x1b4>)
 80019f2:	f003 f85d 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FSMC_BLK_Pin|EN_RS485_Pin, GPIO_PIN_RESET);
 80019f6:	2200      	movs	r2, #0
 80019f8:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 80019fc:	482d      	ldr	r0, [pc, #180]	; (8001ab4 <MX_GPIO_Init+0x1b8>)
 80019fe:	f003 f857 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2108      	movs	r1, #8
 8001a06:	482c      	ldr	r0, [pc, #176]	; (8001ab8 <MX_GPIO_Init+0x1bc>)
 8001a08:	f003 f852 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a0c:	2310      	movs	r3, #16
 8001a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a10:	2301      	movs	r3, #1
 8001a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a1c:	f107 031c 	add.w	r3, r7, #28
 8001a20:	4619      	mov	r1, r3
 8001a22:	4821      	ldr	r0, [pc, #132]	; (8001aa8 <MX_GPIO_Init+0x1ac>)
 8001a24:	f002 fea8 	bl	8004778 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001a28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	481a      	ldr	r0, [pc, #104]	; (8001aac <MX_GPIO_Init+0x1b0>)
 8001a42:	f002 fe99 	bl	8004778 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8001a46:	2340      	movs	r3, #64	; 0x40
 8001a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001a56:	f107 031c 	add.w	r3, r7, #28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4814      	ldr	r0, [pc, #80]	; (8001ab0 <MX_GPIO_Init+0x1b4>)
 8001a5e:	f002 fe8b 	bl	8004778 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|EN_RS485_Pin;
 8001a62:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001a66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a70:	2300      	movs	r3, #0
 8001a72:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 031c 	add.w	r3, r7, #28
 8001a78:	4619      	mov	r1, r3
 8001a7a:	480e      	ldr	r0, [pc, #56]	; (8001ab4 <MX_GPIO_Init+0x1b8>)
 8001a7c:	f002 fe7c 	bl	8004778 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001a80:	2308      	movs	r3, #8
 8001a82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a84:	2301      	movs	r3, #1
 8001a86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001a90:	f107 031c 	add.w	r3, r7, #28
 8001a94:	4619      	mov	r1, r3
 8001a96:	4808      	ldr	r0, [pc, #32]	; (8001ab8 <MX_GPIO_Init+0x1bc>)
 8001a98:	f002 fe6e 	bl	8004778 <HAL_GPIO_Init>

}
 8001a9c:	bf00      	nop
 8001a9e:	3730      	adds	r7, #48	; 0x30
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40020800 	.word	0x40020800
 8001ab0:	40021800 	.word	0x40021800
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	40020c00 	.word	0x40020c00

08001abc <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8001ac6:	4a04      	ldr	r2, [pc, #16]	; (8001ad8 <LCD_WR_REG+0x1c>)
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	8013      	strh	r3, [r2, #0]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	600ffffe 	.word	0x600ffffe

08001adc <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8001ae6:	4a04      	ldr	r2, [pc, #16]	; (8001af8 <LCD_WR_DATA+0x1c>)
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	8053      	strh	r3, [r2, #2]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	600ffffe 	.word	0x600ffffe

08001afc <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8001b02:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <LCD_RD_DATA+0x20>)
 8001b04:	885b      	ldrh	r3, [r3, #2]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001b0a:	88fb      	ldrh	r3, [r7, #6]
 8001b0c:	b29b      	uxth	r3, r3
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	600ffffe 	.word	0x600ffffe

08001b20 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001b20:	b590      	push	{r4, r7, lr}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4604      	mov	r4, r0
 8001b28:	4608      	mov	r0, r1
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4623      	mov	r3, r4
 8001b30:	80fb      	strh	r3, [r7, #6]
 8001b32:	4603      	mov	r3, r0
 8001b34:	80bb      	strh	r3, [r7, #4]
 8001b36:	460b      	mov	r3, r1
 8001b38:	807b      	strh	r3, [r7, #2]
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8001b3e:	202a      	movs	r0, #42	; 0x2a
 8001b40:	f7ff ffbc 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8001b44:	88fb      	ldrh	r3, [r7, #6]
 8001b46:	0a1b      	lsrs	r3, r3, #8
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff ffc6 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8001b50:	88fb      	ldrh	r3, [r7, #6]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff ffc0 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8001b5c:	887b      	ldrh	r3, [r7, #2]
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff ffba 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8001b68:	887b      	ldrh	r3, [r7, #2]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff ffb4 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8001b74:	202b      	movs	r0, #43	; 0x2b
 8001b76:	f7ff ffa1 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8001b7a:	88bb      	ldrh	r3, [r7, #4]
 8001b7c:	0a1b      	lsrs	r3, r3, #8
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff ffab 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8001b86:	88bb      	ldrh	r3, [r7, #4]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ffa5 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8001b92:	883b      	ldrh	r3, [r7, #0]
 8001b94:	0a1b      	lsrs	r3, r3, #8
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff9f 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001b9e:	883b      	ldrh	r3, [r7, #0]
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ff99 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8001baa:	202c      	movs	r0, #44	; 0x2c
 8001bac:	f7ff ff86 	bl	8001abc <LCD_WR_REG>
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd90      	pop	{r4, r7, pc}

08001bb8 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8001bc2:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <lcd_clear+0x60>)
 8001bc4:	881b      	ldrh	r3, [r3, #0]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <lcd_clear+0x60>)
 8001bcc:	885b      	ldrh	r3, [r3, #2]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f7ff ffa3 	bl	8001b20 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8001bda:	2300      	movs	r3, #0
 8001bdc:	81fb      	strh	r3, [r7, #14]
 8001bde:	e011      	b.n	8001c04 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8001be0:	2300      	movs	r3, #0
 8001be2:	81bb      	strh	r3, [r7, #12]
 8001be4:	e006      	b.n	8001bf4 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8001be6:	88fb      	ldrh	r3, [r7, #6]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff ff77 	bl	8001adc <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8001bee:	89bb      	ldrh	r3, [r7, #12]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	81bb      	strh	r3, [r7, #12]
 8001bf4:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <lcd_clear+0x60>)
 8001bf6:	885b      	ldrh	r3, [r3, #2]
 8001bf8:	89ba      	ldrh	r2, [r7, #12]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d3f3      	bcc.n	8001be6 <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8001bfe:	89fb      	ldrh	r3, [r7, #14]
 8001c00:	3301      	adds	r3, #1
 8001c02:	81fb      	strh	r3, [r7, #14]
 8001c04:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <lcd_clear+0x60>)
 8001c06:	881b      	ldrh	r3, [r3, #0]
 8001c08:	89fa      	ldrh	r2, [r7, #14]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d3e8      	bcc.n	8001be0 <lcd_clear+0x28>
		}
	}
}
 8001c0e:	bf00      	nop
 8001c10:	bf00      	nop
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	2000068c 	.word	0x2000068c

08001c1c <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	80fb      	strh	r3, [r7, #6]
 8001c26:	460b      	mov	r3, r1
 8001c28:	80bb      	strh	r3, [r7, #4]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8001c2e:	88bb      	ldrh	r3, [r7, #4]
 8001c30:	88fa      	ldrh	r2, [r7, #6]
 8001c32:	88b9      	ldrh	r1, [r7, #4]
 8001c34:	88f8      	ldrh	r0, [r7, #6]
 8001c36:	f7ff ff73 	bl	8001b20 <lcd_set_address>
	LCD_WR_DATA(color);
 8001c3a:	887b      	ldrh	r3, [r7, #2]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff4d 	bl	8001adc <LCD_WR_DATA>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
	...

08001c4c <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001c4c:	b590      	push	{r4, r7, lr}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4604      	mov	r4, r0
 8001c54:	4608      	mov	r0, r1
 8001c56:	4611      	mov	r1, r2
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4623      	mov	r3, r4
 8001c5c:	80fb      	strh	r3, [r7, #6]
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80bb      	strh	r3, [r7, #4]
 8001c62:	460b      	mov	r3, r1
 8001c64:	70fb      	strb	r3, [r7, #3]
 8001c66:	4613      	mov	r3, r2
 8001c68:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8001c72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c76:	085b      	lsrs	r3, r3, #1
 8001c78:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
 8001c7c:	08db      	lsrs	r3, r3, #3
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	461a      	mov	r2, r3
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	bf14      	ite	ne
 8001c8e:	2301      	movne	r3, #1
 8001c90:	2300      	moveq	r3, #0
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	4413      	add	r3, r2
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	fb12 f303 	smulbb	r3, r2, r3
 8001ca2:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8001ca4:	78fb      	ldrb	r3, [r7, #3]
 8001ca6:	3b20      	subs	r3, #32
 8001ca8:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	b29c      	uxth	r4, r3
 8001cb8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	88bb      	ldrh	r3, [r7, #4]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	88b9      	ldrh	r1, [r7, #4]
 8001cca:	88f8      	ldrh	r0, [r7, #6]
 8001ccc:	4622      	mov	r2, r4
 8001cce:	f7ff ff27 	bl	8001b20 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	827b      	strh	r3, [r7, #18]
 8001cd6:	e07a      	b.n	8001dce <lcd_show_char+0x182>
		if (sizey == 12)
 8001cd8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cdc:	2b0c      	cmp	r3, #12
 8001cde:	d028      	beq.n	8001d32 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8001ce0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ce4:	2b10      	cmp	r3, #16
 8001ce6:	d108      	bne.n	8001cfa <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8001ce8:	78fa      	ldrb	r2, [r7, #3]
 8001cea:	8a7b      	ldrh	r3, [r7, #18]
 8001cec:	493c      	ldr	r1, [pc, #240]	; (8001de0 <lcd_show_char+0x194>)
 8001cee:	0112      	lsls	r2, r2, #4
 8001cf0:	440a      	add	r2, r1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	75fb      	strb	r3, [r7, #23]
 8001cf8:	e01b      	b.n	8001d32 <lcd_show_char+0xe6>
		else if (sizey == 24)
 8001cfa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cfe:	2b18      	cmp	r3, #24
 8001d00:	d10b      	bne.n	8001d1a <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8001d02:	78fa      	ldrb	r2, [r7, #3]
 8001d04:	8a79      	ldrh	r1, [r7, #18]
 8001d06:	4837      	ldr	r0, [pc, #220]	; (8001de4 <lcd_show_char+0x198>)
 8001d08:	4613      	mov	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	4413      	add	r3, r2
 8001d0e:	011b      	lsls	r3, r3, #4
 8001d10:	4403      	add	r3, r0
 8001d12:	440b      	add	r3, r1
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	75fb      	strb	r3, [r7, #23]
 8001d18:	e00b      	b.n	8001d32 <lcd_show_char+0xe6>
		else if (sizey == 32)
 8001d1a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d1e:	2b20      	cmp	r3, #32
 8001d20:	d15a      	bne.n	8001dd8 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8001d22:	78fa      	ldrb	r2, [r7, #3]
 8001d24:	8a7b      	ldrh	r3, [r7, #18]
 8001d26:	4930      	ldr	r1, [pc, #192]	; (8001de8 <lcd_show_char+0x19c>)
 8001d28:	0192      	lsls	r2, r2, #6
 8001d2a:	440a      	add	r2, r1
 8001d2c:	4413      	add	r3, r2
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8001d32:	2300      	movs	r3, #0
 8001d34:	75bb      	strb	r3, [r7, #22]
 8001d36:	e044      	b.n	8001dc2 <lcd_show_char+0x176>
			if (!mode) {
 8001d38:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d120      	bne.n	8001d82 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001d40:	7dfa      	ldrb	r2, [r7, #23]
 8001d42:	7dbb      	ldrb	r3, [r7, #22]
 8001d44:	fa42 f303 	asr.w	r3, r2, r3
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d004      	beq.n	8001d5a <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001d50:	883b      	ldrh	r3, [r7, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff fec2 	bl	8001adc <LCD_WR_DATA>
 8001d58:	e003      	b.n	8001d62 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8001d5a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff febd 	bl	8001adc <LCD_WR_DATA>
				m++;
 8001d62:	7d7b      	ldrb	r3, [r7, #21]
 8001d64:	3301      	adds	r3, #1
 8001d66:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8001d68:	7d7b      	ldrb	r3, [r7, #21]
 8001d6a:	7bfa      	ldrb	r2, [r7, #15]
 8001d6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d70:	fb01 f202 	mul.w	r2, r1, r2
 8001d74:	1a9b      	subs	r3, r3, r2
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d11f      	bne.n	8001dbc <lcd_show_char+0x170>
					m = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	757b      	strb	r3, [r7, #21]
					break;
 8001d80:	e022      	b.n	8001dc8 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001d82:	7dfa      	ldrb	r2, [r7, #23]
 8001d84:	7dbb      	ldrb	r3, [r7, #22]
 8001d86:	fa42 f303 	asr.w	r3, r2, r3
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d005      	beq.n	8001d9e <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8001d92:	883a      	ldrh	r2, [r7, #0]
 8001d94:	88b9      	ldrh	r1, [r7, #4]
 8001d96:	88fb      	ldrh	r3, [r7, #6]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff ff3f 	bl	8001c1c <lcd_draw_point>
				x++;
 8001d9e:	88fb      	ldrh	r3, [r7, #6]
 8001da0:	3301      	adds	r3, #1
 8001da2:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001da4:	88fa      	ldrh	r2, [r7, #6]
 8001da6:	8a3b      	ldrh	r3, [r7, #16]
 8001da8:	1ad2      	subs	r2, r2, r3
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d105      	bne.n	8001dbc <lcd_show_char+0x170>
					x = x0;
 8001db0:	8a3b      	ldrh	r3, [r7, #16]
 8001db2:	80fb      	strh	r3, [r7, #6]
					y++;
 8001db4:	88bb      	ldrh	r3, [r7, #4]
 8001db6:	3301      	adds	r3, #1
 8001db8:	80bb      	strh	r3, [r7, #4]
					break;
 8001dba:	e005      	b.n	8001dc8 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001dbc:	7dbb      	ldrb	r3, [r7, #22]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	75bb      	strb	r3, [r7, #22]
 8001dc2:	7dbb      	ldrb	r3, [r7, #22]
 8001dc4:	2b07      	cmp	r3, #7
 8001dc6:	d9b7      	bls.n	8001d38 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8001dc8:	8a7b      	ldrh	r3, [r7, #18]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	827b      	strh	r3, [r7, #18]
 8001dce:	8a7a      	ldrh	r2, [r7, #18]
 8001dd0:	89bb      	ldrh	r3, [r7, #12]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d380      	bcc.n	8001cd8 <lcd_show_char+0x8c>
 8001dd6:	e000      	b.n	8001dda <lcd_show_char+0x18e>
			return;
 8001dd8:	bf00      	nop
				}
			}
		}
	}
}
 8001dda:	371c      	adds	r7, #28
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd90      	pop	{r4, r7, pc}
 8001de0:	08008294 	.word	0x08008294
 8001de4:	08008884 	.word	0x08008884
 8001de8:	08009a54 	.word	0x08009a54

08001dec <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	460a      	mov	r2, r1
 8001df6:	71fb      	strb	r3, [r7, #7]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001e00:	e004      	b.n	8001e0c <mypow+0x20>
		result *= m;
 8001e02:	79fa      	ldrb	r2, [r7, #7]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	fb02 f303 	mul.w	r3, r2, r3
 8001e0a:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001e0c:	79bb      	ldrb	r3, [r7, #6]
 8001e0e:	1e5a      	subs	r2, r3, #1
 8001e10:	71ba      	strb	r2, [r7, #6]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f5      	bne.n	8001e02 <mypow+0x16>
	return result;
 8001e16:	68fb      	ldr	r3, [r7, #12]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8001e24:	b590      	push	{r4, r7, lr}
 8001e26:	b089      	sub	sp, #36	; 0x24
 8001e28:	af04      	add	r7, sp, #16
 8001e2a:	4604      	mov	r4, r0
 8001e2c:	4608      	mov	r0, r1
 8001e2e:	4611      	mov	r1, r2
 8001e30:	461a      	mov	r2, r3
 8001e32:	4623      	mov	r3, r4
 8001e34:	80fb      	strh	r3, [r7, #6]
 8001e36:	4603      	mov	r3, r0
 8001e38:	80bb      	strh	r3, [r7, #4]
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	807b      	strh	r3, [r7, #2]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8001e46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e4a:	085b      	lsrs	r3, r3, #1
 8001e4c:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8001e4e:	2300      	movs	r3, #0
 8001e50:	73fb      	strb	r3, [r7, #15]
 8001e52:	e059      	b.n	8001f08 <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8001e54:	887c      	ldrh	r4, [r7, #2]
 8001e56:	787a      	ldrb	r2, [r7, #1]
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	4619      	mov	r1, r3
 8001e64:	200a      	movs	r0, #10
 8001e66:	f7ff ffc1 	bl	8001dec <mypow>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	fbb4 f1f3 	udiv	r1, r4, r3
 8001e70:	4b2a      	ldr	r3, [pc, #168]	; (8001f1c <lcd_show_int_num+0xf8>)
 8001e72:	fba3 2301 	umull	r2, r3, r3, r1
 8001e76:	08da      	lsrs	r2, r3, #3
 8001e78:	4613      	mov	r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	4413      	add	r3, r2
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	1aca      	subs	r2, r1, r3
 8001e82:	4613      	mov	r3, r2
 8001e84:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8001e86:	7bbb      	ldrb	r3, [r7, #14]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d121      	bne.n	8001ed0 <lcd_show_int_num+0xac>
 8001e8c:	7bfa      	ldrb	r2, [r7, #15]
 8001e8e:	787b      	ldrb	r3, [r7, #1]
 8001e90:	3b01      	subs	r3, #1
 8001e92:	429a      	cmp	r2, r3
 8001e94:	da1c      	bge.n	8001ed0 <lcd_show_int_num+0xac>
			if (temp == 0) {
 8001e96:	7b3b      	ldrb	r3, [r7, #12]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d117      	bne.n	8001ecc <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	7b7b      	ldrb	r3, [r7, #13]
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	fb12 f303 	smulbb	r3, r2, r3
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	4413      	add	r3, r2
 8001eae:	b298      	uxth	r0, r3
 8001eb0:	8c3a      	ldrh	r2, [r7, #32]
 8001eb2:	88b9      	ldrh	r1, [r7, #4]
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	9302      	str	r3, [sp, #8]
 8001eb8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ebc:	9301      	str	r3, [sp, #4]
 8001ebe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	f7ff fec1 	bl	8001c4c <lcd_show_char>
				continue;
 8001eca:	e01a      	b.n	8001f02 <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	7b7b      	ldrb	r3, [r7, #13]
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	fb12 f303 	smulbb	r3, r2, r3
 8001edc:	b29a      	uxth	r2, r3
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	b298      	uxth	r0, r3
 8001ee4:	7b3b      	ldrb	r3, [r7, #12]
 8001ee6:	3330      	adds	r3, #48	; 0x30
 8001ee8:	b2da      	uxtb	r2, r3
 8001eea:	8c3c      	ldrh	r4, [r7, #32]
 8001eec:	88b9      	ldrh	r1, [r7, #4]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	9302      	str	r3, [sp, #8]
 8001ef2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	4623      	mov	r3, r4
 8001efe:	f7ff fea5 	bl	8001c4c <lcd_show_char>
	for (t = 0; t < len; t++) {
 8001f02:	7bfb      	ldrb	r3, [r7, #15]
 8001f04:	3301      	adds	r3, #1
 8001f06:	73fb      	strb	r3, [r7, #15]
 8001f08:	7bfa      	ldrb	r2, [r7, #15]
 8001f0a:	787b      	ldrb	r3, [r7, #1]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d3a1      	bcc.n	8001e54 <lcd_show_int_num+0x30>
	}
}
 8001f10:	bf00      	nop
 8001f12:	bf00      	nop
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd90      	pop	{r4, r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	cccccccd 	.word	0xcccccccd

08001f20 <lcd_show_float_num>:

void lcd_show_float_num(uint16_t x, uint16_t y, float num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8001f20:	b590      	push	{r4, r7, lr}
 8001f22:	b08b      	sub	sp, #44	; 0x2c
 8001f24:	af04      	add	r7, sp, #16
 8001f26:	4604      	mov	r4, r0
 8001f28:	4608      	mov	r0, r1
 8001f2a:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	461a      	mov	r2, r3
 8001f32:	4623      	mov	r3, r4
 8001f34:	81fb      	strh	r3, [r7, #14]
 8001f36:	4603      	mov	r3, r0
 8001f38:	81bb      	strh	r3, [r7, #12]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	71fb      	strb	r3, [r7, #7]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	80bb      	strh	r3, [r7, #4]
	uint8_t t, temp, sizex;
	uint16_t num1;
	sizex = sizey / 2;
 8001f42:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f46:	085b      	lsrs	r3, r3, #1
 8001f48:	75bb      	strb	r3, [r7, #22]
	num1 = num * 100;
 8001f4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f4e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002028 <lcd_show_float_num+0x108>
 8001f52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f5a:	ee17 3a90 	vmov	r3, s15
 8001f5e:	82bb      	strh	r3, [r7, #20]
	for (t = 0; t < len; t++) {
 8001f60:	2300      	movs	r3, #0
 8001f62:	75fb      	strb	r3, [r7, #23]
 8001f64:	e057      	b.n	8002016 <lcd_show_float_num+0xf6>
		temp = (num1 / mypow(10, len - t - 1)) % 10;
 8001f66:	8abc      	ldrh	r4, [r7, #20]
 8001f68:	79fa      	ldrb	r2, [r7, #7]
 8001f6a:	7dfb      	ldrb	r3, [r7, #23]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	3b01      	subs	r3, #1
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	4619      	mov	r1, r3
 8001f76:	200a      	movs	r0, #10
 8001f78:	f7ff ff38 	bl	8001dec <mypow>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	fbb4 f1f3 	udiv	r1, r4, r3
 8001f82:	4b2a      	ldr	r3, [pc, #168]	; (800202c <lcd_show_float_num+0x10c>)
 8001f84:	fba3 2301 	umull	r2, r3, r3, r1
 8001f88:	08da      	lsrs	r2, r3, #3
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	1aca      	subs	r2, r1, r3
 8001f94:	4613      	mov	r3, r2
 8001f96:	74fb      	strb	r3, [r7, #19]
		if (t == (len - 2)) {
 8001f98:	7dfa      	ldrb	r2, [r7, #23]
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	3b02      	subs	r3, #2
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d11d      	bne.n	8001fde <lcd_show_float_num+0xbe>
			lcd_show_char(x + (len - 2) * sizex, y, '.', fc, bc, sizey, 0);
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	3b02      	subs	r3, #2
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	7dbb      	ldrb	r3, [r7, #22]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	fb12 f303 	smulbb	r3, r2, r3
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	89fb      	ldrh	r3, [r7, #14]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	b298      	uxth	r0, r3
 8001fb8:	88ba      	ldrh	r2, [r7, #4]
 8001fba:	89b9      	ldrh	r1, [r7, #12]
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	222e      	movs	r2, #46	; 0x2e
 8001fce:	f7ff fe3d 	bl	8001c4c <lcd_show_char>
			t++;
 8001fd2:	7dfb      	ldrb	r3, [r7, #23]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	75fb      	strb	r3, [r7, #23]
			len += 1;
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	71fb      	strb	r3, [r7, #7]
		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8001fde:	7dfb      	ldrb	r3, [r7, #23]
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	7dbb      	ldrb	r3, [r7, #22]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	fb12 f303 	smulbb	r3, r2, r3
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	89fb      	ldrh	r3, [r7, #14]
 8001fee:	4413      	add	r3, r2
 8001ff0:	b298      	uxth	r0, r3
 8001ff2:	7cfb      	ldrb	r3, [r7, #19]
 8001ff4:	3330      	adds	r3, #48	; 0x30
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	88bc      	ldrh	r4, [r7, #4]
 8001ffa:	89b9      	ldrh	r1, [r7, #12]
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	9302      	str	r3, [sp, #8]
 8002000:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002004:	9301      	str	r3, [sp, #4]
 8002006:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	4623      	mov	r3, r4
 800200c:	f7ff fe1e 	bl	8001c4c <lcd_show_char>
	for (t = 0; t < len; t++) {
 8002010:	7dfb      	ldrb	r3, [r7, #23]
 8002012:	3301      	adds	r3, #1
 8002014:	75fb      	strb	r3, [r7, #23]
 8002016:	7dfa      	ldrb	r2, [r7, #23]
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	429a      	cmp	r2, r3
 800201c:	d3a3      	bcc.n	8001f66 <lcd_show_float_num+0x46>
	}
}
 800201e:	bf00      	nop
 8002020:	bf00      	nop
 8002022:	371c      	adds	r7, #28
 8002024:	46bd      	mov	sp, r7
 8002026:	bd90      	pop	{r4, r7, pc}
 8002028:	42c80000 	.word	0x42c80000
 800202c:	cccccccd 	.word	0xcccccccd

08002030 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	091b      	lsrs	r3, r3, #4
 800203e:	b2db      	uxtb	r3, r3
 8002040:	f003 0303 	and.w	r3, r3, #3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d007      	beq.n	800205a <lcd_set_direction+0x2a>
		lcddev.width = 320;
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <lcd_set_direction+0x44>)
 800204c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002050:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8002052:	4b08      	ldr	r3, [pc, #32]	; (8002074 <lcd_set_direction+0x44>)
 8002054:	22f0      	movs	r2, #240	; 0xf0
 8002056:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8002058:	e006      	b.n	8002068 <lcd_set_direction+0x38>
		lcddev.width = 240;
 800205a:	4b06      	ldr	r3, [pc, #24]	; (8002074 <lcd_set_direction+0x44>)
 800205c:	22f0      	movs	r2, #240	; 0xf0
 800205e:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <lcd_set_direction+0x44>)
 8002062:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002066:	805a      	strh	r2, [r3, #2]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	2000068c 	.word	0x2000068c

08002078 <lcd_init>:

void lcd_init(void) {
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800207c:	2200      	movs	r2, #0
 800207e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002082:	48aa      	ldr	r0, [pc, #680]	; (800232c <lcd_init+0x2b4>)
 8002084:	f002 fd14 	bl	8004ab0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002088:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800208c:	f001 fa2a 	bl	80034e4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002090:	2201      	movs	r2, #1
 8002092:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002096:	48a5      	ldr	r0, [pc, #660]	; (800232c <lcd_init+0x2b4>)
 8002098:	f002 fd0a 	bl	8004ab0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800209c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020a0:	f001 fa20 	bl	80034e4 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 80020a4:	2000      	movs	r0, #0
 80020a6:	f7ff ffc3 	bl	8002030 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 80020aa:	20d3      	movs	r0, #211	; 0xd3
 80020ac:	f7ff fd06 	bl	8001abc <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 80020b0:	f7ff fd24 	bl	8001afc <LCD_RD_DATA>
 80020b4:	4603      	mov	r3, r0
 80020b6:	461a      	mov	r2, r3
 80020b8:	4b9d      	ldr	r3, [pc, #628]	; (8002330 <lcd_init+0x2b8>)
 80020ba:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80020bc:	f7ff fd1e 	bl	8001afc <LCD_RD_DATA>
 80020c0:	4603      	mov	r3, r0
 80020c2:	461a      	mov	r2, r3
 80020c4:	4b9a      	ldr	r3, [pc, #616]	; (8002330 <lcd_init+0x2b8>)
 80020c6:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80020c8:	f7ff fd18 	bl	8001afc <LCD_RD_DATA>
 80020cc:	4603      	mov	r3, r0
 80020ce:	461a      	mov	r2, r3
 80020d0:	4b97      	ldr	r3, [pc, #604]	; (8002330 <lcd_init+0x2b8>)
 80020d2:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 80020d4:	4b96      	ldr	r3, [pc, #600]	; (8002330 <lcd_init+0x2b8>)
 80020d6:	889b      	ldrh	r3, [r3, #4]
 80020d8:	021b      	lsls	r3, r3, #8
 80020da:	b29a      	uxth	r2, r3
 80020dc:	4b94      	ldr	r3, [pc, #592]	; (8002330 <lcd_init+0x2b8>)
 80020de:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 80020e0:	f7ff fd0c 	bl	8001afc <LCD_RD_DATA>
 80020e4:	4603      	mov	r3, r0
 80020e6:	461a      	mov	r2, r3
 80020e8:	4b91      	ldr	r3, [pc, #580]	; (8002330 <lcd_init+0x2b8>)
 80020ea:	889b      	ldrh	r3, [r3, #4]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	4b8f      	ldr	r3, [pc, #572]	; (8002330 <lcd_init+0x2b8>)
 80020f2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80020f4:	20cf      	movs	r0, #207	; 0xcf
 80020f6:	f7ff fce1 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020fa:	2000      	movs	r0, #0
 80020fc:	f7ff fcee 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002100:	20c1      	movs	r0, #193	; 0xc1
 8002102:	f7ff fceb 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002106:	2030      	movs	r0, #48	; 0x30
 8002108:	f7ff fce8 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 800210c:	20ed      	movs	r0, #237	; 0xed
 800210e:	f7ff fcd5 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8002112:	2064      	movs	r0, #100	; 0x64
 8002114:	f7ff fce2 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002118:	2003      	movs	r0, #3
 800211a:	f7ff fcdf 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800211e:	2012      	movs	r0, #18
 8002120:	f7ff fcdc 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002124:	2081      	movs	r0, #129	; 0x81
 8002126:	f7ff fcd9 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 800212a:	20e8      	movs	r0, #232	; 0xe8
 800212c:	f7ff fcc6 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002130:	2085      	movs	r0, #133	; 0x85
 8002132:	f7ff fcd3 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002136:	2010      	movs	r0, #16
 8002138:	f7ff fcd0 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 800213c:	207a      	movs	r0, #122	; 0x7a
 800213e:	f7ff fccd 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002142:	20cb      	movs	r0, #203	; 0xcb
 8002144:	f7ff fcba 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002148:	2039      	movs	r0, #57	; 0x39
 800214a:	f7ff fcc7 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800214e:	202c      	movs	r0, #44	; 0x2c
 8002150:	f7ff fcc4 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002154:	2000      	movs	r0, #0
 8002156:	f7ff fcc1 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800215a:	2034      	movs	r0, #52	; 0x34
 800215c:	f7ff fcbe 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002160:	2002      	movs	r0, #2
 8002162:	f7ff fcbb 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002166:	20f7      	movs	r0, #247	; 0xf7
 8002168:	f7ff fca8 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800216c:	2020      	movs	r0, #32
 800216e:	f7ff fcb5 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002172:	20ea      	movs	r0, #234	; 0xea
 8002174:	f7ff fca2 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002178:	2000      	movs	r0, #0
 800217a:	f7ff fcaf 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff fcac 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002184:	20c0      	movs	r0, #192	; 0xc0
 8002186:	f7ff fc99 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800218a:	201b      	movs	r0, #27
 800218c:	f7ff fca6 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002190:	20c1      	movs	r0, #193	; 0xc1
 8002192:	f7ff fc93 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002196:	2001      	movs	r0, #1
 8002198:	f7ff fca0 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 800219c:	20c5      	movs	r0, #197	; 0xc5
 800219e:	f7ff fc8d 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80021a2:	2030      	movs	r0, #48	; 0x30
 80021a4:	f7ff fc9a 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80021a8:	2030      	movs	r0, #48	; 0x30
 80021aa:	f7ff fc97 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80021ae:	20c7      	movs	r0, #199	; 0xc7
 80021b0:	f7ff fc84 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80021b4:	20b7      	movs	r0, #183	; 0xb7
 80021b6:	f7ff fc91 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80021ba:	2036      	movs	r0, #54	; 0x36
 80021bc:	f7ff fc7e 	bl	8001abc <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 80021c0:	2008      	movs	r0, #8
 80021c2:	f7ff fc8b 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80021c6:	203a      	movs	r0, #58	; 0x3a
 80021c8:	f7ff fc78 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80021cc:	2055      	movs	r0, #85	; 0x55
 80021ce:	f7ff fc85 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80021d2:	20b1      	movs	r0, #177	; 0xb1
 80021d4:	f7ff fc72 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021d8:	2000      	movs	r0, #0
 80021da:	f7ff fc7f 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80021de:	201a      	movs	r0, #26
 80021e0:	f7ff fc7c 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80021e4:	20b6      	movs	r0, #182	; 0xb6
 80021e6:	f7ff fc69 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80021ea:	200a      	movs	r0, #10
 80021ec:	f7ff fc76 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80021f0:	20a2      	movs	r0, #162	; 0xa2
 80021f2:	f7ff fc73 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80021f6:	20f2      	movs	r0, #242	; 0xf2
 80021f8:	f7ff fc60 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f7ff fc6d 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8002202:	2026      	movs	r0, #38	; 0x26
 8002204:	f7ff fc5a 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002208:	2001      	movs	r0, #1
 800220a:	f7ff fc67 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800220e:	20e0      	movs	r0, #224	; 0xe0
 8002210:	f7ff fc54 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002214:	200f      	movs	r0, #15
 8002216:	f7ff fc61 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 800221a:	202a      	movs	r0, #42	; 0x2a
 800221c:	f7ff fc5e 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8002220:	2028      	movs	r0, #40	; 0x28
 8002222:	f7ff fc5b 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002226:	2008      	movs	r0, #8
 8002228:	f7ff fc58 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 800222c:	200e      	movs	r0, #14
 800222e:	f7ff fc55 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002232:	2008      	movs	r0, #8
 8002234:	f7ff fc52 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002238:	2054      	movs	r0, #84	; 0x54
 800223a:	f7ff fc4f 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800223e:	20a9      	movs	r0, #169	; 0xa9
 8002240:	f7ff fc4c 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002244:	2043      	movs	r0, #67	; 0x43
 8002246:	f7ff fc49 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800224a:	200a      	movs	r0, #10
 800224c:	f7ff fc46 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002250:	200f      	movs	r0, #15
 8002252:	f7ff fc43 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002256:	2000      	movs	r0, #0
 8002258:	f7ff fc40 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800225c:	2000      	movs	r0, #0
 800225e:	f7ff fc3d 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002262:	2000      	movs	r0, #0
 8002264:	f7ff fc3a 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002268:	2000      	movs	r0, #0
 800226a:	f7ff fc37 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800226e:	20e1      	movs	r0, #225	; 0xe1
 8002270:	f7ff fc24 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002274:	2000      	movs	r0, #0
 8002276:	f7ff fc31 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800227a:	2015      	movs	r0, #21
 800227c:	f7ff fc2e 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002280:	2017      	movs	r0, #23
 8002282:	f7ff fc2b 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002286:	2007      	movs	r0, #7
 8002288:	f7ff fc28 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 800228c:	2011      	movs	r0, #17
 800228e:	f7ff fc25 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002292:	2006      	movs	r0, #6
 8002294:	f7ff fc22 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002298:	202b      	movs	r0, #43	; 0x2b
 800229a:	f7ff fc1f 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800229e:	2056      	movs	r0, #86	; 0x56
 80022a0:	f7ff fc1c 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80022a4:	203c      	movs	r0, #60	; 0x3c
 80022a6:	f7ff fc19 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80022aa:	2005      	movs	r0, #5
 80022ac:	f7ff fc16 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80022b0:	2010      	movs	r0, #16
 80022b2:	f7ff fc13 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80022b6:	200f      	movs	r0, #15
 80022b8:	f7ff fc10 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80022bc:	203f      	movs	r0, #63	; 0x3f
 80022be:	f7ff fc0d 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80022c2:	203f      	movs	r0, #63	; 0x3f
 80022c4:	f7ff fc0a 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80022c8:	200f      	movs	r0, #15
 80022ca:	f7ff fc07 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80022ce:	202b      	movs	r0, #43	; 0x2b
 80022d0:	f7ff fbf4 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80022d4:	2000      	movs	r0, #0
 80022d6:	f7ff fc01 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022da:	2000      	movs	r0, #0
 80022dc:	f7ff fbfe 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80022e0:	2001      	movs	r0, #1
 80022e2:	f7ff fbfb 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80022e6:	203f      	movs	r0, #63	; 0x3f
 80022e8:	f7ff fbf8 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80022ec:	202a      	movs	r0, #42	; 0x2a
 80022ee:	f7ff fbe5 	bl	8001abc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80022f2:	2000      	movs	r0, #0
 80022f4:	f7ff fbf2 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022f8:	2000      	movs	r0, #0
 80022fa:	f7ff fbef 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022fe:	2000      	movs	r0, #0
 8002300:	f7ff fbec 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002304:	20ef      	movs	r0, #239	; 0xef
 8002306:	f7ff fbe9 	bl	8001adc <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 800230a:	2011      	movs	r0, #17
 800230c:	f7ff fbd6 	bl	8001abc <LCD_WR_REG>
	HAL_Delay(120);
 8002310:	2078      	movs	r0, #120	; 0x78
 8002312:	f001 f8e7 	bl	80034e4 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8002316:	2029      	movs	r0, #41	; 0x29
 8002318:	f7ff fbd0 	bl	8001abc <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 800231c:	2201      	movs	r2, #1
 800231e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002322:	4804      	ldr	r0, [pc, #16]	; (8002334 <lcd_init+0x2bc>)
 8002324:	f002 fbc4 	bl	8004ab0 <HAL_GPIO_WritePin>
}
 8002328:	bf00      	nop
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40020800 	.word	0x40020800
 8002330:	2000068c 	.word	0x2000068c
 8002334:	40020000 	.word	0x40020000

08002338 <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8002338:	b590      	push	{r4, r7, lr}
 800233a:	b08b      	sub	sp, #44	; 0x2c
 800233c:	af04      	add	r7, sp, #16
 800233e:	60ba      	str	r2, [r7, #8]
 8002340:	461a      	mov	r2, r3
 8002342:	4603      	mov	r3, r0
 8002344:	81fb      	strh	r3, [r7, #14]
 8002346:	460b      	mov	r3, r1
 8002348:	81bb      	strh	r3, [r7, #12]
 800234a:	4613      	mov	r3, r2
 800234c:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 800234e:	89fb      	ldrh	r3, [r7, #14]
 8002350:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8002356:	e048      	b.n	80023ea <lcd_show_string+0xb2>
		if (!bHz) {
 8002358:	7dfb      	ldrb	r3, [r7, #23]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d145      	bne.n	80023ea <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 800235e:	89fa      	ldrh	r2, [r7, #14]
 8002360:	4b26      	ldr	r3, [pc, #152]	; (80023fc <lcd_show_string+0xc4>)
 8002362:	881b      	ldrh	r3, [r3, #0]
 8002364:	4619      	mov	r1, r3
 8002366:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800236a:	085b      	lsrs	r3, r3, #1
 800236c:	b2db      	uxtb	r3, r3
 800236e:	1acb      	subs	r3, r1, r3
 8002370:	429a      	cmp	r2, r3
 8002372:	dc3f      	bgt.n	80023f4 <lcd_show_string+0xbc>
 8002374:	89ba      	ldrh	r2, [r7, #12]
 8002376:	4b21      	ldr	r3, [pc, #132]	; (80023fc <lcd_show_string+0xc4>)
 8002378:	885b      	ldrh	r3, [r3, #2]
 800237a:	4619      	mov	r1, r3
 800237c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002380:	1acb      	subs	r3, r1, r3
 8002382:	429a      	cmp	r2, r3
 8002384:	dc36      	bgt.n	80023f4 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b80      	cmp	r3, #128	; 0x80
 800238c:	d902      	bls.n	8002394 <lcd_show_string+0x5c>
				bHz = 1;
 800238e:	2301      	movs	r3, #1
 8002390:	75fb      	strb	r3, [r7, #23]
 8002392:	e02a      	b.n	80023ea <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b0d      	cmp	r3, #13
 800239a:	d10b      	bne.n	80023b4 <lcd_show_string+0x7c>
					y += sizey;
 800239c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	89bb      	ldrh	r3, [r7, #12]
 80023a4:	4413      	add	r3, r2
 80023a6:	81bb      	strh	r3, [r7, #12]
					x = x0;
 80023a8:	8abb      	ldrh	r3, [r7, #20]
 80023aa:	81fb      	strh	r3, [r7, #14]
					str++;
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	3301      	adds	r3, #1
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	e017      	b.n	80023e4 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	781a      	ldrb	r2, [r3, #0]
 80023b8:	88fc      	ldrh	r4, [r7, #6]
 80023ba:	89b9      	ldrh	r1, [r7, #12]
 80023bc:	89f8      	ldrh	r0, [r7, #14]
 80023be:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80023c2:	9302      	str	r3, [sp, #8]
 80023c4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	4623      	mov	r3, r4
 80023d0:	f7ff fc3c 	bl	8001c4c <lcd_show_char>
					x += sizey / 2;
 80023d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80023d8:	085b      	lsrs	r3, r3, #1
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	b29a      	uxth	r2, r3
 80023de:	89fb      	ldrh	r3, [r7, #14]
 80023e0:	4413      	add	r3, r2
 80023e2:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	3301      	adds	r3, #1
 80023e8:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1b2      	bne.n	8002358 <lcd_show_string+0x20>
 80023f2:	e000      	b.n	80023f6 <lcd_show_string+0xbe>
				return;
 80023f4:	bf00      	nop
			}
		}
	}
}
 80023f6:	371c      	adds	r7, #28
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd90      	pop	{r4, r7, pc}
 80023fc:	2000068c 	.word	0x2000068c

08002400 <HAL_TIM_PeriodElapsedCallback>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a04      	ldr	r2, [pc, #16]	; (8002420 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d101      	bne.n	8002416 <HAL_TIM_PeriodElapsedCallback+0x16>
		timerRun();
 8002412:	f000 fe4b 	bl	80030ac <timerRun>
	}
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40000400 	.word	0x40000400

08002424 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
	RS485_UART_Callback(huart);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 fb57 	bl	8002ae0 <RS485_UART_Callback>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002440:	f000 ffde 	bl	8003400 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002444:	f000 f850 	bl	80024e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002448:	f7ff fa58 	bl	80018fc <MX_GPIO_Init>
  MX_DMA_Init();
 800244c:	f7ff f966 	bl	800171c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002450:	f000 fec6 	bl	80031e0 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8002454:	f000 fe9a 	bl	800318c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002458:	f000 fe6e 	bl	8003138 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800245c:	f7fe ff2c 	bl	80012b8 <MX_ADC1_Init>
  MX_FSMC_Init();
 8002460:	f7ff f97c 	bl	800175c <MX_FSMC_Init>
  MX_SPI1_Init();
 8002464:	f000 fc5e 	bl	8002d24 <MX_SPI1_Init>
  MX_TIM3_Init();
 8002468:	f000 fd92 	bl	8002f90 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 800246c:	f7ff fe04 	bl	8002078 <lcd_init>
  sensor_init();
 8002470:	f000 fb6c 	bl	8002b4c <sensor_init>
  lcd_clear(BLACK);
 8002474:	2000      	movs	r0, #0
 8002476:	f7ff fb9f 	bl	8001bb8 <lcd_clear>
  HAL_TIM_Base_Start_IT(&htim3);
 800247a:	481a      	ldr	r0, [pc, #104]	; (80024e4 <main+0xa8>)
 800247c:	f003 fcb0 	bl	8005de0 <HAL_TIM_Base_Start_IT>
  setTimer(TI_BUTTON_SCAN_TIMER, TI_BUTTON_SCAN_TIME);
 8002480:	2114      	movs	r1, #20
 8002482:	2000      	movs	r0, #0
 8002484:	f000 fdfa 	bl	800307c <setTimer>
  setTimer(TI_7SEG_SCAN_TIMER, TI_7SEG_SCAN_TIME);
 8002488:	2102      	movs	r1, #2
 800248a:	2001      	movs	r0, #1
 800248c:	f000 fdf6 	bl	800307c <setTimer>
  setTimer(TI_SLAVE_READ_DATA_TIMER, TI_SLAVE_READ_DATA_TIME);
 8002490:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002494:	2003      	movs	r0, #3
 8002496:	f000 fdf1 	bl	800307c <setTimer>
  f_rs485_fsm_init();
 800249a:	f000 f97b 	bl	8002794 <f_rs485_fsm_init>
  f_slave_init_def();
 800249e:	f7fe fe93 	bl	80011c8 <f_slave_init_def>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifdef SLAVE
	  if(isFlag(TI_BUTTON_SCAN_TIMER)){
 80024a2:	2000      	movs	r0, #0
 80024a4:	f000 fe32 	bl	800310c <isFlag>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d005      	beq.n	80024ba <main+0x7e>
		  button_scan();
 80024ae:	f7ff f819 	bl	80014e4 <button_scan>
		  setTimer(TI_BUTTON_SCAN_TIMER, TI_BUTTON_SCAN_TIME);
 80024b2:	2114      	movs	r1, #20
 80024b4:	2000      	movs	r0, #0
 80024b6:	f000 fde1 	bl	800307c <setTimer>
	  }
	  if(isFlag(TI_SLAVE_READ_DATA_TIMER)){
 80024ba:	2003      	movs	r0, #3
 80024bc:	f000 fe26 	bl	800310c <isFlag>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d008      	beq.n	80024d8 <main+0x9c>
		  sensor_read();
 80024c6:	f000 fb4f 	bl	8002b68 <sensor_read>
		  f_display_slave_value_def();
 80024ca:	f7fe fdd5 	bl	8001078 <f_display_slave_value_def>
		  setTimer(TI_SLAVE_READ_DATA_TIMER, TI_SLAVE_READ_DATA_TIME);
 80024ce:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80024d2:	2003      	movs	r0, #3
 80024d4:	f000 fdd2 	bl	800307c <setTimer>
	  }
	  f_slave_behavior_def();
 80024d8:	f7fe fe9e 	bl	8001218 <f_slave_behavior_def>
	  f_rs485_fsm();
 80024dc:	f000 f974 	bl	80027c8 <f_rs485_fsm>
	  if(isFlag(TI_BUTTON_SCAN_TIMER)){
 80024e0:	e7df      	b.n	80024a2 <main+0x66>
 80024e2:	bf00      	nop
 80024e4:	20000980 	.word	0x20000980

080024e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b094      	sub	sp, #80	; 0x50
 80024ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024ee:	f107 0320 	add.w	r3, r7, #32
 80024f2:	2230      	movs	r2, #48	; 0x30
 80024f4:	2100      	movs	r1, #0
 80024f6:	4618      	mov	r0, r3
 80024f8:	f005 f9e6 	bl	80078c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024fc:	f107 030c 	add.w	r3, r7, #12
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800250c:	2300      	movs	r3, #0
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	4b28      	ldr	r3, [pc, #160]	; (80025b4 <SystemClock_Config+0xcc>)
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	4a27      	ldr	r2, [pc, #156]	; (80025b4 <SystemClock_Config+0xcc>)
 8002516:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800251a:	6413      	str	r3, [r2, #64]	; 0x40
 800251c:	4b25      	ldr	r3, [pc, #148]	; (80025b4 <SystemClock_Config+0xcc>)
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002528:	2300      	movs	r3, #0
 800252a:	607b      	str	r3, [r7, #4]
 800252c:	4b22      	ldr	r3, [pc, #136]	; (80025b8 <SystemClock_Config+0xd0>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a21      	ldr	r2, [pc, #132]	; (80025b8 <SystemClock_Config+0xd0>)
 8002532:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002536:	6013      	str	r3, [r2, #0]
 8002538:	4b1f      	ldr	r3, [pc, #124]	; (80025b8 <SystemClock_Config+0xd0>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002544:	2302      	movs	r3, #2
 8002546:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002548:	2301      	movs	r3, #1
 800254a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800254c:	2310      	movs	r3, #16
 800254e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002550:	2302      	movs	r3, #2
 8002552:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002554:	2300      	movs	r3, #0
 8002556:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002558:	2308      	movs	r3, #8
 800255a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800255c:	23a8      	movs	r3, #168	; 0xa8
 800255e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002560:	2302      	movs	r3, #2
 8002562:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002564:	2304      	movs	r3, #4
 8002566:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002568:	f107 0320 	add.w	r3, r7, #32
 800256c:	4618      	mov	r0, r3
 800256e:	f002 fab9 	bl	8004ae4 <HAL_RCC_OscConfig>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002578:	f000 f820 	bl	80025bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800257c:	230f      	movs	r3, #15
 800257e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002580:	2302      	movs	r3, #2
 8002582:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002588:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800258c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800258e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002592:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002594:	f107 030c 	add.w	r3, r7, #12
 8002598:	2105      	movs	r1, #5
 800259a:	4618      	mov	r0, r3
 800259c:	f002 fd1a 	bl	8004fd4 <HAL_RCC_ClockConfig>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80025a6:	f000 f809 	bl	80025bc <Error_Handler>
  }
}
 80025aa:	bf00      	nop
 80025ac:	3750      	adds	r7, #80	; 0x50
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40023800 	.word	0x40023800
 80025b8:	40007000 	.word	0x40007000

080025bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025c0:	b672      	cpsid	i
}
 80025c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025c4:	e7fe      	b.n	80025c4 <Error_Handler+0x8>
	...

080025c8 <uart_Rs232SendString>:
};

// FOR DEBUG
#define DEBUG 1
uint8_t msg[100];
void uart_Rs232SendString(uint8_t* str){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*)msg, sprintf((void*)msg,"%s",str), HAL_MAX_DELAY);
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	4908      	ldr	r1, [pc, #32]	; (80025f4 <uart_Rs232SendString+0x2c>)
 80025d4:	4808      	ldr	r0, [pc, #32]	; (80025f8 <uart_Rs232SendString+0x30>)
 80025d6:	f005 f957 	bl	8007888 <siprintf>
 80025da:	4603      	mov	r3, r0
 80025dc:	b29a      	uxth	r2, r3
 80025de:	f04f 33ff 	mov.w	r3, #4294967295
 80025e2:	4905      	ldr	r1, [pc, #20]	; (80025f8 <uart_Rs232SendString+0x30>)
 80025e4:	4805      	ldr	r0, [pc, #20]	; (80025fc <uart_Rs232SendString+0x34>)
 80025e6:	f004 f871 	bl	80066cc <HAL_UART_Transmit>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	08008228 	.word	0x08008228
 80025f8:	20000694 	.word	0x20000694
 80025fc:	20000a18 	.word	0x20000a18

08002600 <_is_character_received>:
	}
	return 0;
}

uint8_t _is_character_received()
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
	if (_character_received_flag == 1)
 8002604:	4b07      	ldr	r3, [pc, #28]	; (8002624 <_is_character_received+0x24>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d104      	bne.n	8002616 <_is_character_received+0x16>
	{
		_character_received_flag = 0;
 800260c:	4b05      	ldr	r3, [pc, #20]	; (8002624 <_is_character_received+0x24>)
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]
		return 1;
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <_is_character_received+0x18>
	}
	return 0;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	20000914 	.word	0x20000914

08002628 <_is_transmit>:

uint8_t _is_transmit()
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
	if (_transmit_flag == 1)
 800262c:	4b07      	ldr	r3, [pc, #28]	; (800264c <_is_transmit+0x24>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d104      	bne.n	800263e <_is_transmit+0x16>
	{
		_transmit_flag = 0;
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <_is_transmit+0x24>)
 8002636:	2200      	movs	r2, #0
 8002638:	701a      	strb	r2, [r3, #0]
		return 1;
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <_is_transmit+0x18>
	}
	return 0;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000915 	.word	0x20000915

08002650 <_crc_checking>:

uint8_t _crc_checking()
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
	if (_receive_index - 2 >= 0)
 8002656:	4b16      	ldr	r3, [pc, #88]	; (80026b0 <_crc_checking+0x60>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d922      	bls.n	80026a4 <_crc_checking+0x54>
	{
		uint16_t crc = crc16(_receive_buffer, _receive_index - 2);
 800265e:	4b14      	ldr	r3, [pc, #80]	; (80026b0 <_crc_checking+0x60>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	b29b      	uxth	r3, r3
 8002664:	3b02      	subs	r3, #2
 8002666:	b29b      	uxth	r3, r3
 8002668:	4619      	mov	r1, r3
 800266a:	4812      	ldr	r0, [pc, #72]	; (80026b4 <_crc_checking+0x64>)
 800266c:	f7ff f826 	bl	80016bc <crc16>
 8002670:	4603      	mov	r3, r0
 8002672:	80fb      	strh	r3, [r7, #6]
		uint8_t crc_high = (crc >> 8) & 0xFF;
 8002674:	88fb      	ldrh	r3, [r7, #6]
 8002676:	0a1b      	lsrs	r3, r3, #8
 8002678:	b29b      	uxth	r3, r3
 800267a:	717b      	strb	r3, [r7, #5]
		uint8_t crc_low = crc & 0xFF;
 800267c:	88fb      	ldrh	r3, [r7, #6]
 800267e:	713b      	strb	r3, [r7, #4]
		if (crc_low == _receive_buffer[_receive_index - 2] && crc_high == _receive_buffer[_receive_index - 1])
 8002680:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <_crc_checking+0x60>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	3b02      	subs	r3, #2
 8002686:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <_crc_checking+0x64>)
 8002688:	5cd3      	ldrb	r3, [r2, r3]
 800268a:	793a      	ldrb	r2, [r7, #4]
 800268c:	429a      	cmp	r2, r3
 800268e:	d109      	bne.n	80026a4 <_crc_checking+0x54>
 8002690:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <_crc_checking+0x60>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	3b01      	subs	r3, #1
 8002696:	4a07      	ldr	r2, [pc, #28]	; (80026b4 <_crc_checking+0x64>)
 8002698:	5cd3      	ldrb	r3, [r2, r3]
 800269a:	797a      	ldrb	r2, [r7, #5]
 800269c:	429a      	cmp	r2, r3
 800269e:	d101      	bne.n	80026a4 <_crc_checking+0x54>
		{
			return 1;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e000      	b.n	80026a6 <_crc_checking+0x56>
		}
	}

	return 0;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	2000080c 	.word	0x2000080c
 80026b4:	2000070c 	.word	0x2000070c

080026b8 <f_rs485_init>:
 * @param flag_rx: flag for receive callback fsm
 * @param rx_size: the size of receive command for callback fsm
 * @retval: None
 */
void f_rs485_init(UART_HandleTypeDef *huart, uint8_t *receive_buffer, uint8_t *flag_rx, uint16_t *rx_size)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
 80026c4:	603b      	str	r3, [r7, #0]
	_huart_callback = huart;
 80026c6:	4a09      	ldr	r2, [pc, #36]	; (80026ec <f_rs485_init+0x34>)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6013      	str	r3, [r2, #0]
	_receive_buffer_callback = receive_buffer;
 80026cc:	4a08      	ldr	r2, [pc, #32]	; (80026f0 <f_rs485_init+0x38>)
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	6013      	str	r3, [r2, #0]
	_flag_rx_callback = flag_rx;
 80026d2:	4a08      	ldr	r2, [pc, #32]	; (80026f4 <f_rs485_init+0x3c>)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6013      	str	r3, [r2, #0]
	_rx_size_callback = rx_size;
 80026d8:	4a07      	ldr	r2, [pc, #28]	; (80026f8 <f_rs485_init+0x40>)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	6013      	str	r3, [r2, #0]
}
 80026de:	bf00      	nop
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	200006f8 	.word	0x200006f8
 80026f0:	200006fc 	.word	0x200006fc
 80026f4:	20000700 	.word	0x20000700
 80026f8:	20000704 	.word	0x20000704

080026fc <f_rs485_send_cmd>:
 * @param tx_buffer_without_crc: transmit buffer address, maxsize is 254
 * @param tx_size_without_crc: number of bytes transmit, max is 254
 * @retval: None
 */
void f_rs485_send_cmd(uint8_t *tx_buffer_without_crc, uint8_t tx_size_without_crc)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	70fb      	strb	r3, [r7, #3]
	if (tx_size_without_crc > 254) return;
 8002708:	78fb      	ldrb	r3, [r7, #3]
 800270a:	2bff      	cmp	r3, #255	; 0xff
 800270c:	d038      	beq.n	8002780 <f_rs485_send_cmd+0x84>

	for (int i = 0; i < tx_size_without_crc; i++)
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	e00b      	b.n	800272c <f_rs485_send_cmd+0x30>
	{
		_transmit_buffer[i] = tx_buffer_without_crc[i];
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	4413      	add	r3, r2
 800271a:	7819      	ldrb	r1, [r3, #0]
 800271c:	4a1a      	ldr	r2, [pc, #104]	; (8002788 <f_rs485_send_cmd+0x8c>)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	4413      	add	r3, r2
 8002722:	460a      	mov	r2, r1
 8002724:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < tx_size_without_crc; i++)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	3301      	adds	r3, #1
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	78fb      	ldrb	r3, [r7, #3]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	429a      	cmp	r2, r3
 8002732:	dbef      	blt.n	8002714 <f_rs485_send_cmd+0x18>
	}
	//	sprintf((void*)transmit_buffer,"%s",cmd_without_crc);
	_transmit_size = tx_size_without_crc;
 8002734:	4a15      	ldr	r2, [pc, #84]	; (800278c <f_rs485_send_cmd+0x90>)
 8002736:	78fb      	ldrb	r3, [r7, #3]
 8002738:	7013      	strb	r3, [r2, #0]

	uint16_t crc = crc16(_transmit_buffer, _transmit_size);
 800273a:	4b14      	ldr	r3, [pc, #80]	; (800278c <f_rs485_send_cmd+0x90>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	b29b      	uxth	r3, r3
 8002740:	4619      	mov	r1, r3
 8002742:	4811      	ldr	r0, [pc, #68]	; (8002788 <f_rs485_send_cmd+0x8c>)
 8002744:	f7fe ffba 	bl	80016bc <crc16>
 8002748:	4603      	mov	r3, r0
 800274a:	817b      	strh	r3, [r7, #10]
	_transmit_buffer[_transmit_size] = (uint8_t)(crc & 0x00FF); // CRC low
 800274c:	4b0f      	ldr	r3, [pc, #60]	; (800278c <f_rs485_send_cmd+0x90>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	461a      	mov	r2, r3
 8002752:	897b      	ldrh	r3, [r7, #10]
 8002754:	b2d9      	uxtb	r1, r3
 8002756:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <f_rs485_send_cmd+0x8c>)
 8002758:	5499      	strb	r1, [r3, r2]
	_transmit_buffer[_transmit_size + 1] = (uint8_t)((crc >> 8) & 0x00FF); // CRC high
 800275a:	897b      	ldrh	r3, [r7, #10]
 800275c:	0a1b      	lsrs	r3, r3, #8
 800275e:	b29a      	uxth	r2, r3
 8002760:	4b0a      	ldr	r3, [pc, #40]	; (800278c <f_rs485_send_cmd+0x90>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	3301      	adds	r3, #1
 8002766:	b2d1      	uxtb	r1, r2
 8002768:	4a07      	ldr	r2, [pc, #28]	; (8002788 <f_rs485_send_cmd+0x8c>)
 800276a:	54d1      	strb	r1, [r2, r3]

	_transmit_size += 2;
 800276c:	4b07      	ldr	r3, [pc, #28]	; (800278c <f_rs485_send_cmd+0x90>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	3302      	adds	r3, #2
 8002772:	b2da      	uxtb	r2, r3
 8002774:	4b05      	ldr	r3, [pc, #20]	; (800278c <f_rs485_send_cmd+0x90>)
 8002776:	701a      	strb	r2, [r3, #0]
	_transmit_flag = 1;
 8002778:	4b05      	ldr	r3, [pc, #20]	; (8002790 <f_rs485_send_cmd+0x94>)
 800277a:	2201      	movs	r2, #1
 800277c:	701a      	strb	r2, [r3, #0]
 800277e:	e000      	b.n	8002782 <f_rs485_send_cmd+0x86>
	if (tx_size_without_crc > 254) return;
 8002780:	bf00      	nop
}
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20000810 	.word	0x20000810
 800278c:	20000910 	.word	0x20000910
 8002790:	20000915 	.word	0x20000915

08002794 <f_rs485_fsm_init>:

void f_rs485_fsm_init()
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
	// DEBUG
	if (DEBUG) uart_Rs232SendString((uint8_t*)"FSM_INIT\n\r");
 8002798:	4807      	ldr	r0, [pc, #28]	; (80027b8 <f_rs485_fsm_init+0x24>)
 800279a:	f7ff ff15 	bl	80025c8 <uart_Rs232SendString>
	// END DEBUG
	HAL_GPIO_WritePin(EN_RS485_GPIO_Port, EN_RS485_Pin, 0);
 800279e:	2200      	movs	r2, #0
 80027a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027a4:	4805      	ldr	r0, [pc, #20]	; (80027bc <f_rs485_fsm_init+0x28>)
 80027a6:	f002 f983 	bl	8004ab0 <HAL_GPIO_WritePin>
	HAL_UART_Receive_IT(&huart3, &_receive_byte_buffer, 1);
 80027aa:	2201      	movs	r2, #1
 80027ac:	4904      	ldr	r1, [pc, #16]	; (80027c0 <f_rs485_fsm_init+0x2c>)
 80027ae:	4805      	ldr	r0, [pc, #20]	; (80027c4 <f_rs485_fsm_init+0x30>)
 80027b0:	f004 f817 	bl	80067e2 <HAL_UART_Receive_IT>
}
 80027b4:	bf00      	nop
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	0800822c 	.word	0x0800822c
 80027bc:	40020000 	.word	0x40020000
 80027c0:	20000708 	.word	0x20000708
 80027c4:	20000aa8 	.word	0x20000aa8

080027c8 <f_rs485_fsm>:
/*
 * @brief: RS485 Finite State Machine, this must be put in while loop
 * @retval: None
 */
void f_rs485_fsm()
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
	switch (MODBUS485_STATE) {
 80027ce:	4b66      	ldr	r3, [pc, #408]	; (8002968 <f_rs485_fsm+0x1a0>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b05      	cmp	r3, #5
 80027d4:	f200 80b8 	bhi.w	8002948 <f_rs485_fsm+0x180>
 80027d8:	a201      	add	r2, pc, #4	; (adr r2, 80027e0 <f_rs485_fsm+0x18>)
 80027da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027de:	bf00      	nop
 80027e0:	080027f9 	.word	0x080027f9
 80027e4:	08002809 	.word	0x08002809
 80027e8:	0800283b 	.word	0x0800283b
 80027ec:	08002895 	.word	0x08002895
 80027f0:	080028b1 	.word	0x080028b1
 80027f4:	080028e1 	.word	0x080028e1
		case RS485_SUPER_INIT:
			_f_rs485_super_init();
 80027f8:	f000 f8ce 	bl	8002998 <_f_rs485_super_init>

			if (1) // CHANGE STATE -> RS485_INIT
			{
				_f_init_rs485_init();
 80027fc:	f000 f8d4 	bl	80029a8 <_f_init_rs485_init>
				MODBUS485_STATE = RS485_INIT;
 8002800:	4b59      	ldr	r3, [pc, #356]	; (8002968 <f_rs485_fsm+0x1a0>)
 8002802:	2201      	movs	r2, #1
 8002804:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002806:	e0aa      	b.n	800295e <f_rs485_fsm+0x196>
		case RS485_INIT:
			_f_rs485_init();
 8002808:	f000 f8dc 	bl	80029c4 <_f_rs485_init>

			if (isFlag(TI_RS485_T35_TIMER)) // CHANGE STATE -> RS485_IDLE
 800280c:	2008      	movs	r0, #8
 800280e:	f000 fc7d 	bl	800310c <isFlag>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d004      	beq.n	8002822 <f_rs485_fsm+0x5a>
			{
				_f_init_rs485_idle();
 8002818:	f000 f8dc 	bl	80029d4 <_f_init_rs485_idle>
				MODBUS485_STATE = RS485_IDLE;
 800281c:	4b52      	ldr	r3, [pc, #328]	; (8002968 <f_rs485_fsm+0x1a0>)
 800281e:	2202      	movs	r2, #2
 8002820:	701a      	strb	r2, [r3, #0]
			}
			if (_is_character_received()) // CHANGE STATE -> RS485_INIT
 8002822:	f7ff feed 	bl	8002600 <_is_character_received>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 808f 	beq.w	800294c <f_rs485_fsm+0x184>
			{
				_f_init_rs485_init();
 800282e:	f000 f8bb 	bl	80029a8 <_f_init_rs485_init>
				MODBUS485_STATE = RS485_INIT;
 8002832:	4b4d      	ldr	r3, [pc, #308]	; (8002968 <f_rs485_fsm+0x1a0>)
 8002834:	2201      	movs	r2, #1
 8002836:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002838:	e088      	b.n	800294c <f_rs485_fsm+0x184>
		case RS485_IDLE:
			_f_rs485_idle();
 800283a:	f000 f8df 	bl	80029fc <_f_rs485_idle>

			if (_is_transmit()) // CHANGE STATE -> RS485_TRANSMIT
 800283e:	f7ff fef3 	bl	8002628 <_is_transmit>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d01a      	beq.n	800287e <f_rs485_fsm+0xb6>
			{
				HAL_GPIO_WritePin(EN_RS485_GPIO_Port, EN_RS485_Pin, 1);
 8002848:	2201      	movs	r2, #1
 800284a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800284e:	4847      	ldr	r0, [pc, #284]	; (800296c <f_rs485_fsm+0x1a4>)
 8002850:	f002 f92e 	bl	8004ab0 <HAL_GPIO_WritePin>
				HAL_UART_Transmit(_huart_callback, _transmit_buffer, _transmit_size, HAL_MAX_DELAY);
 8002854:	4b46      	ldr	r3, [pc, #280]	; (8002970 <f_rs485_fsm+0x1a8>)
 8002856:	6818      	ldr	r0, [r3, #0]
 8002858:	4b46      	ldr	r3, [pc, #280]	; (8002974 <f_rs485_fsm+0x1ac>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	b29a      	uxth	r2, r3
 800285e:	f04f 33ff 	mov.w	r3, #4294967295
 8002862:	4945      	ldr	r1, [pc, #276]	; (8002978 <f_rs485_fsm+0x1b0>)
 8002864:	f003 ff32 	bl	80066cc <HAL_UART_Transmit>
				HAL_GPIO_WritePin(EN_RS485_GPIO_Port, EN_RS485_Pin, 0);
 8002868:	2200      	movs	r2, #0
 800286a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800286e:	483f      	ldr	r0, [pc, #252]	; (800296c <f_rs485_fsm+0x1a4>)
 8002870:	f002 f91e 	bl	8004ab0 <HAL_GPIO_WritePin>
				_f_init_rs485_transmit();
 8002874:	f000 f8ca 	bl	8002a0c <_f_init_rs485_transmit>
				MODBUS485_STATE = RS485_TRANSMIT;
 8002878:	4b3b      	ldr	r3, [pc, #236]	; (8002968 <f_rs485_fsm+0x1a0>)
 800287a:	2203      	movs	r2, #3
 800287c:	701a      	strb	r2, [r3, #0]
			}
			if (_is_character_received()) // CHANGE STATE -> RS485_RECEIVE
 800287e:	f7ff febf 	bl	8002600 <_is_character_received>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d063      	beq.n	8002950 <f_rs485_fsm+0x188>
			{
				_f_init_rs485_receive();
 8002888:	f000 f8d6 	bl	8002a38 <_f_init_rs485_receive>
				MODBUS485_STATE = RS485_RECEIVE;
 800288c:	4b36      	ldr	r3, [pc, #216]	; (8002968 <f_rs485_fsm+0x1a0>)
 800288e:	2204      	movs	r2, #4
 8002890:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002892:	e05d      	b.n	8002950 <f_rs485_fsm+0x188>
		case RS485_TRANSMIT:
			_f_rs485_transmit();
 8002894:	f000 f8c8 	bl	8002a28 <_f_rs485_transmit>

			if (isFlag(TI_RS485_T35_TIMER)) // CHANGE STATE -> IDLE
 8002898:	2008      	movs	r0, #8
 800289a:	f000 fc37 	bl	800310c <isFlag>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d057      	beq.n	8002954 <f_rs485_fsm+0x18c>
			{
				_f_init_rs485_idle();
 80028a4:	f000 f896 	bl	80029d4 <_f_init_rs485_idle>
				MODBUS485_STATE = RS485_IDLE;
 80028a8:	4b2f      	ldr	r3, [pc, #188]	; (8002968 <f_rs485_fsm+0x1a0>)
 80028aa:	2202      	movs	r2, #2
 80028ac:	701a      	strb	r2, [r3, #0]
			}
			break;
 80028ae:	e051      	b.n	8002954 <f_rs485_fsm+0x18c>
		case RS485_RECEIVE:
			_f_rs485_receive();
 80028b0:	f000 f8d4 	bl	8002a5c <_f_rs485_receive>

			if (_is_character_received()) // CHANGE STATE -> RS485_RECEIVE
 80028b4:	f7ff fea4 	bl	8002600 <_is_character_received>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d004      	beq.n	80028c8 <f_rs485_fsm+0x100>
			{
				_f_init_rs485_receive();
 80028be:	f000 f8bb 	bl	8002a38 <_f_init_rs485_receive>
				MODBUS485_STATE = RS485_RECEIVE;
 80028c2:	4b29      	ldr	r3, [pc, #164]	; (8002968 <f_rs485_fsm+0x1a0>)
 80028c4:	2204      	movs	r2, #4
 80028c6:	701a      	strb	r2, [r3, #0]
			}
			if (isFlag(TI_RS485_T15_TIMER)) // CHANGE STATE -> RS485_WAITING_CONTROL
 80028c8:	2007      	movs	r0, #7
 80028ca:	f000 fc1f 	bl	800310c <isFlag>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d041      	beq.n	8002958 <f_rs485_fsm+0x190>
			{
				_f_init_rs485_waiting_control();
 80028d4:	f000 f8ca 	bl	8002a6c <_f_init_rs485_waiting_control>
				MODBUS485_STATE = RS485_WAITING_CONTROL;
 80028d8:	4b23      	ldr	r3, [pc, #140]	; (8002968 <f_rs485_fsm+0x1a0>)
 80028da:	2205      	movs	r2, #5
 80028dc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80028de:	e03b      	b.n	8002958 <f_rs485_fsm+0x190>
		case RS485_WAITING_CONTROL:
			_f_rs485_waiting_control();
 80028e0:	f000 f8d2 	bl	8002a88 <_f_rs485_waiting_control>

			if (isFlag(TI_RS485_T35_TIMER)) // CHANGE STATE -> RS485_IDLE
 80028e4:	2008      	movs	r0, #8
 80028e6:	f000 fc11 	bl	800310c <isFlag>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d035      	beq.n	800295c <f_rs485_fsm+0x194>
			{
				if (FRAME_STATUS == FRAME_OK)
 80028f0:	4b22      	ldr	r3, [pc, #136]	; (800297c <f_rs485_fsm+0x1b4>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d121      	bne.n	800293c <f_rs485_fsm+0x174>
				{
					if (DEBUG) uart_Rs232SendString((uint8_t*)"S: FRAME_OK\n\r");
 80028f8:	4821      	ldr	r0, [pc, #132]	; (8002980 <f_rs485_fsm+0x1b8>)
 80028fa:	f7ff fe65 	bl	80025c8 <uart_Rs232SendString>

					// COPY content in _receive_buffer to _receive_buffer_callback
					for (int i = 0; i < _receive_index; i++)
 80028fe:	2300      	movs	r3, #0
 8002900:	607b      	str	r3, [r7, #4]
 8002902:	e00b      	b.n	800291c <f_rs485_fsm+0x154>
					{
						_receive_buffer_callback[i] = _receive_buffer[i];
 8002904:	4b1f      	ldr	r3, [pc, #124]	; (8002984 <f_rs485_fsm+0x1bc>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4413      	add	r3, r2
 800290c:	491e      	ldr	r1, [pc, #120]	; (8002988 <f_rs485_fsm+0x1c0>)
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	440a      	add	r2, r1
 8002912:	7812      	ldrb	r2, [r2, #0]
 8002914:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < _receive_index; i++)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3301      	adds	r3, #1
 800291a:	607b      	str	r3, [r7, #4]
 800291c:	4b1b      	ldr	r3, [pc, #108]	; (800298c <f_rs485_fsm+0x1c4>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4293      	cmp	r3, r2
 8002926:	dbed      	blt.n	8002904 <f_rs485_fsm+0x13c>
					}

					*_flag_rx_callback = 1;
 8002928:	4b19      	ldr	r3, [pc, #100]	; (8002990 <f_rs485_fsm+0x1c8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2201      	movs	r2, #1
 800292e:	701a      	strb	r2, [r3, #0]
					*_rx_size_callback = _receive_index;
 8002930:	4b16      	ldr	r3, [pc, #88]	; (800298c <f_rs485_fsm+0x1c4>)
 8002932:	781a      	ldrb	r2, [r3, #0]
 8002934:	4b17      	ldr	r3, [pc, #92]	; (8002994 <f_rs485_fsm+0x1cc>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	b292      	uxth	r2, r2
 800293a:	801a      	strh	r2, [r3, #0]
				}

				_f_init_rs485_idle();
 800293c:	f000 f84a 	bl	80029d4 <_f_init_rs485_idle>
				MODBUS485_STATE = RS485_IDLE;
 8002940:	4b09      	ldr	r3, [pc, #36]	; (8002968 <f_rs485_fsm+0x1a0>)
 8002942:	2202      	movs	r2, #2
 8002944:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002946:	e009      	b.n	800295c <f_rs485_fsm+0x194>
		default:
			break;
 8002948:	bf00      	nop
 800294a:	e008      	b.n	800295e <f_rs485_fsm+0x196>
			break;
 800294c:	bf00      	nop
 800294e:	e006      	b.n	800295e <f_rs485_fsm+0x196>
			break;
 8002950:	bf00      	nop
 8002952:	e004      	b.n	800295e <f_rs485_fsm+0x196>
			break;
 8002954:	bf00      	nop
 8002956:	e002      	b.n	800295e <f_rs485_fsm+0x196>
			break;
 8002958:	bf00      	nop
 800295a:	e000      	b.n	800295e <f_rs485_fsm+0x196>
			break;
 800295c:	bf00      	nop
	}
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000913 	.word	0x20000913
 800296c:	40020000 	.word	0x40020000
 8002970:	200006f8 	.word	0x200006f8
 8002974:	20000910 	.word	0x20000910
 8002978:	20000810 	.word	0x20000810
 800297c:	20000220 	.word	0x20000220
 8002980:	08008238 	.word	0x08008238
 8002984:	200006fc 	.word	0x200006fc
 8002988:	2000070c 	.word	0x2000070c
 800298c:	2000080c 	.word	0x2000080c
 8002990:	20000700 	.word	0x20000700
 8002994:	20000704 	.word	0x20000704

08002998 <_f_rs485_super_init>:
	// END DEBUG
	// Do not thing
}

void _f_rs485_super_init()
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
	// Do not thing
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <_f_init_rs485_init>:

void _f_init_rs485_init()
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
	// DEBUG
	if (DEBUG) uart_Rs232SendString((uint8_t*)"S: INIT\n\r");
 80029ac:	4804      	ldr	r0, [pc, #16]	; (80029c0 <_f_init_rs485_init+0x18>)
 80029ae:	f7ff fe0b 	bl	80025c8 <uart_Rs232SendString>
	// END DEBUG
	setTimer(TI_RS485_T35_TIMER, TI_RS485_T35_TIME);
 80029b2:	2104      	movs	r1, #4
 80029b4:	2008      	movs	r0, #8
 80029b6:	f000 fb61 	bl	800307c <setTimer>
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	08008258 	.word	0x08008258

080029c4 <_f_rs485_init>:

void _f_rs485_init()
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
	// Do not thing
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
	...

080029d4 <_f_init_rs485_idle>:

void _f_init_rs485_idle()
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
	// DEBUG
	if (DEBUG) uart_Rs232SendString((uint8_t*)"S: IDLE\n\r");
 80029d8:	4805      	ldr	r0, [pc, #20]	; (80029f0 <_f_init_rs485_idle+0x1c>)
 80029da:	f7ff fdf5 	bl	80025c8 <uart_Rs232SendString>
	// END DEBUG
	_transmit_flag = 0;
 80029de:	4b05      	ldr	r3, [pc, #20]	; (80029f4 <_f_init_rs485_idle+0x20>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]
	_receive_index = 0;
 80029e4:	4b04      	ldr	r3, [pc, #16]	; (80029f8 <_f_init_rs485_idle+0x24>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	08008264 	.word	0x08008264
 80029f4:	20000915 	.word	0x20000915
 80029f8:	2000080c 	.word	0x2000080c

080029fc <_f_rs485_idle>:

void _f_rs485_idle()
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
	// Do not thing
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <_f_init_rs485_transmit>:

void _f_init_rs485_transmit()
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
	// DEBUG
	if (DEBUG) uart_Rs232SendString((uint8_t*)"S: TRANS\n\r");
 8002a10:	4804      	ldr	r0, [pc, #16]	; (8002a24 <_f_init_rs485_transmit+0x18>)
 8002a12:	f7ff fdd9 	bl	80025c8 <uart_Rs232SendString>
	// END DEBUG
	setTimer(TI_RS485_T35_TIMER, TI_RS485_T35_TIME);
 8002a16:	2104      	movs	r1, #4
 8002a18:	2008      	movs	r0, #8
 8002a1a:	f000 fb2f 	bl	800307c <setTimer>
}
 8002a1e:	bf00      	nop
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	08008270 	.word	0x08008270

08002a28 <_f_rs485_transmit>:

void _f_rs485_transmit()
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
	// Do not thing
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
	...

08002a38 <_f_init_rs485_receive>:

void _f_init_rs485_receive()
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
	// DEBUG
	if (DEBUG) uart_Rs232SendString((uint8_t*)"S: RECEI\n\r");
 8002a3c:	4806      	ldr	r0, [pc, #24]	; (8002a58 <_f_init_rs485_receive+0x20>)
 8002a3e:	f7ff fdc3 	bl	80025c8 <uart_Rs232SendString>
	// END DEBUG
	setTimer(TI_RS485_T35_TIMER, TI_RS485_T35_TIME);
 8002a42:	2104      	movs	r1, #4
 8002a44:	2008      	movs	r0, #8
 8002a46:	f000 fb19 	bl	800307c <setTimer>
	setTimer(TI_RS485_T15_TIMER, TI_RS485_T15_TIME);
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	2007      	movs	r0, #7
 8002a4e:	f000 fb15 	bl	800307c <setTimer>
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	0800827c 	.word	0x0800827c

08002a5c <_f_rs485_receive>:

void _f_rs485_receive()
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
	// Do not thing
}
 8002a60:	bf00      	nop
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
	...

08002a6c <_f_init_rs485_waiting_control>:

void _f_init_rs485_waiting_control()
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
	// DEBUG
	if (DEBUG) uart_Rs232SendString((uint8_t*)"S: WAIT\n\r");
 8002a70:	4803      	ldr	r0, [pc, #12]	; (8002a80 <_f_init_rs485_waiting_control+0x14>)
 8002a72:	f7ff fda9 	bl	80025c8 <uart_Rs232SendString>
	// END DEBUG
	_isCRCChecking = 0;
 8002a76:	4b03      	ldr	r3, [pc, #12]	; (8002a84 <_f_init_rs485_waiting_control+0x18>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	701a      	strb	r2, [r3, #0]
}
 8002a7c:	bf00      	nop
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	08008288 	.word	0x08008288
 8002a84:	20000912 	.word	0x20000912

08002a88 <_f_rs485_waiting_control>:

void _f_rs485_waiting_control()
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
	if (_is_character_received())
 8002a8c:	f7ff fdb8 	bl	8002600 <_is_character_received>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <_f_rs485_waiting_control+0x14>
	{
		FRAME_STATUS = FRAME_NOT_OK;
 8002a96:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <_f_rs485_waiting_control+0x48>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	701a      	strb	r2, [r3, #0]
	}

	if (_isCRCChecking == 0)
 8002a9c:	4b0d      	ldr	r3, [pc, #52]	; (8002ad4 <_f_rs485_waiting_control+0x4c>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d112      	bne.n	8002aca <_f_rs485_waiting_control+0x42>
	{
		// CHECK SLAVE ADDRESS if needed
		if (_crc_checking())
 8002aa4:	f7ff fdd4 	bl	8002650 <_crc_checking>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d003      	beq.n	8002ab6 <_f_rs485_waiting_control+0x2e>
		{
			FRAME_STATUS = FRAME_OK;
 8002aae:	4b08      	ldr	r3, [pc, #32]	; (8002ad0 <_f_rs485_waiting_control+0x48>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]
 8002ab4:	e002      	b.n	8002abc <_f_rs485_waiting_control+0x34>
		}
		else
		{
			FRAME_STATUS = FRAME_NOT_OK;
 8002ab6:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <_f_rs485_waiting_control+0x48>)
 8002ab8:	2201      	movs	r2, #1
 8002aba:	701a      	strb	r2, [r3, #0]
		}
		_frame_size = _receive_index;
 8002abc:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <_f_rs485_waiting_control+0x50>)
 8002abe:	781a      	ldrb	r2, [r3, #0]
 8002ac0:	4b06      	ldr	r3, [pc, #24]	; (8002adc <_f_rs485_waiting_control+0x54>)
 8002ac2:	701a      	strb	r2, [r3, #0]
		_isCRCChecking = 1;
 8002ac4:	4b03      	ldr	r3, [pc, #12]	; (8002ad4 <_f_rs485_waiting_control+0x4c>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	701a      	strb	r2, [r3, #0]
	}
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000220 	.word	0x20000220
 8002ad4:	20000912 	.word	0x20000912
 8002ad8:	2000080c 	.word	0x2000080c
 8002adc:	20000911 	.word	0x20000911

08002ae0 <RS485_UART_Callback>:

void RS485_UART_Callback(UART_HandleTypeDef *huart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a10      	ldr	r2, [pc, #64]	; (8002b30 <RS485_UART_Callback+0x50>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d119      	bne.n	8002b26 <RS485_UART_Callback+0x46>
	{
		_receive_buffer[_receive_index++] = _receive_byte_buffer;
 8002af2:	4b10      	ldr	r3, [pc, #64]	; (8002b34 <RS485_UART_Callback+0x54>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	b2d1      	uxtb	r1, r2
 8002afa:	4a0e      	ldr	r2, [pc, #56]	; (8002b34 <RS485_UART_Callback+0x54>)
 8002afc:	7011      	strb	r1, [r2, #0]
 8002afe:	461a      	mov	r2, r3
 8002b00:	4b0d      	ldr	r3, [pc, #52]	; (8002b38 <RS485_UART_Callback+0x58>)
 8002b02:	7819      	ldrb	r1, [r3, #0]
 8002b04:	4b0d      	ldr	r3, [pc, #52]	; (8002b3c <RS485_UART_Callback+0x5c>)
 8002b06:	5499      	strb	r1, [r3, r2]
		_character_received_flag = 1;
 8002b08:	4b0d      	ldr	r3, [pc, #52]	; (8002b40 <RS485_UART_Callback+0x60>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	701a      	strb	r2, [r3, #0]
		// DEBUG
		HAL_UART_Transmit(&huart1, &_receive_byte_buffer, 1, HAL_MAX_DELAY);
 8002b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b12:	2201      	movs	r2, #1
 8002b14:	4908      	ldr	r1, [pc, #32]	; (8002b38 <RS485_UART_Callback+0x58>)
 8002b16:	480b      	ldr	r0, [pc, #44]	; (8002b44 <RS485_UART_Callback+0x64>)
 8002b18:	f003 fdd8 	bl	80066cc <HAL_UART_Transmit>
		// END DEBUG

		HAL_UART_Receive_IT(&huart3, &_receive_byte_buffer, 1);
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	4906      	ldr	r1, [pc, #24]	; (8002b38 <RS485_UART_Callback+0x58>)
 8002b20:	4809      	ldr	r0, [pc, #36]	; (8002b48 <RS485_UART_Callback+0x68>)
 8002b22:	f003 fe5e 	bl	80067e2 <HAL_UART_Receive_IT>
	}
}
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40004800 	.word	0x40004800
 8002b34:	2000080c 	.word	0x2000080c
 8002b38:	20000708 	.word	0x20000708
 8002b3c:	2000070c 	.word	0x2000070c
 8002b40:	20000914 	.word	0x20000914
 8002b44:	20000a18 	.word	0x20000a18
 8002b48:	20000aa8 	.word	0x20000aa8

08002b4c <sensor_init>:

/* Variables */
uint16_t adc_receive[5];

/* Functions */
void sensor_init() {
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (void*) adc_receive, 5);
 8002b50:	2205      	movs	r2, #5
 8002b52:	4903      	ldr	r1, [pc, #12]	; (8002b60 <sensor_init+0x14>)
 8002b54:	4803      	ldr	r0, [pc, #12]	; (8002b64 <sensor_init+0x18>)
 8002b56:	f000 fd2d 	bl	80035b4 <HAL_ADC_Start_DMA>
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000918 	.word	0x20000918
 8002b64:	200004cc 	.word	0x200004cc

08002b68 <sensor_read>:

void sensor_read() {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_receive, 5);
 8002b6c:	2205      	movs	r2, #5
 8002b6e:	4903      	ldr	r1, [pc, #12]	; (8002b7c <sensor_read+0x14>)
 8002b70:	4803      	ldr	r0, [pc, #12]	; (8002b80 <sensor_read+0x18>)
 8002b72:	f000 fd1f 	bl	80035b4 <HAL_ADC_Start_DMA>
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000918 	.word	0x20000918
 8002b80:	200004cc 	.word	0x200004cc

08002b84 <sensor_get_light>:

uint16_t sensor_get_light() {
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
	return adc_receive[2];
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <sensor_get_light+0x14>)
 8002b8a:	889b      	ldrh	r3, [r3, #4]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000918 	.word	0x20000918

08002b9c <sensor_get_potentiometer>:

uint16_t sensor_get_potentiometer() {
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8002ba0:	4b03      	ldr	r3, [pc, #12]	; (8002bb0 <sensor_get_potentiometer+0x14>)
 8002ba2:	88db      	ldrh	r3, [r3, #6]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	20000918 	.word	0x20000918
 8002bb4:	00000000 	.word	0x00000000

08002bb8 <sensor_get_voltage>:

float sensor_get_voltage() {
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
	return ((float) adc_receive[0] * 3.3 * 12) / (4095 * 1.565);
 8002bbc:	4b1a      	ldr	r3, [pc, #104]	; (8002c28 <sensor_get_voltage+0x70>)
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	ee07 3a90 	vmov	s15, r3
 8002bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bc8:	ee17 0a90 	vmov	r0, s15
 8002bcc:	f7fd fcb4 	bl	8000538 <__aeabi_f2d>
 8002bd0:	a311      	add	r3, pc, #68	; (adr r3, 8002c18 <sensor_get_voltage+0x60>)
 8002bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd6:	f7fd fd07 	bl	80005e8 <__aeabi_dmul>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4610      	mov	r0, r2
 8002be0:	4619      	mov	r1, r3
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <sensor_get_voltage+0x74>)
 8002be8:	f7fd fcfe 	bl	80005e8 <__aeabi_dmul>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4610      	mov	r0, r2
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	a30a      	add	r3, pc, #40	; (adr r3, 8002c20 <sensor_get_voltage+0x68>)
 8002bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfa:	f7fd fe1f 	bl	800083c <__aeabi_ddiv>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	460b      	mov	r3, r1
 8002c02:	4610      	mov	r0, r2
 8002c04:	4619      	mov	r1, r3
 8002c06:	f7fd ff01 	bl	8000a0c <__aeabi_d2f>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	ee07 3a90 	vmov	s15, r3
}
 8002c10:	eeb0 0a67 	vmov.f32	s0, s15
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	66666666 	.word	0x66666666
 8002c1c:	400a6666 	.word	0x400a6666
 8002c20:	cccccccd 	.word	0xcccccccd
 8002c24:	40b908ac 	.word	0x40b908ac
 8002c28:	20000918 	.word	0x20000918
 8002c2c:	40280000 	.word	0x40280000

08002c30 <sensor_get_current>:

float sensor_get_current() {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
	return (((float) adc_receive[1] * 3.3 * 1000) / (4095 * 0.647) - 2.5) * 5
 8002c34:	4b28      	ldr	r3, [pc, #160]	; (8002cd8 <sensor_get_current+0xa8>)
 8002c36:	885b      	ldrh	r3, [r3, #2]
 8002c38:	ee07 3a90 	vmov	s15, r3
 8002c3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c40:	ee17 0a90 	vmov	r0, s15
 8002c44:	f7fd fc78 	bl	8000538 <__aeabi_f2d>
 8002c48:	a31f      	add	r3, pc, #124	; (adr r3, 8002cc8 <sensor_get_current+0x98>)
 8002c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4e:	f7fd fccb 	bl	80005e8 <__aeabi_dmul>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4610      	mov	r0, r2
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f04f 0200 	mov.w	r2, #0
 8002c5e:	4b1f      	ldr	r3, [pc, #124]	; (8002cdc <sensor_get_current+0xac>)
 8002c60:	f7fd fcc2 	bl	80005e8 <__aeabi_dmul>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
 8002c68:	4610      	mov	r0, r2
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	a318      	add	r3, pc, #96	; (adr r3, 8002cd0 <sensor_get_current+0xa0>)
 8002c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c72:	f7fd fde3 	bl	800083c <__aeabi_ddiv>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	4610      	mov	r0, r2
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	4b17      	ldr	r3, [pc, #92]	; (8002ce0 <sensor_get_current+0xb0>)
 8002c84:	f7fd faf8 	bl	8000278 <__aeabi_dsub>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <sensor_get_current+0xb4>)
 8002c96:	f7fd fca7 	bl	80005e8 <__aeabi_dmul>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	4610      	mov	r0, r2
 8002ca0:	4619      	mov	r1, r3
			/ 2.5;
 8002ca2:	f04f 0200 	mov.w	r2, #0
 8002ca6:	4b0e      	ldr	r3, [pc, #56]	; (8002ce0 <sensor_get_current+0xb0>)
 8002ca8:	f7fd fdc8 	bl	800083c <__aeabi_ddiv>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4610      	mov	r0, r2
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	f7fd feaa 	bl	8000a0c <__aeabi_d2f>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	ee07 3a90 	vmov	s15, r3
}
 8002cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	f3af 8000 	nop.w
 8002cc8:	66666666 	.word	0x66666666
 8002ccc:	400a6666 	.word	0x400a6666
 8002cd0:	147ae148 	.word	0x147ae148
 8002cd4:	40a4b2ee 	.word	0x40a4b2ee
 8002cd8:	20000918 	.word	0x20000918
 8002cdc:	408f4000 	.word	0x408f4000
 8002ce0:	40040000 	.word	0x40040000
 8002ce4:	40140000 	.word	0x40140000

08002ce8 <sensor_get_temperature>:

float sensor_get_temperature() {
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
	return ((float) adc_receive[4] * 330) / (4095);
 8002cec:	4b0a      	ldr	r3, [pc, #40]	; (8002d18 <sensor_get_temperature+0x30>)
 8002cee:	891b      	ldrh	r3, [r3, #8]
 8002cf0:	ee07 3a90 	vmov	s15, r3
 8002cf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cf8:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002d1c <sensor_get_temperature+0x34>
 8002cfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d00:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002d20 <sensor_get_temperature+0x38>
 8002d04:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002d08:	eef0 7a66 	vmov.f32	s15, s13
}
 8002d0c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	20000918 	.word	0x20000918
 8002d1c:	43a50000 	.word	0x43a50000
 8002d20:	457ff000 	.word	0x457ff000

08002d24 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d28:	4b17      	ldr	r3, [pc, #92]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d2a:	4a18      	ldr	r2, [pc, #96]	; (8002d8c <MX_SPI1_Init+0x68>)
 8002d2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d2e:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d36:	4b14      	ldr	r3, [pc, #80]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d3c:	4b12      	ldr	r3, [pc, #72]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d42:	4b11      	ldr	r3, [pc, #68]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d48:	4b0f      	ldr	r3, [pc, #60]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d56:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d5c:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d62:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d68:	4b07      	ldr	r3, [pc, #28]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d6e:	4b06      	ldr	r3, [pc, #24]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d70:	220a      	movs	r2, #10
 8002d72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d74:	4804      	ldr	r0, [pc, #16]	; (8002d88 <MX_SPI1_Init+0x64>)
 8002d76:	f002 fb0d 	bl	8005394 <HAL_SPI_Init>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d80:	f7ff fc1c 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d84:	bf00      	nop
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000924 	.word	0x20000924
 8002d8c:	40013000 	.word	0x40013000

08002d90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08a      	sub	sp, #40	; 0x28
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	60da      	str	r2, [r3, #12]
 8002da6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a19      	ldr	r2, [pc, #100]	; (8002e14 <HAL_SPI_MspInit+0x84>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d12b      	bne.n	8002e0a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	613b      	str	r3, [r7, #16]
 8002db6:	4b18      	ldr	r3, [pc, #96]	; (8002e18 <HAL_SPI_MspInit+0x88>)
 8002db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dba:	4a17      	ldr	r2, [pc, #92]	; (8002e18 <HAL_SPI_MspInit+0x88>)
 8002dbc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8002dc2:	4b15      	ldr	r3, [pc, #84]	; (8002e18 <HAL_SPI_MspInit+0x88>)
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	4b11      	ldr	r3, [pc, #68]	; (8002e18 <HAL_SPI_MspInit+0x88>)
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd6:	4a10      	ldr	r2, [pc, #64]	; (8002e18 <HAL_SPI_MspInit+0x88>)
 8002dd8:	f043 0302 	orr.w	r3, r3, #2
 8002ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dde:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <HAL_SPI_MspInit+0x88>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002dea:	2338      	movs	r3, #56	; 0x38
 8002dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dee:	2302      	movs	r3, #2
 8002df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df6:	2303      	movs	r3, #3
 8002df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002dfa:	2305      	movs	r3, #5
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dfe:	f107 0314 	add.w	r3, r7, #20
 8002e02:	4619      	mov	r1, r3
 8002e04:	4805      	ldr	r0, [pc, #20]	; (8002e1c <HAL_SPI_MspInit+0x8c>)
 8002e06:	f001 fcb7 	bl	8004778 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	3728      	adds	r7, #40	; 0x28
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	40013000 	.word	0x40013000
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40020400 	.word	0x40020400

08002e20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <HAL_MspInit+0x4c>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2e:	4a0f      	ldr	r2, [pc, #60]	; (8002e6c <HAL_MspInit+0x4c>)
 8002e30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e34:	6453      	str	r3, [r2, #68]	; 0x44
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <HAL_MspInit+0x4c>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e3e:	607b      	str	r3, [r7, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	603b      	str	r3, [r7, #0]
 8002e46:	4b09      	ldr	r3, [pc, #36]	; (8002e6c <HAL_MspInit+0x4c>)
 8002e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4a:	4a08      	ldr	r2, [pc, #32]	; (8002e6c <HAL_MspInit+0x4c>)
 8002e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e50:	6413      	str	r3, [r2, #64]	; 0x40
 8002e52:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <HAL_MspInit+0x4c>)
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e5a:	603b      	str	r3, [r7, #0]
 8002e5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	40023800 	.word	0x40023800

08002e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e74:	e7fe      	b.n	8002e74 <NMI_Handler+0x4>

08002e76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e76:	b480      	push	{r7}
 8002e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e7a:	e7fe      	b.n	8002e7a <HardFault_Handler+0x4>

08002e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e80:	e7fe      	b.n	8002e80 <MemManage_Handler+0x4>

08002e82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e82:	b480      	push	{r7}
 8002e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e86:	e7fe      	b.n	8002e86 <BusFault_Handler+0x4>

08002e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e8c:	e7fe      	b.n	8002e8c <UsageFault_Handler+0x4>

08002e8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ebc:	f000 faf2 	bl	80034a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ec0:	bf00      	nop
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ec8:	4802      	ldr	r0, [pc, #8]	; (8002ed4 <TIM3_IRQHandler+0x10>)
 8002eca:	f002 fff9 	bl	8005ec0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	20000980 	.word	0x20000980

08002ed8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002edc:	4802      	ldr	r0, [pc, #8]	; (8002ee8 <USART3_IRQHandler+0x10>)
 8002ede:	f003 fca5 	bl	800682c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20000aa8 	.word	0x20000aa8

08002eec <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ef0:	4802      	ldr	r0, [pc, #8]	; (8002efc <DMA2_Stream0_IRQHandler+0x10>)
 8002ef2:	f001 f9d7 	bl	80042a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	20000514 	.word	0x20000514

08002f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f08:	4a14      	ldr	r2, [pc, #80]	; (8002f5c <_sbrk+0x5c>)
 8002f0a:	4b15      	ldr	r3, [pc, #84]	; (8002f60 <_sbrk+0x60>)
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f14:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <_sbrk+0x64>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d102      	bne.n	8002f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f1c:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <_sbrk+0x64>)
 8002f1e:	4a12      	ldr	r2, [pc, #72]	; (8002f68 <_sbrk+0x68>)
 8002f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <_sbrk+0x64>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4413      	add	r3, r2
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d207      	bcs.n	8002f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f30:	f004 fcd2 	bl	80078d8 <__errno>
 8002f34:	4603      	mov	r3, r0
 8002f36:	220c      	movs	r2, #12
 8002f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3e:	e009      	b.n	8002f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <_sbrk+0x64>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f46:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <_sbrk+0x64>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	4a05      	ldr	r2, [pc, #20]	; (8002f64 <_sbrk+0x64>)
 8002f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f52:	68fb      	ldr	r3, [r7, #12]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3718      	adds	r7, #24
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20020000 	.word	0x20020000
 8002f60:	00000400 	.word	0x00000400
 8002f64:	2000097c 	.word	0x2000097c
 8002f68:	20000c40 	.word	0x20000c40

08002f6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f70:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <SystemInit+0x20>)
 8002f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f76:	4a05      	ldr	r2, [pc, #20]	; (8002f8c <SystemInit+0x20>)
 8002f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	e000ed00 	.word	0xe000ed00

08002f90 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f96:	f107 0308 	add.w	r3, r7, #8
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	605a      	str	r2, [r3, #4]
 8002fa0:	609a      	str	r2, [r3, #8]
 8002fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002fac:	4b1d      	ldr	r3, [pc, #116]	; (8003024 <MX_TIM3_Init+0x94>)
 8002fae:	4a1e      	ldr	r2, [pc, #120]	; (8003028 <MX_TIM3_Init+0x98>)
 8002fb0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 839;
 8002fb2:	4b1c      	ldr	r3, [pc, #112]	; (8003024 <MX_TIM3_Init+0x94>)
 8002fb4:	f240 3247 	movw	r2, #839	; 0x347
 8002fb8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fba:	4b1a      	ldr	r3, [pc, #104]	; (8003024 <MX_TIM3_Init+0x94>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002fc0:	4b18      	ldr	r3, [pc, #96]	; (8003024 <MX_TIM3_Init+0x94>)
 8002fc2:	2263      	movs	r2, #99	; 0x63
 8002fc4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc6:	4b17      	ldr	r3, [pc, #92]	; (8003024 <MX_TIM3_Init+0x94>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fcc:	4b15      	ldr	r3, [pc, #84]	; (8003024 <MX_TIM3_Init+0x94>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fd2:	4814      	ldr	r0, [pc, #80]	; (8003024 <MX_TIM3_Init+0x94>)
 8002fd4:	f002 feb4 	bl	8005d40 <HAL_TIM_Base_Init>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002fde:	f7ff faed 	bl	80025bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fe2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fe6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fe8:	f107 0308 	add.w	r3, r7, #8
 8002fec:	4619      	mov	r1, r3
 8002fee:	480d      	ldr	r0, [pc, #52]	; (8003024 <MX_TIM3_Init+0x94>)
 8002ff0:	f003 f856 	bl	80060a0 <HAL_TIM_ConfigClockSource>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002ffa:	f7ff fadf 	bl	80025bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ffe:	2300      	movs	r3, #0
 8003000:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003002:	2300      	movs	r3, #0
 8003004:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003006:	463b      	mov	r3, r7
 8003008:	4619      	mov	r1, r3
 800300a:	4806      	ldr	r0, [pc, #24]	; (8003024 <MX_TIM3_Init+0x94>)
 800300c:	f003 fa7e 	bl	800650c <HAL_TIMEx_MasterConfigSynchronization>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003016:	f7ff fad1 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800301a:	bf00      	nop
 800301c:	3718      	adds	r7, #24
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	20000980 	.word	0x20000980
 8003028:	40000400 	.word	0x40000400

0800302c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a0e      	ldr	r2, [pc, #56]	; (8003074 <HAL_TIM_Base_MspInit+0x48>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d115      	bne.n	800306a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b0d      	ldr	r3, [pc, #52]	; (8003078 <HAL_TIM_Base_MspInit+0x4c>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	4a0c      	ldr	r2, [pc, #48]	; (8003078 <HAL_TIM_Base_MspInit+0x4c>)
 8003048:	f043 0302 	orr.w	r3, r3, #2
 800304c:	6413      	str	r3, [r2, #64]	; 0x40
 800304e:	4b0a      	ldr	r3, [pc, #40]	; (8003078 <HAL_TIM_Base_MspInit+0x4c>)
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800305a:	2200      	movs	r2, #0
 800305c:	2100      	movs	r1, #0
 800305e:	201d      	movs	r0, #29
 8003060:	f000 ff51 	bl	8003f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003064:	201d      	movs	r0, #29
 8003066:	f000 ff6a 	bl	8003f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800306a:	bf00      	nop
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40000400 	.word	0x40000400
 8003078:	40023800 	.word	0x40023800

0800307c <setTimer>:
#include "timer.h"

struct TimerStruct timer[10];

void setTimer(int idx, int counter)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
	timer[idx].counter = counter / TICK;
 8003086:	4908      	ldr	r1, [pc, #32]	; (80030a8 <setTimer+0x2c>)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	timer[idx].flag = 0;
 8003090:	4a05      	ldr	r2, [pc, #20]	; (80030a8 <setTimer+0x2c>)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	4413      	add	r3, r2
 8003098:	2200      	movs	r2, #0
 800309a:	605a      	str	r2, [r3, #4]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	200009c8 	.word	0x200009c8

080030ac <timerRun>:

void timerRun()
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; ++i)
 80030b2:	2300      	movs	r3, #0
 80030b4:	607b      	str	r3, [r7, #4]
 80030b6:	e01d      	b.n	80030f4 <timerRun+0x48>
	{
		if (timer[i].counter > 0)
 80030b8:	4a13      	ldr	r2, [pc, #76]	; (8003108 <timerRun+0x5c>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	dd14      	ble.n	80030ee <timerRun+0x42>
		{
			--timer[i].counter;
 80030c4:	4a10      	ldr	r2, [pc, #64]	; (8003108 <timerRun+0x5c>)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80030cc:	1e5a      	subs	r2, r3, #1
 80030ce:	490e      	ldr	r1, [pc, #56]	; (8003108 <timerRun+0x5c>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			if (timer[i].counter <= 0)
 80030d6:	4a0c      	ldr	r2, [pc, #48]	; (8003108 <timerRun+0x5c>)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	dc05      	bgt.n	80030ee <timerRun+0x42>
			{
				timer[i].flag = 1;
 80030e2:	4a09      	ldr	r2, [pc, #36]	; (8003108 <timerRun+0x5c>)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4413      	add	r3, r2
 80030ea:	2201      	movs	r2, #1
 80030ec:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < 10; ++i)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	3301      	adds	r3, #1
 80030f2:	607b      	str	r3, [r7, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b09      	cmp	r3, #9
 80030f8:	ddde      	ble.n	80030b8 <timerRun+0xc>
			}
		}
	}
}
 80030fa:	bf00      	nop
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	200009c8 	.word	0x200009c8

0800310c <isFlag>:

int isFlag(int idx)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
	if (timer[idx].flag)
 8003114:	4a07      	ldr	r2, [pc, #28]	; (8003134 <isFlag+0x28>)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	00db      	lsls	r3, r3, #3
 800311a:	4413      	add	r3, r2
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <isFlag+0x1a>
	{
		return 1;
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <isFlag+0x1c>
	}
	return 0;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	200009c8 	.word	0x200009c8

08003138 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800313c:	4b11      	ldr	r3, [pc, #68]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 800313e:	4a12      	ldr	r2, [pc, #72]	; (8003188 <MX_USART1_UART_Init+0x50>)
 8003140:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003142:	4b10      	ldr	r3, [pc, #64]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 8003144:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003148:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 800314c:	2200      	movs	r2, #0
 800314e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003150:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 8003152:	2200      	movs	r2, #0
 8003154:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 8003158:	2200      	movs	r2, #0
 800315a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800315c:	4b09      	ldr	r3, [pc, #36]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 800315e:	220c      	movs	r2, #12
 8003160:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003162:	4b08      	ldr	r3, [pc, #32]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 8003164:	2200      	movs	r2, #0
 8003166:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003168:	4b06      	ldr	r3, [pc, #24]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 800316a:	2200      	movs	r2, #0
 800316c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800316e:	4805      	ldr	r0, [pc, #20]	; (8003184 <MX_USART1_UART_Init+0x4c>)
 8003170:	f003 fa5c 	bl	800662c <HAL_UART_Init>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800317a:	f7ff fa1f 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000a18 	.word	0x20000a18
 8003188:	40011000 	.word	0x40011000

0800318c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003190:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 8003192:	4a12      	ldr	r2, [pc, #72]	; (80031dc <MX_USART2_UART_Init+0x50>)
 8003194:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 8003198:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800319c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800319e:	4b0e      	ldr	r3, [pc, #56]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031a4:	4b0c      	ldr	r3, [pc, #48]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031aa:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031b0:	4b09      	ldr	r3, [pc, #36]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 80031b2:	220c      	movs	r2, #12
 80031b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031b6:	4b08      	ldr	r3, [pc, #32]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031bc:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 80031be:	2200      	movs	r2, #0
 80031c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031c2:	4805      	ldr	r0, [pc, #20]	; (80031d8 <MX_USART2_UART_Init+0x4c>)
 80031c4:	f003 fa32 	bl	800662c <HAL_UART_Init>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80031ce:	f7ff f9f5 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000a60 	.word	0x20000a60
 80031dc:	40004400 	.word	0x40004400

080031e0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80031e4:	4b11      	ldr	r3, [pc, #68]	; (800322c <MX_USART3_UART_Init+0x4c>)
 80031e6:	4a12      	ldr	r2, [pc, #72]	; (8003230 <MX_USART3_UART_Init+0x50>)
 80031e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80031ea:	4b10      	ldr	r3, [pc, #64]	; (800322c <MX_USART3_UART_Init+0x4c>)
 80031ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80031f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80031f2:	4b0e      	ldr	r3, [pc, #56]	; (800322c <MX_USART3_UART_Init+0x4c>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80031f8:	4b0c      	ldr	r3, [pc, #48]	; (800322c <MX_USART3_UART_Init+0x4c>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80031fe:	4b0b      	ldr	r3, [pc, #44]	; (800322c <MX_USART3_UART_Init+0x4c>)
 8003200:	2200      	movs	r2, #0
 8003202:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003204:	4b09      	ldr	r3, [pc, #36]	; (800322c <MX_USART3_UART_Init+0x4c>)
 8003206:	220c      	movs	r2, #12
 8003208:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800320a:	4b08      	ldr	r3, [pc, #32]	; (800322c <MX_USART3_UART_Init+0x4c>)
 800320c:	2200      	movs	r2, #0
 800320e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003210:	4b06      	ldr	r3, [pc, #24]	; (800322c <MX_USART3_UART_Init+0x4c>)
 8003212:	2200      	movs	r2, #0
 8003214:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003216:	4805      	ldr	r0, [pc, #20]	; (800322c <MX_USART3_UART_Init+0x4c>)
 8003218:	f003 fa08 	bl	800662c <HAL_UART_Init>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003222:	f7ff f9cb 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003226:	bf00      	nop
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	20000aa8 	.word	0x20000aa8
 8003230:	40004800 	.word	0x40004800

08003234 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08e      	sub	sp, #56	; 0x38
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
 800324a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a50      	ldr	r2, [pc, #320]	; (8003394 <HAL_UART_MspInit+0x160>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d12d      	bne.n	80032b2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	623b      	str	r3, [r7, #32]
 800325a:	4b4f      	ldr	r3, [pc, #316]	; (8003398 <HAL_UART_MspInit+0x164>)
 800325c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325e:	4a4e      	ldr	r2, [pc, #312]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003260:	f043 0310 	orr.w	r3, r3, #16
 8003264:	6453      	str	r3, [r2, #68]	; 0x44
 8003266:	4b4c      	ldr	r3, [pc, #304]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326a:	f003 0310 	and.w	r3, r3, #16
 800326e:	623b      	str	r3, [r7, #32]
 8003270:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	61fb      	str	r3, [r7, #28]
 8003276:	4b48      	ldr	r3, [pc, #288]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	4a47      	ldr	r2, [pc, #284]	; (8003398 <HAL_UART_MspInit+0x164>)
 800327c:	f043 0301 	orr.w	r3, r3, #1
 8003280:	6313      	str	r3, [r2, #48]	; 0x30
 8003282:	4b45      	ldr	r3, [pc, #276]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	61fb      	str	r3, [r7, #28]
 800328c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800328e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003292:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003294:	2302      	movs	r3, #2
 8003296:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003298:	2300      	movs	r3, #0
 800329a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800329c:	2303      	movs	r3, #3
 800329e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032a0:	2307      	movs	r3, #7
 80032a2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032a8:	4619      	mov	r1, r3
 80032aa:	483c      	ldr	r0, [pc, #240]	; (800339c <HAL_UART_MspInit+0x168>)
 80032ac:	f001 fa64 	bl	8004778 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80032b0:	e06b      	b.n	800338a <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3a      	ldr	r2, [pc, #232]	; (80033a0 <HAL_UART_MspInit+0x16c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d12c      	bne.n	8003316 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80032bc:	2300      	movs	r3, #0
 80032be:	61bb      	str	r3, [r7, #24]
 80032c0:	4b35      	ldr	r3, [pc, #212]	; (8003398 <HAL_UART_MspInit+0x164>)
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	4a34      	ldr	r2, [pc, #208]	; (8003398 <HAL_UART_MspInit+0x164>)
 80032c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032ca:	6413      	str	r3, [r2, #64]	; 0x40
 80032cc:	4b32      	ldr	r3, [pc, #200]	; (8003398 <HAL_UART_MspInit+0x164>)
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d4:	61bb      	str	r3, [r7, #24]
 80032d6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	4b2e      	ldr	r3, [pc, #184]	; (8003398 <HAL_UART_MspInit+0x164>)
 80032de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e0:	4a2d      	ldr	r2, [pc, #180]	; (8003398 <HAL_UART_MspInit+0x164>)
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	6313      	str	r3, [r2, #48]	; 0x30
 80032e8:	4b2b      	ldr	r3, [pc, #172]	; (8003398 <HAL_UART_MspInit+0x164>)
 80032ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032f4:	230c      	movs	r3, #12
 80032f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f8:	2302      	movs	r3, #2
 80032fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fc:	2300      	movs	r3, #0
 80032fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003300:	2303      	movs	r3, #3
 8003302:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003304:	2307      	movs	r3, #7
 8003306:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003308:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800330c:	4619      	mov	r1, r3
 800330e:	4823      	ldr	r0, [pc, #140]	; (800339c <HAL_UART_MspInit+0x168>)
 8003310:	f001 fa32 	bl	8004778 <HAL_GPIO_Init>
}
 8003314:	e039      	b.n	800338a <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART3)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a22      	ldr	r2, [pc, #136]	; (80033a4 <HAL_UART_MspInit+0x170>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d134      	bne.n	800338a <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003320:	2300      	movs	r3, #0
 8003322:	613b      	str	r3, [r7, #16]
 8003324:	4b1c      	ldr	r3, [pc, #112]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	4a1b      	ldr	r2, [pc, #108]	; (8003398 <HAL_UART_MspInit+0x164>)
 800332a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800332e:	6413      	str	r3, [r2, #64]	; 0x40
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]
 8003340:	4b15      	ldr	r3, [pc, #84]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003344:	4a14      	ldr	r2, [pc, #80]	; (8003398 <HAL_UART_MspInit+0x164>)
 8003346:	f043 0304 	orr.w	r3, r3, #4
 800334a:	6313      	str	r3, [r2, #48]	; 0x30
 800334c:	4b12      	ldr	r3, [pc, #72]	; (8003398 <HAL_UART_MspInit+0x164>)
 800334e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	60fb      	str	r3, [r7, #12]
 8003356:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003358:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800335c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800335e:	2302      	movs	r3, #2
 8003360:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003362:	2300      	movs	r3, #0
 8003364:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003366:	2303      	movs	r3, #3
 8003368:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800336a:	2307      	movs	r3, #7
 800336c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800336e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003372:	4619      	mov	r1, r3
 8003374:	480c      	ldr	r0, [pc, #48]	; (80033a8 <HAL_UART_MspInit+0x174>)
 8003376:	f001 f9ff 	bl	8004778 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800337a:	2200      	movs	r2, #0
 800337c:	2100      	movs	r1, #0
 800337e:	2027      	movs	r0, #39	; 0x27
 8003380:	f000 fdc1 	bl	8003f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003384:	2027      	movs	r0, #39	; 0x27
 8003386:	f000 fdda 	bl	8003f3e <HAL_NVIC_EnableIRQ>
}
 800338a:	bf00      	nop
 800338c:	3738      	adds	r7, #56	; 0x38
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40011000 	.word	0x40011000
 8003398:	40023800 	.word	0x40023800
 800339c:	40020000 	.word	0x40020000
 80033a0:	40004400 	.word	0x40004400
 80033a4:	40004800 	.word	0x40004800
 80033a8:	40020800 	.word	0x40020800

080033ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80033ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80033b0:	f7ff fddc 	bl	8002f6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033b4:	480c      	ldr	r0, [pc, #48]	; (80033e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033b6:	490d      	ldr	r1, [pc, #52]	; (80033ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033b8:	4a0d      	ldr	r2, [pc, #52]	; (80033f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033bc:	e002      	b.n	80033c4 <LoopCopyDataInit>

080033be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033c2:	3304      	adds	r3, #4

080033c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033c8:	d3f9      	bcc.n	80033be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ca:	4a0a      	ldr	r2, [pc, #40]	; (80033f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033cc:	4c0a      	ldr	r4, [pc, #40]	; (80033f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80033ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033d0:	e001      	b.n	80033d6 <LoopFillZerobss>

080033d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033d4:	3204      	adds	r2, #4

080033d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033d8:	d3fb      	bcc.n	80033d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033da:	f004 fa83 	bl	80078e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033de:	f7ff f82d 	bl	800243c <main>
  bx  lr    
 80033e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80033e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033ec:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 80033f0:	0800b278 	.word	0x0800b278
  ldr r2, =_sbss
 80033f4:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 80033f8:	20000c3c 	.word	0x20000c3c

080033fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033fc:	e7fe      	b.n	80033fc <ADC_IRQHandler>
	...

08003400 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003404:	4b0e      	ldr	r3, [pc, #56]	; (8003440 <HAL_Init+0x40>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a0d      	ldr	r2, [pc, #52]	; (8003440 <HAL_Init+0x40>)
 800340a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800340e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003410:	4b0b      	ldr	r3, [pc, #44]	; (8003440 <HAL_Init+0x40>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <HAL_Init+0x40>)
 8003416:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800341a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800341c:	4b08      	ldr	r3, [pc, #32]	; (8003440 <HAL_Init+0x40>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a07      	ldr	r2, [pc, #28]	; (8003440 <HAL_Init+0x40>)
 8003422:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003426:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003428:	2003      	movs	r0, #3
 800342a:	f000 fd61 	bl	8003ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800342e:	200f      	movs	r0, #15
 8003430:	f000 f808 	bl	8003444 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003434:	f7ff fcf4 	bl	8002e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40023c00 	.word	0x40023c00

08003444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800344c:	4b12      	ldr	r3, [pc, #72]	; (8003498 <HAL_InitTick+0x54>)
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	4b12      	ldr	r3, [pc, #72]	; (800349c <HAL_InitTick+0x58>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	4619      	mov	r1, r3
 8003456:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800345a:	fbb3 f3f1 	udiv	r3, r3, r1
 800345e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003462:	4618      	mov	r0, r3
 8003464:	f000 fd79 	bl	8003f5a <HAL_SYSTICK_Config>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e00e      	b.n	8003490 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b0f      	cmp	r3, #15
 8003476:	d80a      	bhi.n	800348e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003478:	2200      	movs	r2, #0
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	f04f 30ff 	mov.w	r0, #4294967295
 8003480:	f000 fd41 	bl	8003f06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003484:	4a06      	ldr	r2, [pc, #24]	; (80034a0 <HAL_InitTick+0x5c>)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
 800348c:	e000      	b.n	8003490 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
}
 8003490:	4618      	mov	r0, r3
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20000224 	.word	0x20000224
 800349c:	2000022c 	.word	0x2000022c
 80034a0:	20000228 	.word	0x20000228

080034a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034a8:	4b06      	ldr	r3, [pc, #24]	; (80034c4 <HAL_IncTick+0x20>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <HAL_IncTick+0x24>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4413      	add	r3, r2
 80034b4:	4a04      	ldr	r2, [pc, #16]	; (80034c8 <HAL_IncTick+0x24>)
 80034b6:	6013      	str	r3, [r2, #0]
}
 80034b8:	bf00      	nop
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	2000022c 	.word	0x2000022c
 80034c8:	20000af0 	.word	0x20000af0

080034cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  return uwTick;
 80034d0:	4b03      	ldr	r3, [pc, #12]	; (80034e0 <HAL_GetTick+0x14>)
 80034d2:	681b      	ldr	r3, [r3, #0]
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	20000af0 	.word	0x20000af0

080034e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034ec:	f7ff ffee 	bl	80034cc <HAL_GetTick>
 80034f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034fc:	d005      	beq.n	800350a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034fe:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <HAL_Delay+0x44>)
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	461a      	mov	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	4413      	add	r3, r2
 8003508:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800350a:	bf00      	nop
 800350c:	f7ff ffde 	bl	80034cc <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	429a      	cmp	r2, r3
 800351a:	d8f7      	bhi.n	800350c <HAL_Delay+0x28>
  {
  }
}
 800351c:	bf00      	nop
 800351e:	bf00      	nop
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	2000022c 	.word	0x2000022c

0800352c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e033      	b.n	80035aa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	2b00      	cmp	r3, #0
 8003548:	d109      	bne.n	800355e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7fd ff36 	bl	80013bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f003 0310 	and.w	r3, r3, #16
 8003566:	2b00      	cmp	r3, #0
 8003568:	d118      	bne.n	800359c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003572:	f023 0302 	bic.w	r3, r3, #2
 8003576:	f043 0202 	orr.w	r2, r3, #2
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fa68 	bl	8003a54 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	f023 0303 	bic.w	r3, r3, #3
 8003592:	f043 0201 	orr.w	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	641a      	str	r2, [r3, #64]	; 0x40
 800359a:	e001      	b.n	80035a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
	...

080035b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d101      	bne.n	80035d2 <HAL_ADC_Start_DMA+0x1e>
 80035ce:	2302      	movs	r3, #2
 80035d0:	e0e9      	b.n	80037a6 <HAL_ADC_Start_DMA+0x1f2>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d018      	beq.n	800361a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0201 	orr.w	r2, r2, #1
 80035f6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035f8:	4b6d      	ldr	r3, [pc, #436]	; (80037b0 <HAL_ADC_Start_DMA+0x1fc>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a6d      	ldr	r2, [pc, #436]	; (80037b4 <HAL_ADC_Start_DMA+0x200>)
 80035fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003602:	0c9a      	lsrs	r2, r3, #18
 8003604:	4613      	mov	r3, r2
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	4413      	add	r3, r2
 800360a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800360c:	e002      	b.n	8003614 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	3b01      	subs	r3, #1
 8003612:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f9      	bne.n	800360e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003624:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003628:	d107      	bne.n	800363a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003638:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b01      	cmp	r3, #1
 8003646:	f040 80a1 	bne.w	800378c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003652:	f023 0301 	bic.w	r3, r3, #1
 8003656:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003668:	2b00      	cmp	r3, #0
 800366a:	d007      	beq.n	800367c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003670:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003674:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003688:	d106      	bne.n	8003698 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368e:	f023 0206 	bic.w	r2, r3, #6
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	645a      	str	r2, [r3, #68]	; 0x44
 8003696:	e002      	b.n	800369e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036a6:	4b44      	ldr	r3, [pc, #272]	; (80037b8 <HAL_ADC_Start_DMA+0x204>)
 80036a8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ae:	4a43      	ldr	r2, [pc, #268]	; (80037bc <HAL_ADC_Start_DMA+0x208>)
 80036b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b6:	4a42      	ldr	r2, [pc, #264]	; (80037c0 <HAL_ADC_Start_DMA+0x20c>)
 80036b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036be:	4a41      	ldr	r2, [pc, #260]	; (80037c4 <HAL_ADC_Start_DMA+0x210>)
 80036c0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80036ca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685a      	ldr	r2, [r3, #4]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80036da:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ea:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	334c      	adds	r3, #76	; 0x4c
 80036f6:	4619      	mov	r1, r3
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f000 fce8 	bl	80040d0 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f003 031f 	and.w	r3, r3, #31
 8003708:	2b00      	cmp	r3, #0
 800370a:	d12a      	bne.n	8003762 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a2d      	ldr	r2, [pc, #180]	; (80037c8 <HAL_ADC_Start_DMA+0x214>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d015      	beq.n	8003742 <HAL_ADC_Start_DMA+0x18e>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a2c      	ldr	r2, [pc, #176]	; (80037cc <HAL_ADC_Start_DMA+0x218>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d105      	bne.n	800372c <HAL_ADC_Start_DMA+0x178>
 8003720:	4b25      	ldr	r3, [pc, #148]	; (80037b8 <HAL_ADC_Start_DMA+0x204>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f003 031f 	and.w	r3, r3, #31
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00a      	beq.n	8003742 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a27      	ldr	r2, [pc, #156]	; (80037d0 <HAL_ADC_Start_DMA+0x21c>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d136      	bne.n	80037a4 <HAL_ADC_Start_DMA+0x1f0>
 8003736:	4b20      	ldr	r3, [pc, #128]	; (80037b8 <HAL_ADC_Start_DMA+0x204>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f003 0310 	and.w	r3, r3, #16
 800373e:	2b00      	cmp	r3, #0
 8003740:	d130      	bne.n	80037a4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d129      	bne.n	80037a4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689a      	ldr	r2, [r3, #8]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	e020      	b.n	80037a4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a18      	ldr	r2, [pc, #96]	; (80037c8 <HAL_ADC_Start_DMA+0x214>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d11b      	bne.n	80037a4 <HAL_ADC_Start_DMA+0x1f0>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d114      	bne.n	80037a4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003788:	609a      	str	r2, [r3, #8]
 800378a:	e00b      	b.n	80037a4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003790:	f043 0210 	orr.w	r2, r3, #16
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379c:	f043 0201 	orr.w	r2, r3, #1
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3718      	adds	r7, #24
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	20000224 	.word	0x20000224
 80037b4:	431bde83 	.word	0x431bde83
 80037b8:	40012300 	.word	0x40012300
 80037bc:	08003c4d 	.word	0x08003c4d
 80037c0:	08003d07 	.word	0x08003d07
 80037c4:	08003d23 	.word	0x08003d23
 80037c8:	40012000 	.word	0x40012000
 80037cc:	40012100 	.word	0x40012100
 80037d0:	40012200 	.word	0x40012200

080037d4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003824:	2b01      	cmp	r3, #1
 8003826:	d101      	bne.n	800382c <HAL_ADC_ConfigChannel+0x1c>
 8003828:	2302      	movs	r3, #2
 800382a:	e105      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x228>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b09      	cmp	r3, #9
 800383a:	d925      	bls.n	8003888 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68d9      	ldr	r1, [r3, #12]
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	b29b      	uxth	r3, r3
 8003848:	461a      	mov	r2, r3
 800384a:	4613      	mov	r3, r2
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	4413      	add	r3, r2
 8003850:	3b1e      	subs	r3, #30
 8003852:	2207      	movs	r2, #7
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	43da      	mvns	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	400a      	ands	r2, r1
 8003860:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68d9      	ldr	r1, [r3, #12]
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	b29b      	uxth	r3, r3
 8003872:	4618      	mov	r0, r3
 8003874:	4603      	mov	r3, r0
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	4403      	add	r3, r0
 800387a:	3b1e      	subs	r3, #30
 800387c:	409a      	lsls	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	60da      	str	r2, [r3, #12]
 8003886:	e022      	b.n	80038ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6919      	ldr	r1, [r3, #16]
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	b29b      	uxth	r3, r3
 8003894:	461a      	mov	r2, r3
 8003896:	4613      	mov	r3, r2
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	4413      	add	r3, r2
 800389c:	2207      	movs	r2, #7
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43da      	mvns	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	400a      	ands	r2, r1
 80038aa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6919      	ldr	r1, [r3, #16]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	4618      	mov	r0, r3
 80038be:	4603      	mov	r3, r0
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	4403      	add	r3, r0
 80038c4:	409a      	lsls	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2b06      	cmp	r3, #6
 80038d4:	d824      	bhi.n	8003920 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	3b05      	subs	r3, #5
 80038e8:	221f      	movs	r2, #31
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	43da      	mvns	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	400a      	ands	r2, r1
 80038f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	b29b      	uxth	r3, r3
 8003904:	4618      	mov	r0, r3
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	4613      	mov	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	3b05      	subs	r3, #5
 8003912:	fa00 f203 	lsl.w	r2, r0, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	635a      	str	r2, [r3, #52]	; 0x34
 800391e:	e04c      	b.n	80039ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b0c      	cmp	r3, #12
 8003926:	d824      	bhi.n	8003972 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	3b23      	subs	r3, #35	; 0x23
 800393a:	221f      	movs	r2, #31
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	43da      	mvns	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	400a      	ands	r2, r1
 8003948:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	b29b      	uxth	r3, r3
 8003956:	4618      	mov	r0, r3
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	4613      	mov	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	3b23      	subs	r3, #35	; 0x23
 8003964:	fa00 f203 	lsl.w	r2, r0, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	631a      	str	r2, [r3, #48]	; 0x30
 8003970:	e023      	b.n	80039ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	3b41      	subs	r3, #65	; 0x41
 8003984:	221f      	movs	r2, #31
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43da      	mvns	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	400a      	ands	r2, r1
 8003992:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	b29b      	uxth	r3, r3
 80039a0:	4618      	mov	r0, r3
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	4613      	mov	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4413      	add	r3, r2
 80039ac:	3b41      	subs	r3, #65	; 0x41
 80039ae:	fa00 f203 	lsl.w	r2, r0, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039ba:	4b22      	ldr	r3, [pc, #136]	; (8003a44 <HAL_ADC_ConfigChannel+0x234>)
 80039bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a21      	ldr	r2, [pc, #132]	; (8003a48 <HAL_ADC_ConfigChannel+0x238>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d109      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x1cc>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b12      	cmp	r3, #18
 80039ce:	d105      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a19      	ldr	r2, [pc, #100]	; (8003a48 <HAL_ADC_ConfigChannel+0x238>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d123      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x21e>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2b10      	cmp	r3, #16
 80039ec:	d003      	beq.n	80039f6 <HAL_ADC_ConfigChannel+0x1e6>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2b11      	cmp	r3, #17
 80039f4:	d11b      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b10      	cmp	r3, #16
 8003a08:	d111      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a0a:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <HAL_ADC_ConfigChannel+0x23c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a10      	ldr	r2, [pc, #64]	; (8003a50 <HAL_ADC_ConfigChannel+0x240>)
 8003a10:	fba2 2303 	umull	r2, r3, r2, r3
 8003a14:	0c9a      	lsrs	r2, r3, #18
 8003a16:	4613      	mov	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	4413      	add	r3, r2
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a20:	e002      	b.n	8003a28 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	3b01      	subs	r3, #1
 8003a26:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f9      	bne.n	8003a22 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	40012300 	.word	0x40012300
 8003a48:	40012000 	.word	0x40012000
 8003a4c:	20000224 	.word	0x20000224
 8003a50:	431bde83 	.word	0x431bde83

08003a54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a5c:	4b79      	ldr	r3, [pc, #484]	; (8003c44 <ADC_Init+0x1f0>)
 8003a5e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	431a      	orrs	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6859      	ldr	r1, [r3, #4]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	021a      	lsls	r2, r3, #8
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003aac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6859      	ldr	r1, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689a      	ldr	r2, [r3, #8]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ace:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6899      	ldr	r1, [r3, #8]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae6:	4a58      	ldr	r2, [pc, #352]	; (8003c48 <ADC_Init+0x1f4>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d022      	beq.n	8003b32 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003afa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6899      	ldr	r1, [r3, #8]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6899      	ldr	r1, [r3, #8]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	e00f      	b.n	8003b52 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b50:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 0202 	bic.w	r2, r2, #2
 8003b60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6899      	ldr	r1, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	7e1b      	ldrb	r3, [r3, #24]
 8003b6c:	005a      	lsls	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d01b      	beq.n	8003bb8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b8e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b9e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6859      	ldr	r1, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003baa:	3b01      	subs	r3, #1
 8003bac:	035a      	lsls	r2, r3, #13
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	e007      	b.n	8003bc8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bc6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003bd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	051a      	lsls	r2, r3, #20
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689a      	ldr	r2, [r3, #8]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003bfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6899      	ldr	r1, [r3, #8]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c0a:	025a      	lsls	r2, r3, #9
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	430a      	orrs	r2, r1
 8003c12:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689a      	ldr	r2, [r3, #8]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6899      	ldr	r1, [r3, #8]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	029a      	lsls	r2, r3, #10
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	609a      	str	r2, [r3, #8]
}
 8003c38:	bf00      	nop
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	40012300 	.word	0x40012300
 8003c48:	0f000001 	.word	0x0f000001

08003c4c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c58:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d13c      	bne.n	8003ce0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d12b      	bne.n	8003cd8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d127      	bne.n	8003cd8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d006      	beq.n	8003ca4 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d119      	bne.n	8003cd8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0220 	bic.w	r2, r2, #32
 8003cb2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d105      	bne.n	8003cd8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd0:	f043 0201 	orr.w	r2, r3, #1
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f7ff fd7b 	bl	80037d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003cde:	e00e      	b.n	8003cfe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f7ff fd85 	bl	80037fc <HAL_ADC_ErrorCallback>
}
 8003cf2:	e004      	b.n	8003cfe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	4798      	blx	r3
}
 8003cfe:	bf00      	nop
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b084      	sub	sp, #16
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d12:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f7ff fd67 	bl	80037e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d1a:	bf00      	nop
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b084      	sub	sp, #16
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2240      	movs	r2, #64	; 0x40
 8003d34:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	f043 0204 	orr.w	r2, r3, #4
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f7ff fd5a 	bl	80037fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d48:	bf00      	nop
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d60:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <__NVIC_SetPriorityGrouping+0x44>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d82:	4a04      	ldr	r2, [pc, #16]	; (8003d94 <__NVIC_SetPriorityGrouping+0x44>)
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	60d3      	str	r3, [r2, #12]
}
 8003d88:	bf00      	nop
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	e000ed00 	.word	0xe000ed00

08003d98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d9c:	4b04      	ldr	r3, [pc, #16]	; (8003db0 <__NVIC_GetPriorityGrouping+0x18>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	0a1b      	lsrs	r3, r3, #8
 8003da2:	f003 0307 	and.w	r3, r3, #7
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	e000ed00 	.word	0xe000ed00

08003db4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	db0b      	blt.n	8003dde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
 8003dc8:	f003 021f 	and.w	r2, r3, #31
 8003dcc:	4907      	ldr	r1, [pc, #28]	; (8003dec <__NVIC_EnableIRQ+0x38>)
 8003dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd2:	095b      	lsrs	r3, r3, #5
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8003dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	e000e100 	.word	0xe000e100

08003df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	6039      	str	r1, [r7, #0]
 8003dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	db0a      	blt.n	8003e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	490c      	ldr	r1, [pc, #48]	; (8003e3c <__NVIC_SetPriority+0x4c>)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	0112      	lsls	r2, r2, #4
 8003e10:	b2d2      	uxtb	r2, r2
 8003e12:	440b      	add	r3, r1
 8003e14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e18:	e00a      	b.n	8003e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	4908      	ldr	r1, [pc, #32]	; (8003e40 <__NVIC_SetPriority+0x50>)
 8003e20:	79fb      	ldrb	r3, [r7, #7]
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	3b04      	subs	r3, #4
 8003e28:	0112      	lsls	r2, r2, #4
 8003e2a:	b2d2      	uxtb	r2, r2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	761a      	strb	r2, [r3, #24]
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	e000e100 	.word	0xe000e100
 8003e40:	e000ed00 	.word	0xe000ed00

08003e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b089      	sub	sp, #36	; 0x24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	f1c3 0307 	rsb	r3, r3, #7
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	bf28      	it	cs
 8003e62:	2304      	movcs	r3, #4
 8003e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	3304      	adds	r3, #4
 8003e6a:	2b06      	cmp	r3, #6
 8003e6c:	d902      	bls.n	8003e74 <NVIC_EncodePriority+0x30>
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	3b03      	subs	r3, #3
 8003e72:	e000      	b.n	8003e76 <NVIC_EncodePriority+0x32>
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e78:	f04f 32ff 	mov.w	r2, #4294967295
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e82:	43da      	mvns	r2, r3
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	401a      	ands	r2, r3
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	fa01 f303 	lsl.w	r3, r1, r3
 8003e96:	43d9      	mvns	r1, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e9c:	4313      	orrs	r3, r2
         );
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3724      	adds	r7, #36	; 0x24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
	...

08003eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ebc:	d301      	bcc.n	8003ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e00f      	b.n	8003ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ec2:	4a0a      	ldr	r2, [pc, #40]	; (8003eec <SysTick_Config+0x40>)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003eca:	210f      	movs	r1, #15
 8003ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed0:	f7ff ff8e 	bl	8003df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ed4:	4b05      	ldr	r3, [pc, #20]	; (8003eec <SysTick_Config+0x40>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eda:	4b04      	ldr	r3, [pc, #16]	; (8003eec <SysTick_Config+0x40>)
 8003edc:	2207      	movs	r2, #7
 8003ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	e000e010 	.word	0xe000e010

08003ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f7ff ff29 	bl	8003d50 <__NVIC_SetPriorityGrouping>
}
 8003efe:	bf00      	nop
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b086      	sub	sp, #24
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	60b9      	str	r1, [r7, #8]
 8003f10:	607a      	str	r2, [r7, #4]
 8003f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f18:	f7ff ff3e 	bl	8003d98 <__NVIC_GetPriorityGrouping>
 8003f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	68b9      	ldr	r1, [r7, #8]
 8003f22:	6978      	ldr	r0, [r7, #20]
 8003f24:	f7ff ff8e 	bl	8003e44 <NVIC_EncodePriority>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f2e:	4611      	mov	r1, r2
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff ff5d 	bl	8003df0 <__NVIC_SetPriority>
}
 8003f36:	bf00      	nop
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b082      	sub	sp, #8
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	4603      	mov	r3, r0
 8003f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff ff31 	bl	8003db4 <__NVIC_EnableIRQ>
}
 8003f52:	bf00      	nop
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b082      	sub	sp, #8
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7ff ffa2 	bl	8003eac <SysTick_Config>
 8003f68:	4603      	mov	r3, r0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f80:	f7ff faa4 	bl	80034cc <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e099      	b.n	80040c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0201 	bic.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fb0:	e00f      	b.n	8003fd2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fb2:	f7ff fa8b 	bl	80034cc <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b05      	cmp	r3, #5
 8003fbe:	d908      	bls.n	8003fd2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2203      	movs	r2, #3
 8003fca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e078      	b.n	80040c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0301 	and.w	r3, r3, #1
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1e8      	bne.n	8003fb2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	4b38      	ldr	r3, [pc, #224]	; (80040cc <HAL_DMA_Init+0x158>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ffe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800400a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004016:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	4313      	orrs	r3, r2
 8004022:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004028:	2b04      	cmp	r3, #4
 800402a:	d107      	bne.n	800403c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004034:	4313      	orrs	r3, r2
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	f023 0307 	bic.w	r3, r3, #7
 8004052:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004058:	697a      	ldr	r2, [r7, #20]
 800405a:	4313      	orrs	r3, r2
 800405c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004062:	2b04      	cmp	r3, #4
 8004064:	d117      	bne.n	8004096 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	4313      	orrs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00e      	beq.n	8004096 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 fb01 	bl	8004680 <DMA_CheckFifoParam>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d008      	beq.n	8004096 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2240      	movs	r2, #64	; 0x40
 8004088:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004092:	2301      	movs	r3, #1
 8004094:	e016      	b.n	80040c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 fab8 	bl	8004614 <DMA_CalcBaseAndBitshift>
 80040a4:	4603      	mov	r3, r0
 80040a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ac:	223f      	movs	r2, #63	; 0x3f
 80040ae:	409a      	lsls	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3718      	adds	r7, #24
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	f010803f 	.word	0xf010803f

080040d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
 80040dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d101      	bne.n	80040f6 <HAL_DMA_Start_IT+0x26>
 80040f2:	2302      	movs	r3, #2
 80040f4:	e040      	b.n	8004178 <HAL_DMA_Start_IT+0xa8>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b01      	cmp	r3, #1
 8004108:	d12f      	bne.n	800416a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2202      	movs	r2, #2
 800410e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	68b9      	ldr	r1, [r7, #8]
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 fa4a 	bl	80045b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004128:	223f      	movs	r2, #63	; 0x3f
 800412a:	409a      	lsls	r2, r3
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0216 	orr.w	r2, r2, #22
 800413e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004144:	2b00      	cmp	r3, #0
 8004146:	d007      	beq.n	8004158 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f042 0208 	orr.w	r2, r2, #8
 8004156:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f042 0201 	orr.w	r2, r2, #1
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	e005      	b.n	8004176 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004176:	7dfb      	ldrb	r3, [r7, #23]
}
 8004178:	4618      	mov	r0, r3
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800418c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800418e:	f7ff f99d 	bl	80034cc <HAL_GetTick>
 8004192:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d008      	beq.n	80041b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2280      	movs	r2, #128	; 0x80
 80041a4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e052      	b.n	8004258 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0216 	bic.w	r2, r2, #22
 80041c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d103      	bne.n	80041e2 <HAL_DMA_Abort+0x62>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d007      	beq.n	80041f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 0208 	bic.w	r2, r2, #8
 80041f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0201 	bic.w	r2, r2, #1
 8004200:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004202:	e013      	b.n	800422c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004204:	f7ff f962 	bl	80034cc <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b05      	cmp	r3, #5
 8004210:	d90c      	bls.n	800422c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2220      	movs	r2, #32
 8004216:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2203      	movs	r2, #3
 800421c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e015      	b.n	8004258 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e4      	bne.n	8004204 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800423e:	223f      	movs	r2, #63	; 0x3f
 8004240:	409a      	lsls	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d004      	beq.n	800427e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2280      	movs	r2, #128	; 0x80
 8004278:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e00c      	b.n	8004298 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2205      	movs	r2, #5
 8004282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 0201 	bic.w	r2, r2, #1
 8004294:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042b0:	4b8e      	ldr	r3, [pc, #568]	; (80044ec <HAL_DMA_IRQHandler+0x248>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a8e      	ldr	r2, [pc, #568]	; (80044f0 <HAL_DMA_IRQHandler+0x24c>)
 80042b6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ba:	0a9b      	lsrs	r3, r3, #10
 80042bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ce:	2208      	movs	r2, #8
 80042d0:	409a      	lsls	r2, r3
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	4013      	ands	r3, r2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d01a      	beq.n	8004310 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0304 	and.w	r3, r3, #4
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d013      	beq.n	8004310 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0204 	bic.w	r2, r2, #4
 80042f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fc:	2208      	movs	r2, #8
 80042fe:	409a      	lsls	r2, r3
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004308:	f043 0201 	orr.w	r2, r3, #1
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004314:	2201      	movs	r2, #1
 8004316:	409a      	lsls	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4013      	ands	r3, r2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d012      	beq.n	8004346 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00b      	beq.n	8004346 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004332:	2201      	movs	r2, #1
 8004334:	409a      	lsls	r2, r3
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800433e:	f043 0202 	orr.w	r2, r3, #2
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434a:	2204      	movs	r2, #4
 800434c:	409a      	lsls	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	4013      	ands	r3, r2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d012      	beq.n	800437c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00b      	beq.n	800437c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004368:	2204      	movs	r2, #4
 800436a:	409a      	lsls	r2, r3
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004374:	f043 0204 	orr.w	r2, r3, #4
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004380:	2210      	movs	r2, #16
 8004382:	409a      	lsls	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4013      	ands	r3, r2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d043      	beq.n	8004414 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0308 	and.w	r3, r3, #8
 8004396:	2b00      	cmp	r3, #0
 8004398:	d03c      	beq.n	8004414 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439e:	2210      	movs	r2, #16
 80043a0:	409a      	lsls	r2, r3
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d018      	beq.n	80043e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d108      	bne.n	80043d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d024      	beq.n	8004414 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	4798      	blx	r3
 80043d2:	e01f      	b.n	8004414 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d01b      	beq.n	8004414 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	4798      	blx	r3
 80043e4:	e016      	b.n	8004414 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d107      	bne.n	8004404 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0208 	bic.w	r2, r2, #8
 8004402:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004408:	2b00      	cmp	r3, #0
 800440a:	d003      	beq.n	8004414 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004418:	2220      	movs	r2, #32
 800441a:	409a      	lsls	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	4013      	ands	r3, r2
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 808f 	beq.w	8004544 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0310 	and.w	r3, r3, #16
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 8087 	beq.w	8004544 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800443a:	2220      	movs	r2, #32
 800443c:	409a      	lsls	r2, r3
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b05      	cmp	r3, #5
 800444c:	d136      	bne.n	80044bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0216 	bic.w	r2, r2, #22
 800445c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	695a      	ldr	r2, [r3, #20]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800446c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004472:	2b00      	cmp	r3, #0
 8004474:	d103      	bne.n	800447e <HAL_DMA_IRQHandler+0x1da>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800447a:	2b00      	cmp	r3, #0
 800447c:	d007      	beq.n	800448e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f022 0208 	bic.w	r2, r2, #8
 800448c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004492:	223f      	movs	r2, #63	; 0x3f
 8004494:	409a      	lsls	r2, r3
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d07e      	beq.n	80045b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	4798      	blx	r3
        }
        return;
 80044ba:	e079      	b.n	80045b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d01d      	beq.n	8004506 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10d      	bne.n	80044f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d031      	beq.n	8004544 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	4798      	blx	r3
 80044e8:	e02c      	b.n	8004544 <HAL_DMA_IRQHandler+0x2a0>
 80044ea:	bf00      	nop
 80044ec:	20000224 	.word	0x20000224
 80044f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d023      	beq.n	8004544 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	4798      	blx	r3
 8004504:	e01e      	b.n	8004544 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10f      	bne.n	8004534 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 0210 	bic.w	r2, r2, #16
 8004522:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004538:	2b00      	cmp	r3, #0
 800453a:	d003      	beq.n	8004544 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004548:	2b00      	cmp	r3, #0
 800454a:	d032      	beq.n	80045b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	2b00      	cmp	r3, #0
 8004556:	d022      	beq.n	800459e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2205      	movs	r2, #5
 800455c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0201 	bic.w	r2, r2, #1
 800456e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	3301      	adds	r3, #1
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	429a      	cmp	r2, r3
 800457a:	d307      	bcc.n	800458c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1f2      	bne.n	8004570 <HAL_DMA_IRQHandler+0x2cc>
 800458a:	e000      	b.n	800458e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800458c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d005      	beq.n	80045b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	4798      	blx	r3
 80045ae:	e000      	b.n	80045b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80045b0:	bf00      	nop
    }
  }
}
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
 80045c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b40      	cmp	r3, #64	; 0x40
 80045e4:	d108      	bne.n	80045f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045f6:	e007      	b.n	8004608 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	60da      	str	r2, [r3, #12]
}
 8004608:	bf00      	nop
 800460a:	3714      	adds	r7, #20
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	b2db      	uxtb	r3, r3
 8004622:	3b10      	subs	r3, #16
 8004624:	4a14      	ldr	r2, [pc, #80]	; (8004678 <DMA_CalcBaseAndBitshift+0x64>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	091b      	lsrs	r3, r3, #4
 800462c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800462e:	4a13      	ldr	r2, [pc, #76]	; (800467c <DMA_CalcBaseAndBitshift+0x68>)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4413      	add	r3, r2
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	461a      	mov	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2b03      	cmp	r3, #3
 8004640:	d909      	bls.n	8004656 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800464a:	f023 0303 	bic.w	r3, r3, #3
 800464e:	1d1a      	adds	r2, r3, #4
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	659a      	str	r2, [r3, #88]	; 0x58
 8004654:	e007      	b.n	8004666 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800465e:	f023 0303 	bic.w	r3, r3, #3
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800466a:	4618      	mov	r0, r3
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	aaaaaaab 	.word	0xaaaaaaab
 800467c:	0800b22c 	.word	0x0800b22c

08004680 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004688:	2300      	movs	r3, #0
 800468a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004690:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d11f      	bne.n	80046da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2b03      	cmp	r3, #3
 800469e:	d856      	bhi.n	800474e <DMA_CheckFifoParam+0xce>
 80046a0:	a201      	add	r2, pc, #4	; (adr r2, 80046a8 <DMA_CheckFifoParam+0x28>)
 80046a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a6:	bf00      	nop
 80046a8:	080046b9 	.word	0x080046b9
 80046ac:	080046cb 	.word	0x080046cb
 80046b0:	080046b9 	.word	0x080046b9
 80046b4:	0800474f 	.word	0x0800474f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d046      	beq.n	8004752 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046c8:	e043      	b.n	8004752 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046d2:	d140      	bne.n	8004756 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046d8:	e03d      	b.n	8004756 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046e2:	d121      	bne.n	8004728 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b03      	cmp	r3, #3
 80046e8:	d837      	bhi.n	800475a <DMA_CheckFifoParam+0xda>
 80046ea:	a201      	add	r2, pc, #4	; (adr r2, 80046f0 <DMA_CheckFifoParam+0x70>)
 80046ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f0:	08004701 	.word	0x08004701
 80046f4:	08004707 	.word	0x08004707
 80046f8:	08004701 	.word	0x08004701
 80046fc:	08004719 	.word	0x08004719
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	73fb      	strb	r3, [r7, #15]
      break;
 8004704:	e030      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d025      	beq.n	800475e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004716:	e022      	b.n	800475e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004720:	d11f      	bne.n	8004762 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004726:	e01c      	b.n	8004762 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	2b02      	cmp	r3, #2
 800472c:	d903      	bls.n	8004736 <DMA_CheckFifoParam+0xb6>
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	2b03      	cmp	r3, #3
 8004732:	d003      	beq.n	800473c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004734:	e018      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	73fb      	strb	r3, [r7, #15]
      break;
 800473a:	e015      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004740:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00e      	beq.n	8004766 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
      break;
 800474c:	e00b      	b.n	8004766 <DMA_CheckFifoParam+0xe6>
      break;
 800474e:	bf00      	nop
 8004750:	e00a      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      break;
 8004752:	bf00      	nop
 8004754:	e008      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      break;
 8004756:	bf00      	nop
 8004758:	e006      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      break;
 800475a:	bf00      	nop
 800475c:	e004      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      break;
 800475e:	bf00      	nop
 8004760:	e002      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      break;   
 8004762:	bf00      	nop
 8004764:	e000      	b.n	8004768 <DMA_CheckFifoParam+0xe8>
      break;
 8004766:	bf00      	nop
    }
  } 
  
  return status; 
 8004768:	7bfb      	ldrb	r3, [r7, #15]
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop

08004778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004778:	b480      	push	{r7}
 800477a:	b089      	sub	sp, #36	; 0x24
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004782:	2300      	movs	r3, #0
 8004784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004786:	2300      	movs	r3, #0
 8004788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800478a:	2300      	movs	r3, #0
 800478c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800478e:	2300      	movs	r3, #0
 8004790:	61fb      	str	r3, [r7, #28]
 8004792:	e16b      	b.n	8004a6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004794:	2201      	movs	r2, #1
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4013      	ands	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	f040 815a 	bne.w	8004a66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d005      	beq.n	80047ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d130      	bne.n	800482c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	005b      	lsls	r3, r3, #1
 80047d4:	2203      	movs	r2, #3
 80047d6:	fa02 f303 	lsl.w	r3, r2, r3
 80047da:	43db      	mvns	r3, r3
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4013      	ands	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	68da      	ldr	r2, [r3, #12]
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	fa02 f303 	lsl.w	r3, r2, r3
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004800:	2201      	movs	r2, #1
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	43db      	mvns	r3, r3
 800480a:	69ba      	ldr	r2, [r7, #24]
 800480c:	4013      	ands	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	f003 0201 	and.w	r2, r3, #1
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f003 0303 	and.w	r3, r3, #3
 8004834:	2b03      	cmp	r3, #3
 8004836:	d017      	beq.n	8004868 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	2203      	movs	r2, #3
 8004844:	fa02 f303 	lsl.w	r3, r2, r3
 8004848:	43db      	mvns	r3, r3
 800484a:	69ba      	ldr	r2, [r7, #24]
 800484c:	4013      	ands	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	005b      	lsls	r3, r3, #1
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	4313      	orrs	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f003 0303 	and.w	r3, r3, #3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d123      	bne.n	80048bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	08da      	lsrs	r2, r3, #3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	3208      	adds	r2, #8
 800487c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004880:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	220f      	movs	r2, #15
 800488c:	fa02 f303 	lsl.w	r3, r2, r3
 8004890:	43db      	mvns	r3, r3
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	4013      	ands	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	691a      	ldr	r2, [r3, #16]
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	fa02 f303 	lsl.w	r3, r2, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	08da      	lsrs	r2, r3, #3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3208      	adds	r2, #8
 80048b6:	69b9      	ldr	r1, [r7, #24]
 80048b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	2203      	movs	r2, #3
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	43db      	mvns	r3, r3
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	4013      	ands	r3, r2
 80048d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f003 0203 	and.w	r2, r3, #3
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	fa02 f303 	lsl.w	r3, r2, r3
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 80b4 	beq.w	8004a66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048fe:	2300      	movs	r3, #0
 8004900:	60fb      	str	r3, [r7, #12]
 8004902:	4b60      	ldr	r3, [pc, #384]	; (8004a84 <HAL_GPIO_Init+0x30c>)
 8004904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004906:	4a5f      	ldr	r2, [pc, #380]	; (8004a84 <HAL_GPIO_Init+0x30c>)
 8004908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800490c:	6453      	str	r3, [r2, #68]	; 0x44
 800490e:	4b5d      	ldr	r3, [pc, #372]	; (8004a84 <HAL_GPIO_Init+0x30c>)
 8004910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004916:	60fb      	str	r3, [r7, #12]
 8004918:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800491a:	4a5b      	ldr	r2, [pc, #364]	; (8004a88 <HAL_GPIO_Init+0x310>)
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	3302      	adds	r3, #2
 8004922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004926:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	220f      	movs	r2, #15
 8004932:	fa02 f303 	lsl.w	r3, r2, r3
 8004936:	43db      	mvns	r3, r3
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	4013      	ands	r3, r2
 800493c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a52      	ldr	r2, [pc, #328]	; (8004a8c <HAL_GPIO_Init+0x314>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d02b      	beq.n	800499e <HAL_GPIO_Init+0x226>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a51      	ldr	r2, [pc, #324]	; (8004a90 <HAL_GPIO_Init+0x318>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d025      	beq.n	800499a <HAL_GPIO_Init+0x222>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a50      	ldr	r2, [pc, #320]	; (8004a94 <HAL_GPIO_Init+0x31c>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d01f      	beq.n	8004996 <HAL_GPIO_Init+0x21e>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a4f      	ldr	r2, [pc, #316]	; (8004a98 <HAL_GPIO_Init+0x320>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d019      	beq.n	8004992 <HAL_GPIO_Init+0x21a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a4e      	ldr	r2, [pc, #312]	; (8004a9c <HAL_GPIO_Init+0x324>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d013      	beq.n	800498e <HAL_GPIO_Init+0x216>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a4d      	ldr	r2, [pc, #308]	; (8004aa0 <HAL_GPIO_Init+0x328>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d00d      	beq.n	800498a <HAL_GPIO_Init+0x212>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a4c      	ldr	r2, [pc, #304]	; (8004aa4 <HAL_GPIO_Init+0x32c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d007      	beq.n	8004986 <HAL_GPIO_Init+0x20e>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a4b      	ldr	r2, [pc, #300]	; (8004aa8 <HAL_GPIO_Init+0x330>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d101      	bne.n	8004982 <HAL_GPIO_Init+0x20a>
 800497e:	2307      	movs	r3, #7
 8004980:	e00e      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 8004982:	2308      	movs	r3, #8
 8004984:	e00c      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 8004986:	2306      	movs	r3, #6
 8004988:	e00a      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 800498a:	2305      	movs	r3, #5
 800498c:	e008      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 800498e:	2304      	movs	r3, #4
 8004990:	e006      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 8004992:	2303      	movs	r3, #3
 8004994:	e004      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 8004996:	2302      	movs	r3, #2
 8004998:	e002      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <HAL_GPIO_Init+0x228>
 800499e:	2300      	movs	r3, #0
 80049a0:	69fa      	ldr	r2, [r7, #28]
 80049a2:	f002 0203 	and.w	r2, r2, #3
 80049a6:	0092      	lsls	r2, r2, #2
 80049a8:	4093      	lsls	r3, r2
 80049aa:	69ba      	ldr	r2, [r7, #24]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049b0:	4935      	ldr	r1, [pc, #212]	; (8004a88 <HAL_GPIO_Init+0x310>)
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	089b      	lsrs	r3, r3, #2
 80049b6:	3302      	adds	r3, #2
 80049b8:	69ba      	ldr	r2, [r7, #24]
 80049ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049be:	4b3b      	ldr	r3, [pc, #236]	; (8004aac <HAL_GPIO_Init+0x334>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	43db      	mvns	r3, r3
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	4013      	ands	r3, r2
 80049cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d003      	beq.n	80049e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80049da:	69ba      	ldr	r2, [r7, #24]
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049e2:	4a32      	ldr	r2, [pc, #200]	; (8004aac <HAL_GPIO_Init+0x334>)
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049e8:	4b30      	ldr	r3, [pc, #192]	; (8004aac <HAL_GPIO_Init+0x334>)
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	43db      	mvns	r3, r3
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	4013      	ands	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a0c:	4a27      	ldr	r2, [pc, #156]	; (8004aac <HAL_GPIO_Init+0x334>)
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a12:	4b26      	ldr	r3, [pc, #152]	; (8004aac <HAL_GPIO_Init+0x334>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	43db      	mvns	r3, r3
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004a2e:	69ba      	ldr	r2, [r7, #24]
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a36:	4a1d      	ldr	r2, [pc, #116]	; (8004aac <HAL_GPIO_Init+0x334>)
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a3c:	4b1b      	ldr	r3, [pc, #108]	; (8004aac <HAL_GPIO_Init+0x334>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	43db      	mvns	r3, r3
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d003      	beq.n	8004a60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a60:	4a12      	ldr	r2, [pc, #72]	; (8004aac <HAL_GPIO_Init+0x334>)
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	61fb      	str	r3, [r7, #28]
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	2b0f      	cmp	r3, #15
 8004a70:	f67f ae90 	bls.w	8004794 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a74:	bf00      	nop
 8004a76:	bf00      	nop
 8004a78:	3724      	adds	r7, #36	; 0x24
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	40023800 	.word	0x40023800
 8004a88:	40013800 	.word	0x40013800
 8004a8c:	40020000 	.word	0x40020000
 8004a90:	40020400 	.word	0x40020400
 8004a94:	40020800 	.word	0x40020800
 8004a98:	40020c00 	.word	0x40020c00
 8004a9c:	40021000 	.word	0x40021000
 8004aa0:	40021400 	.word	0x40021400
 8004aa4:	40021800 	.word	0x40021800
 8004aa8:	40021c00 	.word	0x40021c00
 8004aac:	40013c00 	.word	0x40013c00

08004ab0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	807b      	strh	r3, [r7, #2]
 8004abc:	4613      	mov	r3, r2
 8004abe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ac0:	787b      	ldrb	r3, [r7, #1]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d003      	beq.n	8004ace <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ac6:	887a      	ldrh	r2, [r7, #2]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004acc:	e003      	b.n	8004ad6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ace:	887b      	ldrh	r3, [r7, #2]
 8004ad0:	041a      	lsls	r2, r3, #16
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	619a      	str	r2, [r3, #24]
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e267      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d075      	beq.n	8004bee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b02:	4b88      	ldr	r3, [pc, #544]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 030c 	and.w	r3, r3, #12
 8004b0a:	2b04      	cmp	r3, #4
 8004b0c:	d00c      	beq.n	8004b28 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b0e:	4b85      	ldr	r3, [pc, #532]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b16:	2b08      	cmp	r3, #8
 8004b18:	d112      	bne.n	8004b40 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b1a:	4b82      	ldr	r3, [pc, #520]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b26:	d10b      	bne.n	8004b40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b28:	4b7e      	ldr	r3, [pc, #504]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d05b      	beq.n	8004bec <HAL_RCC_OscConfig+0x108>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d157      	bne.n	8004bec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e242      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b48:	d106      	bne.n	8004b58 <HAL_RCC_OscConfig+0x74>
 8004b4a:	4b76      	ldr	r3, [pc, #472]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a75      	ldr	r2, [pc, #468]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	e01d      	b.n	8004b94 <HAL_RCC_OscConfig+0xb0>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b60:	d10c      	bne.n	8004b7c <HAL_RCC_OscConfig+0x98>
 8004b62:	4b70      	ldr	r3, [pc, #448]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a6f      	ldr	r2, [pc, #444]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b6c:	6013      	str	r3, [r2, #0]
 8004b6e:	4b6d      	ldr	r3, [pc, #436]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a6c      	ldr	r2, [pc, #432]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b78:	6013      	str	r3, [r2, #0]
 8004b7a:	e00b      	b.n	8004b94 <HAL_RCC_OscConfig+0xb0>
 8004b7c:	4b69      	ldr	r3, [pc, #420]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a68      	ldr	r2, [pc, #416]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b86:	6013      	str	r3, [r2, #0]
 8004b88:	4b66      	ldr	r3, [pc, #408]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a65      	ldr	r2, [pc, #404]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004b8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d013      	beq.n	8004bc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b9c:	f7fe fc96 	bl	80034cc <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ba4:	f7fe fc92 	bl	80034cc <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b64      	cmp	r3, #100	; 0x64
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e207      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb6:	4b5b      	ldr	r3, [pc, #364]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d0f0      	beq.n	8004ba4 <HAL_RCC_OscConfig+0xc0>
 8004bc2:	e014      	b.n	8004bee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc4:	f7fe fc82 	bl	80034cc <HAL_GetTick>
 8004bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bcc:	f7fe fc7e 	bl	80034cc <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b64      	cmp	r3, #100	; 0x64
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e1f3      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bde:	4b51      	ldr	r3, [pc, #324]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1f0      	bne.n	8004bcc <HAL_RCC_OscConfig+0xe8>
 8004bea:	e000      	b.n	8004bee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d063      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004bfa:	4b4a      	ldr	r3, [pc, #296]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f003 030c 	and.w	r3, r3, #12
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00b      	beq.n	8004c1e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c06:	4b47      	ldr	r3, [pc, #284]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c0e:	2b08      	cmp	r3, #8
 8004c10:	d11c      	bne.n	8004c4c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c12:	4b44      	ldr	r3, [pc, #272]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d116      	bne.n	8004c4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c1e:	4b41      	ldr	r3, [pc, #260]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d005      	beq.n	8004c36 <HAL_RCC_OscConfig+0x152>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d001      	beq.n	8004c36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e1c7      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c36:	4b3b      	ldr	r3, [pc, #236]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	4937      	ldr	r1, [pc, #220]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c4a:	e03a      	b.n	8004cc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d020      	beq.n	8004c96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c54:	4b34      	ldr	r3, [pc, #208]	; (8004d28 <HAL_RCC_OscConfig+0x244>)
 8004c56:	2201      	movs	r2, #1
 8004c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5a:	f7fe fc37 	bl	80034cc <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c60:	e008      	b.n	8004c74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c62:	f7fe fc33 	bl	80034cc <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d901      	bls.n	8004c74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e1a8      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c74:	4b2b      	ldr	r3, [pc, #172]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d0f0      	beq.n	8004c62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c80:	4b28      	ldr	r3, [pc, #160]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	4925      	ldr	r1, [pc, #148]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	600b      	str	r3, [r1, #0]
 8004c94:	e015      	b.n	8004cc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c96:	4b24      	ldr	r3, [pc, #144]	; (8004d28 <HAL_RCC_OscConfig+0x244>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c9c:	f7fe fc16 	bl	80034cc <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ca4:	f7fe fc12 	bl	80034cc <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e187      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cb6:	4b1b      	ldr	r3, [pc, #108]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1f0      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0308 	and.w	r3, r3, #8
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d036      	beq.n	8004d3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d016      	beq.n	8004d04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cd6:	4b15      	ldr	r3, [pc, #84]	; (8004d2c <HAL_RCC_OscConfig+0x248>)
 8004cd8:	2201      	movs	r2, #1
 8004cda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cdc:	f7fe fbf6 	bl	80034cc <HAL_GetTick>
 8004ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ce2:	e008      	b.n	8004cf6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce4:	f7fe fbf2 	bl	80034cc <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	d901      	bls.n	8004cf6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e167      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf6:	4b0b      	ldr	r3, [pc, #44]	; (8004d24 <HAL_RCC_OscConfig+0x240>)
 8004cf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d0f0      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x200>
 8004d02:	e01b      	b.n	8004d3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d04:	4b09      	ldr	r3, [pc, #36]	; (8004d2c <HAL_RCC_OscConfig+0x248>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d0a:	f7fe fbdf 	bl	80034cc <HAL_GetTick>
 8004d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d10:	e00e      	b.n	8004d30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d12:	f7fe fbdb 	bl	80034cc <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d907      	bls.n	8004d30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e150      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
 8004d24:	40023800 	.word	0x40023800
 8004d28:	42470000 	.word	0x42470000
 8004d2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d30:	4b88      	ldr	r3, [pc, #544]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004d32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1ea      	bne.n	8004d12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 8097 	beq.w	8004e78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d4e:	4b81      	ldr	r3, [pc, #516]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10f      	bne.n	8004d7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	60bb      	str	r3, [r7, #8]
 8004d5e:	4b7d      	ldr	r3, [pc, #500]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	4a7c      	ldr	r2, [pc, #496]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d68:	6413      	str	r3, [r2, #64]	; 0x40
 8004d6a:	4b7a      	ldr	r3, [pc, #488]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d72:	60bb      	str	r3, [r7, #8]
 8004d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d76:	2301      	movs	r3, #1
 8004d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d7a:	4b77      	ldr	r3, [pc, #476]	; (8004f58 <HAL_RCC_OscConfig+0x474>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d118      	bne.n	8004db8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d86:	4b74      	ldr	r3, [pc, #464]	; (8004f58 <HAL_RCC_OscConfig+0x474>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a73      	ldr	r2, [pc, #460]	; (8004f58 <HAL_RCC_OscConfig+0x474>)
 8004d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d92:	f7fe fb9b 	bl	80034cc <HAL_GetTick>
 8004d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d98:	e008      	b.n	8004dac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d9a:	f7fe fb97 	bl	80034cc <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d901      	bls.n	8004dac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e10c      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dac:	4b6a      	ldr	r3, [pc, #424]	; (8004f58 <HAL_RCC_OscConfig+0x474>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0f0      	beq.n	8004d9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d106      	bne.n	8004dce <HAL_RCC_OscConfig+0x2ea>
 8004dc0:	4b64      	ldr	r3, [pc, #400]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dc4:	4a63      	ldr	r2, [pc, #396]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004dc6:	f043 0301 	orr.w	r3, r3, #1
 8004dca:	6713      	str	r3, [r2, #112]	; 0x70
 8004dcc:	e01c      	b.n	8004e08 <HAL_RCC_OscConfig+0x324>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	2b05      	cmp	r3, #5
 8004dd4:	d10c      	bne.n	8004df0 <HAL_RCC_OscConfig+0x30c>
 8004dd6:	4b5f      	ldr	r3, [pc, #380]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dda:	4a5e      	ldr	r2, [pc, #376]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004ddc:	f043 0304 	orr.w	r3, r3, #4
 8004de0:	6713      	str	r3, [r2, #112]	; 0x70
 8004de2:	4b5c      	ldr	r3, [pc, #368]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de6:	4a5b      	ldr	r2, [pc, #364]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004de8:	f043 0301 	orr.w	r3, r3, #1
 8004dec:	6713      	str	r3, [r2, #112]	; 0x70
 8004dee:	e00b      	b.n	8004e08 <HAL_RCC_OscConfig+0x324>
 8004df0:	4b58      	ldr	r3, [pc, #352]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df4:	4a57      	ldr	r2, [pc, #348]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004df6:	f023 0301 	bic.w	r3, r3, #1
 8004dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8004dfc:	4b55      	ldr	r3, [pc, #340]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e00:	4a54      	ldr	r2, [pc, #336]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004e02:	f023 0304 	bic.w	r3, r3, #4
 8004e06:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d015      	beq.n	8004e3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e10:	f7fe fb5c 	bl	80034cc <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e16:	e00a      	b.n	8004e2e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e18:	f7fe fb58 	bl	80034cc <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e0cb      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2e:	4b49      	ldr	r3, [pc, #292]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d0ee      	beq.n	8004e18 <HAL_RCC_OscConfig+0x334>
 8004e3a:	e014      	b.n	8004e66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e3c:	f7fe fb46 	bl	80034cc <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e42:	e00a      	b.n	8004e5a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e44:	f7fe fb42 	bl	80034cc <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e0b5      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e5a:	4b3e      	ldr	r3, [pc, #248]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5e:	f003 0302 	and.w	r3, r3, #2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1ee      	bne.n	8004e44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e66:	7dfb      	ldrb	r3, [r7, #23]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d105      	bne.n	8004e78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e6c:	4b39      	ldr	r3, [pc, #228]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e70:	4a38      	ldr	r2, [pc, #224]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004e72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e76:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 80a1 	beq.w	8004fc4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e82:	4b34      	ldr	r3, [pc, #208]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f003 030c 	and.w	r3, r3, #12
 8004e8a:	2b08      	cmp	r3, #8
 8004e8c:	d05c      	beq.n	8004f48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d141      	bne.n	8004f1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e96:	4b31      	ldr	r3, [pc, #196]	; (8004f5c <HAL_RCC_OscConfig+0x478>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9c:	f7fe fb16 	bl	80034cc <HAL_GetTick>
 8004ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea4:	f7fe fb12 	bl	80034cc <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e087      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eb6:	4b27      	ldr	r3, [pc, #156]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f0      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	69da      	ldr	r2, [r3, #28]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed0:	019b      	lsls	r3, r3, #6
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	085b      	lsrs	r3, r3, #1
 8004eda:	3b01      	subs	r3, #1
 8004edc:	041b      	lsls	r3, r3, #16
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee4:	061b      	lsls	r3, r3, #24
 8004ee6:	491b      	ldr	r1, [pc, #108]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eec:	4b1b      	ldr	r3, [pc, #108]	; (8004f5c <HAL_RCC_OscConfig+0x478>)
 8004eee:	2201      	movs	r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef2:	f7fe faeb 	bl	80034cc <HAL_GetTick>
 8004ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004efa:	f7fe fae7 	bl	80034cc <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e05c      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f0c:	4b11      	ldr	r3, [pc, #68]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0f0      	beq.n	8004efa <HAL_RCC_OscConfig+0x416>
 8004f18:	e054      	b.n	8004fc4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f1a:	4b10      	ldr	r3, [pc, #64]	; (8004f5c <HAL_RCC_OscConfig+0x478>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f20:	f7fe fad4 	bl	80034cc <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f28:	f7fe fad0 	bl	80034cc <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e045      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f3a:	4b06      	ldr	r3, [pc, #24]	; (8004f54 <HAL_RCC_OscConfig+0x470>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1f0      	bne.n	8004f28 <HAL_RCC_OscConfig+0x444>
 8004f46:	e03d      	b.n	8004fc4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d107      	bne.n	8004f60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e038      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
 8004f54:	40023800 	.word	0x40023800
 8004f58:	40007000 	.word	0x40007000
 8004f5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f60:	4b1b      	ldr	r3, [pc, #108]	; (8004fd0 <HAL_RCC_OscConfig+0x4ec>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d028      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d121      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d11a      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f90:	4013      	ands	r3, r2
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d111      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa6:	085b      	lsrs	r3, r3, #1
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d107      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d001      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3718      	adds	r7, #24
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40023800 	.word	0x40023800

08004fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e0cc      	b.n	8005182 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fe8:	4b68      	ldr	r3, [pc, #416]	; (800518c <HAL_RCC_ClockConfig+0x1b8>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d90c      	bls.n	8005010 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ff6:	4b65      	ldr	r3, [pc, #404]	; (800518c <HAL_RCC_ClockConfig+0x1b8>)
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ffe:	4b63      	ldr	r3, [pc, #396]	; (800518c <HAL_RCC_ClockConfig+0x1b8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	429a      	cmp	r2, r3
 800500a:	d001      	beq.n	8005010 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e0b8      	b.n	8005182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d020      	beq.n	800505e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0304 	and.w	r3, r3, #4
 8005024:	2b00      	cmp	r3, #0
 8005026:	d005      	beq.n	8005034 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005028:	4b59      	ldr	r3, [pc, #356]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	4a58      	ldr	r2, [pc, #352]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 800502e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005032:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0308 	and.w	r3, r3, #8
 800503c:	2b00      	cmp	r3, #0
 800503e:	d005      	beq.n	800504c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005040:	4b53      	ldr	r3, [pc, #332]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	4a52      	ldr	r2, [pc, #328]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005046:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800504a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800504c:	4b50      	ldr	r3, [pc, #320]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	494d      	ldr	r1, [pc, #308]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 800505a:	4313      	orrs	r3, r2
 800505c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d044      	beq.n	80050f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d107      	bne.n	8005082 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005072:	4b47      	ldr	r3, [pc, #284]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d119      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e07f      	b.n	8005182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2b02      	cmp	r3, #2
 8005088:	d003      	beq.n	8005092 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800508e:	2b03      	cmp	r3, #3
 8005090:	d107      	bne.n	80050a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005092:	4b3f      	ldr	r3, [pc, #252]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d109      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e06f      	b.n	8005182 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050a2:	4b3b      	ldr	r3, [pc, #236]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e067      	b.n	8005182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050b2:	4b37      	ldr	r3, [pc, #220]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f023 0203 	bic.w	r2, r3, #3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	4934      	ldr	r1, [pc, #208]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050c4:	f7fe fa02 	bl	80034cc <HAL_GetTick>
 80050c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ca:	e00a      	b.n	80050e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050cc:	f7fe f9fe 	bl	80034cc <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80050da:	4293      	cmp	r3, r2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e04f      	b.n	8005182 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e2:	4b2b      	ldr	r3, [pc, #172]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 020c 	and.w	r2, r3, #12
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d1eb      	bne.n	80050cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050f4:	4b25      	ldr	r3, [pc, #148]	; (800518c <HAL_RCC_ClockConfig+0x1b8>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	683a      	ldr	r2, [r7, #0]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d20c      	bcs.n	800511c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005102:	4b22      	ldr	r3, [pc, #136]	; (800518c <HAL_RCC_ClockConfig+0x1b8>)
 8005104:	683a      	ldr	r2, [r7, #0]
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800510a:	4b20      	ldr	r3, [pc, #128]	; (800518c <HAL_RCC_ClockConfig+0x1b8>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	683a      	ldr	r2, [r7, #0]
 8005114:	429a      	cmp	r2, r3
 8005116:	d001      	beq.n	800511c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e032      	b.n	8005182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0304 	and.w	r3, r3, #4
 8005124:	2b00      	cmp	r3, #0
 8005126:	d008      	beq.n	800513a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005128:	4b19      	ldr	r3, [pc, #100]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	4916      	ldr	r1, [pc, #88]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005136:	4313      	orrs	r3, r2
 8005138:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0308 	and.w	r3, r3, #8
 8005142:	2b00      	cmp	r3, #0
 8005144:	d009      	beq.n	800515a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005146:	4b12      	ldr	r3, [pc, #72]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	490e      	ldr	r1, [pc, #56]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005156:	4313      	orrs	r3, r2
 8005158:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800515a:	f000 f821 	bl	80051a0 <HAL_RCC_GetSysClockFreq>
 800515e:	4602      	mov	r2, r0
 8005160:	4b0b      	ldr	r3, [pc, #44]	; (8005190 <HAL_RCC_ClockConfig+0x1bc>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	091b      	lsrs	r3, r3, #4
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	490a      	ldr	r1, [pc, #40]	; (8005194 <HAL_RCC_ClockConfig+0x1c0>)
 800516c:	5ccb      	ldrb	r3, [r1, r3]
 800516e:	fa22 f303 	lsr.w	r3, r2, r3
 8005172:	4a09      	ldr	r2, [pc, #36]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 8005174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005176:	4b09      	ldr	r3, [pc, #36]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4618      	mov	r0, r3
 800517c:	f7fe f962 	bl	8003444 <HAL_InitTick>

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3710      	adds	r7, #16
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	40023c00 	.word	0x40023c00
 8005190:	40023800 	.word	0x40023800
 8005194:	0800b214 	.word	0x0800b214
 8005198:	20000224 	.word	0x20000224
 800519c:	20000228 	.word	0x20000228

080051a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051a4:	b090      	sub	sp, #64	; 0x40
 80051a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80051a8:	2300      	movs	r3, #0
 80051aa:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051b8:	4b59      	ldr	r3, [pc, #356]	; (8005320 <HAL_RCC_GetSysClockFreq+0x180>)
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f003 030c 	and.w	r3, r3, #12
 80051c0:	2b08      	cmp	r3, #8
 80051c2:	d00d      	beq.n	80051e0 <HAL_RCC_GetSysClockFreq+0x40>
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	f200 80a1 	bhi.w	800530c <HAL_RCC_GetSysClockFreq+0x16c>
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <HAL_RCC_GetSysClockFreq+0x34>
 80051ce:	2b04      	cmp	r3, #4
 80051d0:	d003      	beq.n	80051da <HAL_RCC_GetSysClockFreq+0x3a>
 80051d2:	e09b      	b.n	800530c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051d4:	4b53      	ldr	r3, [pc, #332]	; (8005324 <HAL_RCC_GetSysClockFreq+0x184>)
 80051d6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80051d8:	e09b      	b.n	8005312 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051da:	4b53      	ldr	r3, [pc, #332]	; (8005328 <HAL_RCC_GetSysClockFreq+0x188>)
 80051dc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80051de:	e098      	b.n	8005312 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051e0:	4b4f      	ldr	r3, [pc, #316]	; (8005320 <HAL_RCC_GetSysClockFreq+0x180>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051e8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051ea:	4b4d      	ldr	r3, [pc, #308]	; (8005320 <HAL_RCC_GetSysClockFreq+0x180>)
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d028      	beq.n	8005248 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051f6:	4b4a      	ldr	r3, [pc, #296]	; (8005320 <HAL_RCC_GetSysClockFreq+0x180>)
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	099b      	lsrs	r3, r3, #6
 80051fc:	2200      	movs	r2, #0
 80051fe:	623b      	str	r3, [r7, #32]
 8005200:	627a      	str	r2, [r7, #36]	; 0x24
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005208:	2100      	movs	r1, #0
 800520a:	4b47      	ldr	r3, [pc, #284]	; (8005328 <HAL_RCC_GetSysClockFreq+0x188>)
 800520c:	fb03 f201 	mul.w	r2, r3, r1
 8005210:	2300      	movs	r3, #0
 8005212:	fb00 f303 	mul.w	r3, r0, r3
 8005216:	4413      	add	r3, r2
 8005218:	4a43      	ldr	r2, [pc, #268]	; (8005328 <HAL_RCC_GetSysClockFreq+0x188>)
 800521a:	fba0 1202 	umull	r1, r2, r0, r2
 800521e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005220:	460a      	mov	r2, r1
 8005222:	62ba      	str	r2, [r7, #40]	; 0x28
 8005224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005226:	4413      	add	r3, r2
 8005228:	62fb      	str	r3, [r7, #44]	; 0x2c
 800522a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800522c:	2200      	movs	r2, #0
 800522e:	61bb      	str	r3, [r7, #24]
 8005230:	61fa      	str	r2, [r7, #28]
 8005232:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005236:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800523a:	f7fb fc37 	bl	8000aac <__aeabi_uldivmod>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	4613      	mov	r3, r2
 8005244:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005246:	e053      	b.n	80052f0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005248:	4b35      	ldr	r3, [pc, #212]	; (8005320 <HAL_RCC_GetSysClockFreq+0x180>)
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	099b      	lsrs	r3, r3, #6
 800524e:	2200      	movs	r2, #0
 8005250:	613b      	str	r3, [r7, #16]
 8005252:	617a      	str	r2, [r7, #20]
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800525a:	f04f 0b00 	mov.w	fp, #0
 800525e:	4652      	mov	r2, sl
 8005260:	465b      	mov	r3, fp
 8005262:	f04f 0000 	mov.w	r0, #0
 8005266:	f04f 0100 	mov.w	r1, #0
 800526a:	0159      	lsls	r1, r3, #5
 800526c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005270:	0150      	lsls	r0, r2, #5
 8005272:	4602      	mov	r2, r0
 8005274:	460b      	mov	r3, r1
 8005276:	ebb2 080a 	subs.w	r8, r2, sl
 800527a:	eb63 090b 	sbc.w	r9, r3, fp
 800527e:	f04f 0200 	mov.w	r2, #0
 8005282:	f04f 0300 	mov.w	r3, #0
 8005286:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800528a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800528e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005292:	ebb2 0408 	subs.w	r4, r2, r8
 8005296:	eb63 0509 	sbc.w	r5, r3, r9
 800529a:	f04f 0200 	mov.w	r2, #0
 800529e:	f04f 0300 	mov.w	r3, #0
 80052a2:	00eb      	lsls	r3, r5, #3
 80052a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052a8:	00e2      	lsls	r2, r4, #3
 80052aa:	4614      	mov	r4, r2
 80052ac:	461d      	mov	r5, r3
 80052ae:	eb14 030a 	adds.w	r3, r4, sl
 80052b2:	603b      	str	r3, [r7, #0]
 80052b4:	eb45 030b 	adc.w	r3, r5, fp
 80052b8:	607b      	str	r3, [r7, #4]
 80052ba:	f04f 0200 	mov.w	r2, #0
 80052be:	f04f 0300 	mov.w	r3, #0
 80052c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052c6:	4629      	mov	r1, r5
 80052c8:	028b      	lsls	r3, r1, #10
 80052ca:	4621      	mov	r1, r4
 80052cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052d0:	4621      	mov	r1, r4
 80052d2:	028a      	lsls	r2, r1, #10
 80052d4:	4610      	mov	r0, r2
 80052d6:	4619      	mov	r1, r3
 80052d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052da:	2200      	movs	r2, #0
 80052dc:	60bb      	str	r3, [r7, #8]
 80052de:	60fa      	str	r2, [r7, #12]
 80052e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052e4:	f7fb fbe2 	bl	8000aac <__aeabi_uldivmod>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4613      	mov	r3, r2
 80052ee:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80052f0:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <HAL_RCC_GetSysClockFreq+0x180>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	0c1b      	lsrs	r3, r3, #16
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	3301      	adds	r3, #1
 80052fc:	005b      	lsls	r3, r3, #1
 80052fe:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8005300:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005304:	fbb2 f3f3 	udiv	r3, r2, r3
 8005308:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800530a:	e002      	b.n	8005312 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800530c:	4b05      	ldr	r3, [pc, #20]	; (8005324 <HAL_RCC_GetSysClockFreq+0x184>)
 800530e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005310:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005314:	4618      	mov	r0, r3
 8005316:	3740      	adds	r7, #64	; 0x40
 8005318:	46bd      	mov	sp, r7
 800531a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800531e:	bf00      	nop
 8005320:	40023800 	.word	0x40023800
 8005324:	00f42400 	.word	0x00f42400
 8005328:	017d7840 	.word	0x017d7840

0800532c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005330:	4b03      	ldr	r3, [pc, #12]	; (8005340 <HAL_RCC_GetHCLKFreq+0x14>)
 8005332:	681b      	ldr	r3, [r3, #0]
}
 8005334:	4618      	mov	r0, r3
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	20000224 	.word	0x20000224

08005344 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005348:	f7ff fff0 	bl	800532c <HAL_RCC_GetHCLKFreq>
 800534c:	4602      	mov	r2, r0
 800534e:	4b05      	ldr	r3, [pc, #20]	; (8005364 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	0a9b      	lsrs	r3, r3, #10
 8005354:	f003 0307 	and.w	r3, r3, #7
 8005358:	4903      	ldr	r1, [pc, #12]	; (8005368 <HAL_RCC_GetPCLK1Freq+0x24>)
 800535a:	5ccb      	ldrb	r3, [r1, r3]
 800535c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005360:	4618      	mov	r0, r3
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40023800 	.word	0x40023800
 8005368:	0800b224 	.word	0x0800b224

0800536c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005370:	f7ff ffdc 	bl	800532c <HAL_RCC_GetHCLKFreq>
 8005374:	4602      	mov	r2, r0
 8005376:	4b05      	ldr	r3, [pc, #20]	; (800538c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	0b5b      	lsrs	r3, r3, #13
 800537c:	f003 0307 	and.w	r3, r3, #7
 8005380:	4903      	ldr	r1, [pc, #12]	; (8005390 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005382:	5ccb      	ldrb	r3, [r1, r3]
 8005384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005388:	4618      	mov	r0, r3
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40023800 	.word	0x40023800
 8005390:	0800b224 	.word	0x0800b224

08005394 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e07b      	b.n	800549e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d108      	bne.n	80053c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053b6:	d009      	beq.n	80053cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	61da      	str	r2, [r3, #28]
 80053be:	e005      	b.n	80053cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d106      	bne.n	80053ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7fd fcd2 	bl	8002d90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005402:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	431a      	orrs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	431a      	orrs	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800543c:	431a      	orrs	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005450:	ea42 0103 	orr.w	r1, r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005458:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	0c1b      	lsrs	r3, r3, #16
 800546a:	f003 0104 	and.w	r1, r3, #4
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005472:	f003 0210 	and.w	r2, r3, #16
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	69da      	ldr	r2, [r3, #28]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800548c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b088      	sub	sp, #32
 80054aa:	af02      	add	r7, sp, #8
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	603b      	str	r3, [r7, #0]
 80054b2:	4613      	mov	r3, r2
 80054b4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d001      	beq.n	80054c6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
 80054c4:	e104      	b.n	80056d0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054ce:	d112      	bne.n	80054f6 <HAL_SPI_Receive+0x50>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d10e      	bne.n	80054f6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2204      	movs	r2, #4
 80054dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80054e0:	88fa      	ldrh	r2, [r7, #6]
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	4613      	mov	r3, r2
 80054e8:	68ba      	ldr	r2, [r7, #8]
 80054ea:	68b9      	ldr	r1, [r7, #8]
 80054ec:	68f8      	ldr	r0, [r7, #12]
 80054ee:	f000 f8f3 	bl	80056d8 <HAL_SPI_TransmitReceive>
 80054f2:	4603      	mov	r3, r0
 80054f4:	e0ec      	b.n	80056d0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054f6:	f7fd ffe9 	bl	80034cc <HAL_GetTick>
 80054fa:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <HAL_SPI_Receive+0x62>
 8005502:	88fb      	ldrh	r3, [r7, #6]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d101      	bne.n	800550c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e0e1      	b.n	80056d0 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005512:	2b01      	cmp	r3, #1
 8005514:	d101      	bne.n	800551a <HAL_SPI_Receive+0x74>
 8005516:	2302      	movs	r3, #2
 8005518:	e0da      	b.n	80056d0 <HAL_SPI_Receive+0x22a>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2204      	movs	r2, #4
 8005526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	88fa      	ldrh	r2, [r7, #6]
 800553a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	88fa      	ldrh	r2, [r7, #6]
 8005540:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005568:	d10f      	bne.n	800558a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005578:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005588:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005594:	2b40      	cmp	r3, #64	; 0x40
 8005596:	d007      	beq.n	80055a8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d170      	bne.n	8005692 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80055b0:	e035      	b.n	800561e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d115      	bne.n	80055ec <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f103 020c 	add.w	r2, r3, #12
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055cc:	7812      	ldrb	r2, [r2, #0]
 80055ce:	b2d2      	uxtb	r2, r2
 80055d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	3b01      	subs	r3, #1
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055ea:	e018      	b.n	800561e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ec:	f7fd ff6e 	bl	80034cc <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	683a      	ldr	r2, [r7, #0]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d803      	bhi.n	8005604 <HAL_SPI_Receive+0x15e>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005602:	d102      	bne.n	800560a <HAL_SPI_Receive+0x164>
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d109      	bne.n	800561e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e058      	b.n	80056d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1c4      	bne.n	80055b2 <HAL_SPI_Receive+0x10c>
 8005628:	e038      	b.n	800569c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	2b01      	cmp	r3, #1
 8005636:	d113      	bne.n	8005660 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005642:	b292      	uxth	r2, r2
 8005644:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564a:	1c9a      	adds	r2, r3, #2
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005654:	b29b      	uxth	r3, r3
 8005656:	3b01      	subs	r3, #1
 8005658:	b29a      	uxth	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800565e:	e018      	b.n	8005692 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005660:	f7fd ff34 	bl	80034cc <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	429a      	cmp	r2, r3
 800566e:	d803      	bhi.n	8005678 <HAL_SPI_Receive+0x1d2>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005676:	d102      	bne.n	800567e <HAL_SPI_Receive+0x1d8>
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d109      	bne.n	8005692 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e01e      	b.n	80056d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005696:	b29b      	uxth	r3, r3
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1c6      	bne.n	800562a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	6839      	ldr	r1, [r7, #0]
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f000 fa4b 	bl	8005b3c <SPI_EndRxTransaction>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d002      	beq.n	80056b2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2220      	movs	r2, #32
 80056b0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e000      	b.n	80056d0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80056ce:	2300      	movs	r3, #0
  }
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3718      	adds	r7, #24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b08a      	sub	sp, #40	; 0x28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80056e6:	2301      	movs	r3, #1
 80056e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056ea:	f7fd feef 	bl	80034cc <HAL_GetTick>
 80056ee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056f6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80056fe:	887b      	ldrh	r3, [r7, #2]
 8005700:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005702:	7ffb      	ldrb	r3, [r7, #31]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d00c      	beq.n	8005722 <HAL_SPI_TransmitReceive+0x4a>
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800570e:	d106      	bne.n	800571e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d102      	bne.n	800571e <HAL_SPI_TransmitReceive+0x46>
 8005718:	7ffb      	ldrb	r3, [r7, #31]
 800571a:	2b04      	cmp	r3, #4
 800571c:	d001      	beq.n	8005722 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800571e:	2302      	movs	r3, #2
 8005720:	e17f      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d005      	beq.n	8005734 <HAL_SPI_TransmitReceive+0x5c>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <HAL_SPI_TransmitReceive+0x5c>
 800572e:	887b      	ldrh	r3, [r7, #2]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e174      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800573e:	2b01      	cmp	r3, #1
 8005740:	d101      	bne.n	8005746 <HAL_SPI_TransmitReceive+0x6e>
 8005742:	2302      	movs	r3, #2
 8005744:	e16d      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x34a>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005754:	b2db      	uxtb	r3, r3
 8005756:	2b04      	cmp	r3, #4
 8005758:	d003      	beq.n	8005762 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2205      	movs	r2, #5
 800575e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	887a      	ldrh	r2, [r7, #2]
 8005772:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	887a      	ldrh	r2, [r7, #2]
 8005778:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	887a      	ldrh	r2, [r7, #2]
 8005784:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	887a      	ldrh	r2, [r7, #2]
 800578a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a2:	2b40      	cmp	r3, #64	; 0x40
 80057a4:	d007      	beq.n	80057b6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057be:	d17e      	bne.n	80058be <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d002      	beq.n	80057ce <HAL_SPI_TransmitReceive+0xf6>
 80057c8:	8afb      	ldrh	r3, [r7, #22]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d16c      	bne.n	80058a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d2:	881a      	ldrh	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057de:	1c9a      	adds	r2, r3, #2
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	3b01      	subs	r3, #1
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057f2:	e059      	b.n	80058a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d11b      	bne.n	800583a <HAL_SPI_TransmitReceive+0x162>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005806:	b29b      	uxth	r3, r3
 8005808:	2b00      	cmp	r3, #0
 800580a:	d016      	beq.n	800583a <HAL_SPI_TransmitReceive+0x162>
 800580c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800580e:	2b01      	cmp	r3, #1
 8005810:	d113      	bne.n	800583a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005816:	881a      	ldrh	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005822:	1c9a      	adds	r2, r3, #2
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800582c:	b29b      	uxth	r3, r3
 800582e:	3b01      	subs	r3, #1
 8005830:	b29a      	uxth	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005836:	2300      	movs	r3, #0
 8005838:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	2b01      	cmp	r3, #1
 8005846:	d119      	bne.n	800587c <HAL_SPI_TransmitReceive+0x1a4>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800584c:	b29b      	uxth	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d014      	beq.n	800587c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68da      	ldr	r2, [r3, #12]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585c:	b292      	uxth	r2, r2
 800585e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005864:	1c9a      	adds	r2, r3, #2
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800586e:	b29b      	uxth	r3, r3
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005878:	2301      	movs	r3, #1
 800587a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800587c:	f7fd fe26 	bl	80034cc <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005888:	429a      	cmp	r2, r3
 800588a:	d80d      	bhi.n	80058a8 <HAL_SPI_TransmitReceive+0x1d0>
 800588c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005892:	d009      	beq.n	80058a8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e0bc      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1a0      	bne.n	80057f4 <HAL_SPI_TransmitReceive+0x11c>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d19b      	bne.n	80057f4 <HAL_SPI_TransmitReceive+0x11c>
 80058bc:	e082      	b.n	80059c4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d002      	beq.n	80058cc <HAL_SPI_TransmitReceive+0x1f4>
 80058c6:	8afb      	ldrh	r3, [r7, #22]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d171      	bne.n	80059b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	330c      	adds	r3, #12
 80058d6:	7812      	ldrb	r2, [r2, #0]
 80058d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058f2:	e05d      	b.n	80059b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d11c      	bne.n	800593c <HAL_SPI_TransmitReceive+0x264>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005906:	b29b      	uxth	r3, r3
 8005908:	2b00      	cmp	r3, #0
 800590a:	d017      	beq.n	800593c <HAL_SPI_TransmitReceive+0x264>
 800590c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590e:	2b01      	cmp	r3, #1
 8005910:	d114      	bne.n	800593c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	330c      	adds	r3, #12
 800591c:	7812      	ldrb	r2, [r2, #0]
 800591e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005924:	1c5a      	adds	r2, r3, #1
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800592e:	b29b      	uxth	r3, r3
 8005930:	3b01      	subs	r3, #1
 8005932:	b29a      	uxth	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b01      	cmp	r3, #1
 8005948:	d119      	bne.n	800597e <HAL_SPI_TransmitReceive+0x2a6>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800594e:	b29b      	uxth	r3, r3
 8005950:	2b00      	cmp	r3, #0
 8005952:	d014      	beq.n	800597e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595e:	b2d2      	uxtb	r2, r2
 8005960:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005970:	b29b      	uxth	r3, r3
 8005972:	3b01      	subs	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800597a:	2301      	movs	r3, #1
 800597c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800597e:	f7fd fda5 	bl	80034cc <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800598a:	429a      	cmp	r2, r3
 800598c:	d803      	bhi.n	8005996 <HAL_SPI_TransmitReceive+0x2be>
 800598e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005994:	d102      	bne.n	800599c <HAL_SPI_TransmitReceive+0x2c4>
 8005996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005998:	2b00      	cmp	r3, #0
 800599a:	d109      	bne.n	80059b0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e038      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d19c      	bne.n	80058f4 <HAL_SPI_TransmitReceive+0x21c>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d197      	bne.n	80058f4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059c4:	6a3a      	ldr	r2, [r7, #32]
 80059c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 f91d 	bl	8005c08 <SPI_EndRxTxTransaction>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d008      	beq.n	80059e6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2220      	movs	r2, #32
 80059d8:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e01d      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10a      	bne.n	8005a04 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059ee:	2300      	movs	r3, #0
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	613b      	str	r3, [r7, #16]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d001      	beq.n	8005a20 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e000      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
  }
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3728      	adds	r7, #40	; 0x28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	603b      	str	r3, [r7, #0]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a3c:	f7fd fd46 	bl	80034cc <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a44:	1a9b      	subs	r3, r3, r2
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	4413      	add	r3, r2
 8005a4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a4c:	f7fd fd3e 	bl	80034cc <HAL_GetTick>
 8005a50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a52:	4b39      	ldr	r3, [pc, #228]	; (8005b38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	015b      	lsls	r3, r3, #5
 8005a58:	0d1b      	lsrs	r3, r3, #20
 8005a5a:	69fa      	ldr	r2, [r7, #28]
 8005a5c:	fb02 f303 	mul.w	r3, r2, r3
 8005a60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a62:	e054      	b.n	8005b0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a6a:	d050      	beq.n	8005b0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a6c:	f7fd fd2e 	bl	80034cc <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	69fa      	ldr	r2, [r7, #28]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d902      	bls.n	8005a82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d13d      	bne.n	8005afe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a9a:	d111      	bne.n	8005ac0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aa4:	d004      	beq.n	8005ab0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aae:	d107      	bne.n	8005ac0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005abe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ac8:	d10f      	bne.n	8005aea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ae8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005afa:	2303      	movs	r3, #3
 8005afc:	e017      	b.n	8005b2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	4013      	ands	r3, r2
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	bf0c      	ite	eq
 8005b1e:	2301      	moveq	r3, #1
 8005b20:	2300      	movne	r3, #0
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	461a      	mov	r2, r3
 8005b26:	79fb      	ldrb	r3, [r7, #7]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d19b      	bne.n	8005a64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3720      	adds	r7, #32
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20000224 	.word	0x20000224

08005b3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b086      	sub	sp, #24
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b50:	d111      	bne.n	8005b76 <SPI_EndRxTransaction+0x3a>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b5a:	d004      	beq.n	8005b66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b64:	d107      	bne.n	8005b76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b74:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b7e:	d12a      	bne.n	8005bd6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b88:	d012      	beq.n	8005bb0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	2200      	movs	r2, #0
 8005b92:	2180      	movs	r1, #128	; 0x80
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f7ff ff49 	bl	8005a2c <SPI_WaitFlagStateUntilTimeout>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d02d      	beq.n	8005bfc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba4:	f043 0220 	orr.w	r2, r3, #32
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e026      	b.n	8005bfe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	9300      	str	r3, [sp, #0]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	2101      	movs	r1, #1
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f7ff ff36 	bl	8005a2c <SPI_WaitFlagStateUntilTimeout>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d01a      	beq.n	8005bfc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bca:	f043 0220 	orr.w	r2, r3, #32
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e013      	b.n	8005bfe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	9300      	str	r3, [sp, #0]
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	2101      	movs	r1, #1
 8005be0:	68f8      	ldr	r0, [r7, #12]
 8005be2:	f7ff ff23 	bl	8005a2c <SPI_WaitFlagStateUntilTimeout>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d007      	beq.n	8005bfc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf0:	f043 0220 	orr.w	r2, r3, #32
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e000      	b.n	8005bfe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
	...

08005c08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af02      	add	r7, sp, #8
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	2102      	movs	r1, #2
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f7ff ff04 	bl	8005a2c <SPI_WaitFlagStateUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d007      	beq.n	8005c3a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c2e:	f043 0220 	orr.w	r2, r3, #32
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e032      	b.n	8005ca0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c3a:	4b1b      	ldr	r3, [pc, #108]	; (8005ca8 <SPI_EndRxTxTransaction+0xa0>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a1b      	ldr	r2, [pc, #108]	; (8005cac <SPI_EndRxTxTransaction+0xa4>)
 8005c40:	fba2 2303 	umull	r2, r3, r2, r3
 8005c44:	0d5b      	lsrs	r3, r3, #21
 8005c46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c4a:	fb02 f303 	mul.w	r3, r2, r3
 8005c4e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c58:	d112      	bne.n	8005c80 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2200      	movs	r2, #0
 8005c62:	2180      	movs	r1, #128	; 0x80
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f7ff fee1 	bl	8005a2c <SPI_WaitFlagStateUntilTimeout>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d016      	beq.n	8005c9e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c74:	f043 0220 	orr.w	r2, r3, #32
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e00f      	b.n	8005ca0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00a      	beq.n	8005c9c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c96:	2b80      	cmp	r3, #128	; 0x80
 8005c98:	d0f2      	beq.n	8005c80 <SPI_EndRxTxTransaction+0x78>
 8005c9a:	e000      	b.n	8005c9e <SPI_EndRxTxTransaction+0x96>
        break;
 8005c9c:	bf00      	nop
  }

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3718      	adds	r7, #24
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	20000224 	.word	0x20000224
 8005cac:	165e9f81 	.word	0x165e9f81

08005cb0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e038      	b.n	8005d38 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d106      	bne.n	8005ce0 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005cda:	68f8      	ldr	r0, [r7, #12]
 8005cdc:	f7fb fe04 	bl	80018e8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	3308      	adds	r3, #8
 8005ce8:	4619      	mov	r1, r3
 8005cea:	4610      	mov	r0, r2
 8005cec:	f001 fcf4 	bl	80076d8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6818      	ldr	r0, [r3, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	68b9      	ldr	r1, [r7, #8]
 8005cfc:	f001 fd56 	bl	80077ac <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6858      	ldr	r0, [r3, #4]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	f001 fd83 	bl	8007818 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	6892      	ldr	r2, [r2, #8]
 8005d1a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	6892      	ldr	r2, [r2, #8]
 8005d26:	f041 0101 	orr.w	r1, r1, #1
 8005d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e041      	b.n	8005dd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d106      	bne.n	8005d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7fd f960 	bl	800302c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	3304      	adds	r3, #4
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	4610      	mov	r0, r2
 8005d80:	f000 fa7e 	bl	8006280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3708      	adds	r7, #8
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
	...

08005de0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d001      	beq.n	8005df8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e04e      	b.n	8005e96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68da      	ldr	r2, [r3, #12]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0201 	orr.w	r2, r2, #1
 8005e0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a23      	ldr	r2, [pc, #140]	; (8005ea4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d022      	beq.n	8005e60 <HAL_TIM_Base_Start_IT+0x80>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e22:	d01d      	beq.n	8005e60 <HAL_TIM_Base_Start_IT+0x80>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a1f      	ldr	r2, [pc, #124]	; (8005ea8 <HAL_TIM_Base_Start_IT+0xc8>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d018      	beq.n	8005e60 <HAL_TIM_Base_Start_IT+0x80>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a1e      	ldr	r2, [pc, #120]	; (8005eac <HAL_TIM_Base_Start_IT+0xcc>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d013      	beq.n	8005e60 <HAL_TIM_Base_Start_IT+0x80>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1c      	ldr	r2, [pc, #112]	; (8005eb0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00e      	beq.n	8005e60 <HAL_TIM_Base_Start_IT+0x80>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a1b      	ldr	r2, [pc, #108]	; (8005eb4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d009      	beq.n	8005e60 <HAL_TIM_Base_Start_IT+0x80>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a19      	ldr	r2, [pc, #100]	; (8005eb8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d004      	beq.n	8005e60 <HAL_TIM_Base_Start_IT+0x80>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a18      	ldr	r2, [pc, #96]	; (8005ebc <HAL_TIM_Base_Start_IT+0xdc>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d111      	bne.n	8005e84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 0307 	and.w	r3, r3, #7
 8005e6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2b06      	cmp	r3, #6
 8005e70:	d010      	beq.n	8005e94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0201 	orr.w	r2, r2, #1
 8005e80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e82:	e007      	b.n	8005e94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f042 0201 	orr.w	r2, r2, #1
 8005e92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3714      	adds	r7, #20
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40000400 	.word	0x40000400
 8005eac:	40000800 	.word	0x40000800
 8005eb0:	40000c00 	.word	0x40000c00
 8005eb4:	40010400 	.word	0x40010400
 8005eb8:	40014000 	.word	0x40014000
 8005ebc:	40001800 	.word	0x40001800

08005ec0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f003 0302 	and.w	r3, r3, #2
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d020      	beq.n	8005f24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f003 0302 	and.w	r3, r3, #2
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d01b      	beq.n	8005f24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f06f 0202 	mvn.w	r2, #2
 8005ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	f003 0303 	and.w	r3, r3, #3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f999 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005f10:	e005      	b.n	8005f1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f98b 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 f99c 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d020      	beq.n	8005f70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d01b      	beq.n	8005f70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f06f 0204 	mvn.w	r2, #4
 8005f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2202      	movs	r2, #2
 8005f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	699b      	ldr	r3, [r3, #24]
 8005f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 f973 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005f5c:	e005      	b.n	8005f6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f965 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 f976 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d020      	beq.n	8005fbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f003 0308 	and.w	r3, r3, #8
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01b      	beq.n	8005fbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f06f 0208 	mvn.w	r2, #8
 8005f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2204      	movs	r2, #4
 8005f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	f003 0303 	and.w	r3, r3, #3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d003      	beq.n	8005faa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 f94d 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005fa8:	e005      	b.n	8005fb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f000 f93f 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 f950 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	f003 0310 	and.w	r3, r3, #16
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d020      	beq.n	8006008 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f003 0310 	and.w	r3, r3, #16
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d01b      	beq.n	8006008 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f06f 0210 	mvn.w	r2, #16
 8005fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2208      	movs	r2, #8
 8005fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d003      	beq.n	8005ff6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f927 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005ff4:	e005      	b.n	8006002 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f000 f919 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 f92a 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00c      	beq.n	800602c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	2b00      	cmp	r3, #0
 800601a:	d007      	beq.n	800602c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f06f 0201 	mvn.w	r2, #1
 8006024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7fc f9ea 	bl	8002400 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00c      	beq.n	8006050 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800603c:	2b00      	cmp	r3, #0
 800603e:	d007      	beq.n	8006050 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fae4 	bl	8006618 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00c      	beq.n	8006074 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006060:	2b00      	cmp	r3, #0
 8006062:	d007      	beq.n	8006074 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800606c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f8fb 	bl	800626a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	f003 0320 	and.w	r3, r3, #32
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00c      	beq.n	8006098 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f003 0320 	and.w	r3, r3, #32
 8006084:	2b00      	cmp	r3, #0
 8006086:	d007      	beq.n	8006098 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0220 	mvn.w	r2, #32
 8006090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 fab6 	bl	8006604 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006098:	bf00      	nop
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060aa:	2300      	movs	r3, #0
 80060ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d101      	bne.n	80060bc <HAL_TIM_ConfigClockSource+0x1c>
 80060b8:	2302      	movs	r3, #2
 80060ba:	e0b4      	b.n	8006226 <HAL_TIM_ConfigClockSource+0x186>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80060da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060f4:	d03e      	beq.n	8006174 <HAL_TIM_ConfigClockSource+0xd4>
 80060f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060fa:	f200 8087 	bhi.w	800620c <HAL_TIM_ConfigClockSource+0x16c>
 80060fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006102:	f000 8086 	beq.w	8006212 <HAL_TIM_ConfigClockSource+0x172>
 8006106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800610a:	d87f      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800610c:	2b70      	cmp	r3, #112	; 0x70
 800610e:	d01a      	beq.n	8006146 <HAL_TIM_ConfigClockSource+0xa6>
 8006110:	2b70      	cmp	r3, #112	; 0x70
 8006112:	d87b      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 8006114:	2b60      	cmp	r3, #96	; 0x60
 8006116:	d050      	beq.n	80061ba <HAL_TIM_ConfigClockSource+0x11a>
 8006118:	2b60      	cmp	r3, #96	; 0x60
 800611a:	d877      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800611c:	2b50      	cmp	r3, #80	; 0x50
 800611e:	d03c      	beq.n	800619a <HAL_TIM_ConfigClockSource+0xfa>
 8006120:	2b50      	cmp	r3, #80	; 0x50
 8006122:	d873      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 8006124:	2b40      	cmp	r3, #64	; 0x40
 8006126:	d058      	beq.n	80061da <HAL_TIM_ConfigClockSource+0x13a>
 8006128:	2b40      	cmp	r3, #64	; 0x40
 800612a:	d86f      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800612c:	2b30      	cmp	r3, #48	; 0x30
 800612e:	d064      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006130:	2b30      	cmp	r3, #48	; 0x30
 8006132:	d86b      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 8006134:	2b20      	cmp	r3, #32
 8006136:	d060      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006138:	2b20      	cmp	r3, #32
 800613a:	d867      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800613c:	2b00      	cmp	r3, #0
 800613e:	d05c      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006140:	2b10      	cmp	r3, #16
 8006142:	d05a      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006144:	e062      	b.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006156:	f000 f9b9 	bl	80064cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006168:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	609a      	str	r2, [r3, #8]
      break;
 8006172:	e04f      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006184:	f000 f9a2 	bl	80064cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689a      	ldr	r2, [r3, #8]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006196:	609a      	str	r2, [r3, #8]
      break;
 8006198:	e03c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061a6:	461a      	mov	r2, r3
 80061a8:	f000 f916 	bl	80063d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2150      	movs	r1, #80	; 0x50
 80061b2:	4618      	mov	r0, r3
 80061b4:	f000 f96f 	bl	8006496 <TIM_ITRx_SetConfig>
      break;
 80061b8:	e02c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061c6:	461a      	mov	r2, r3
 80061c8:	f000 f935 	bl	8006436 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2160      	movs	r1, #96	; 0x60
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 f95f 	bl	8006496 <TIM_ITRx_SetConfig>
      break;
 80061d8:	e01c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061e6:	461a      	mov	r2, r3
 80061e8:	f000 f8f6 	bl	80063d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2140      	movs	r1, #64	; 0x40
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 f94f 	bl	8006496 <TIM_ITRx_SetConfig>
      break;
 80061f8:	e00c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4619      	mov	r1, r3
 8006204:	4610      	mov	r0, r2
 8006206:	f000 f946 	bl	8006496 <TIM_ITRx_SetConfig>
      break;
 800620a:	e003      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	73fb      	strb	r3, [r7, #15]
      break;
 8006210:	e000      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006212:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006224:	7bfb      	ldrb	r3, [r7, #15]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006236:	bf00      	nop
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800625e:	bf00      	nop
 8006260:	370c      	adds	r7, #12
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr

0800626a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800626a:	b480      	push	{r7}
 800626c:	b083      	sub	sp, #12
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006272:	bf00      	nop
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
	...

08006280 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a46      	ldr	r2, [pc, #280]	; (80063ac <TIM_Base_SetConfig+0x12c>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d013      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800629e:	d00f      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a43      	ldr	r2, [pc, #268]	; (80063b0 <TIM_Base_SetConfig+0x130>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00b      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a42      	ldr	r2, [pc, #264]	; (80063b4 <TIM_Base_SetConfig+0x134>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d007      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a41      	ldr	r2, [pc, #260]	; (80063b8 <TIM_Base_SetConfig+0x138>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d003      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a40      	ldr	r2, [pc, #256]	; (80063bc <TIM_Base_SetConfig+0x13c>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d108      	bne.n	80062d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a35      	ldr	r2, [pc, #212]	; (80063ac <TIM_Base_SetConfig+0x12c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d02b      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062e0:	d027      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a32      	ldr	r2, [pc, #200]	; (80063b0 <TIM_Base_SetConfig+0x130>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d023      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a31      	ldr	r2, [pc, #196]	; (80063b4 <TIM_Base_SetConfig+0x134>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d01f      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a30      	ldr	r2, [pc, #192]	; (80063b8 <TIM_Base_SetConfig+0x138>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d01b      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a2f      	ldr	r2, [pc, #188]	; (80063bc <TIM_Base_SetConfig+0x13c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d017      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a2e      	ldr	r2, [pc, #184]	; (80063c0 <TIM_Base_SetConfig+0x140>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d013      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a2d      	ldr	r2, [pc, #180]	; (80063c4 <TIM_Base_SetConfig+0x144>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d00f      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a2c      	ldr	r2, [pc, #176]	; (80063c8 <TIM_Base_SetConfig+0x148>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d00b      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a2b      	ldr	r2, [pc, #172]	; (80063cc <TIM_Base_SetConfig+0x14c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d007      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a2a      	ldr	r2, [pc, #168]	; (80063d0 <TIM_Base_SetConfig+0x150>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d003      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a29      	ldr	r2, [pc, #164]	; (80063d4 <TIM_Base_SetConfig+0x154>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d108      	bne.n	8006344 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006338:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	4313      	orrs	r3, r2
 8006342:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	4313      	orrs	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a10      	ldr	r2, [pc, #64]	; (80063ac <TIM_Base_SetConfig+0x12c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d003      	beq.n	8006378 <TIM_Base_SetConfig+0xf8>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a12      	ldr	r2, [pc, #72]	; (80063bc <TIM_Base_SetConfig+0x13c>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d103      	bne.n	8006380 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	f003 0301 	and.w	r3, r3, #1
 800638e:	2b01      	cmp	r3, #1
 8006390:	d105      	bne.n	800639e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	f023 0201 	bic.w	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	611a      	str	r2, [r3, #16]
  }
}
 800639e:	bf00      	nop
 80063a0:	3714      	adds	r7, #20
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	40010000 	.word	0x40010000
 80063b0:	40000400 	.word	0x40000400
 80063b4:	40000800 	.word	0x40000800
 80063b8:	40000c00 	.word	0x40000c00
 80063bc:	40010400 	.word	0x40010400
 80063c0:	40014000 	.word	0x40014000
 80063c4:	40014400 	.word	0x40014400
 80063c8:	40014800 	.word	0x40014800
 80063cc:	40001800 	.word	0x40001800
 80063d0:	40001c00 	.word	0x40001c00
 80063d4:	40002000 	.word	0x40002000

080063d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063d8:	b480      	push	{r7}
 80063da:	b087      	sub	sp, #28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6a1b      	ldr	r3, [r3, #32]
 80063e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	f023 0201 	bic.w	r2, r3, #1
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006402:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	011b      	lsls	r3, r3, #4
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	f023 030a 	bic.w	r3, r3, #10
 8006414:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	4313      	orrs	r3, r2
 800641c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	621a      	str	r2, [r3, #32]
}
 800642a:	bf00      	nop
 800642c:	371c      	adds	r7, #28
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006436:	b480      	push	{r7}
 8006438:	b087      	sub	sp, #28
 800643a:	af00      	add	r7, sp, #0
 800643c:	60f8      	str	r0, [r7, #12]
 800643e:	60b9      	str	r1, [r7, #8]
 8006440:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6a1b      	ldr	r3, [r3, #32]
 800644c:	f023 0210 	bic.w	r2, r3, #16
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	699b      	ldr	r3, [r3, #24]
 8006458:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006460:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	031b      	lsls	r3, r3, #12
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	4313      	orrs	r3, r2
 800646a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006472:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	4313      	orrs	r3, r2
 800647c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	621a      	str	r2, [r3, #32]
}
 800648a:	bf00      	nop
 800648c:	371c      	adds	r7, #28
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006496:	b480      	push	{r7}
 8006498:	b085      	sub	sp, #20
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	f043 0307 	orr.w	r3, r3, #7
 80064b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	609a      	str	r2, [r3, #8]
}
 80064c0:	bf00      	nop
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b087      	sub	sp, #28
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
 80064d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	021a      	lsls	r2, r3, #8
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	431a      	orrs	r2, r3
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	609a      	str	r2, [r3, #8]
}
 8006500:	bf00      	nop
 8006502:	371c      	adds	r7, #28
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800651c:	2b01      	cmp	r3, #1
 800651e:	d101      	bne.n	8006524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006520:	2302      	movs	r3, #2
 8006522:	e05a      	b.n	80065da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2202      	movs	r2, #2
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800654a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	4313      	orrs	r3, r2
 8006554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a21      	ldr	r2, [pc, #132]	; (80065e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d022      	beq.n	80065ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006570:	d01d      	beq.n	80065ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a1d      	ldr	r2, [pc, #116]	; (80065ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d018      	beq.n	80065ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a1b      	ldr	r2, [pc, #108]	; (80065f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d013      	beq.n	80065ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a1a      	ldr	r2, [pc, #104]	; (80065f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d00e      	beq.n	80065ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a18      	ldr	r2, [pc, #96]	; (80065f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d009      	beq.n	80065ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a17      	ldr	r2, [pc, #92]	; (80065fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d004      	beq.n	80065ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a15      	ldr	r2, [pc, #84]	; (8006600 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d10c      	bne.n	80065c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	4313      	orrs	r3, r2
 80065be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	40010000 	.word	0x40010000
 80065ec:	40000400 	.word	0x40000400
 80065f0:	40000800 	.word	0x40000800
 80065f4:	40000c00 	.word	0x40000c00
 80065f8:	40010400 	.word	0x40010400
 80065fc:	40014000 	.word	0x40014000
 8006600:	40001800 	.word	0x40001800

08006604 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006620:	bf00      	nop
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d101      	bne.n	800663e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e042      	b.n	80066c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d106      	bne.n	8006658 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f7fc fdee 	bl	8003234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2224      	movs	r2, #36	; 0x24
 800665c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68da      	ldr	r2, [r3, #12]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800666e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 fdbd 	bl	80071f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	691a      	ldr	r2, [r3, #16]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006684:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	695a      	ldr	r2, [r3, #20]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006694:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2220      	movs	r2, #32
 80066b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b08a      	sub	sp, #40	; 0x28
 80066d0:	af02      	add	r7, sp, #8
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	4613      	mov	r3, r2
 80066da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80066dc:	2300      	movs	r3, #0
 80066de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	d175      	bne.n	80067d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <HAL_UART_Transmit+0x2c>
 80066f2:	88fb      	ldrh	r3, [r7, #6]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e06e      	b.n	80067da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2221      	movs	r2, #33	; 0x21
 8006706:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800670a:	f7fc fedf 	bl	80034cc <HAL_GetTick>
 800670e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	88fa      	ldrh	r2, [r7, #6]
 8006714:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	88fa      	ldrh	r2, [r7, #6]
 800671a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006724:	d108      	bne.n	8006738 <HAL_UART_Transmit+0x6c>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d104      	bne.n	8006738 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800672e:	2300      	movs	r3, #0
 8006730:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	61bb      	str	r3, [r7, #24]
 8006736:	e003      	b.n	8006740 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800673c:	2300      	movs	r3, #0
 800673e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006740:	e02e      	b.n	80067a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	9300      	str	r3, [sp, #0]
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	2200      	movs	r2, #0
 800674a:	2180      	movs	r1, #128	; 0x80
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f000 fb1f 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d005      	beq.n	8006764 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2220      	movs	r2, #32
 800675c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	e03a      	b.n	80067da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	881b      	ldrh	r3, [r3, #0]
 800676e:	461a      	mov	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006778:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	3302      	adds	r3, #2
 800677e:	61bb      	str	r3, [r7, #24]
 8006780:	e007      	b.n	8006792 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	781a      	ldrb	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	3301      	adds	r3, #1
 8006790:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006796:	b29b      	uxth	r3, r3
 8006798:	3b01      	subs	r3, #1
 800679a:	b29a      	uxth	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1cb      	bne.n	8006742 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	9300      	str	r3, [sp, #0]
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2200      	movs	r2, #0
 80067b2:	2140      	movs	r1, #64	; 0x40
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f000 faeb 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d005      	beq.n	80067cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2220      	movs	r2, #32
 80067c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e006      	b.n	80067da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2220      	movs	r2, #32
 80067d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	e000      	b.n	80067da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80067d8:	2302      	movs	r3, #2
  }
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3720      	adds	r7, #32
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}

080067e2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067e2:	b580      	push	{r7, lr}
 80067e4:	b084      	sub	sp, #16
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	60f8      	str	r0, [r7, #12]
 80067ea:	60b9      	str	r1, [r7, #8]
 80067ec:	4613      	mov	r3, r2
 80067ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b20      	cmp	r3, #32
 80067fa:	d112      	bne.n	8006822 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d002      	beq.n	8006808 <HAL_UART_Receive_IT+0x26>
 8006802:	88fb      	ldrh	r3, [r7, #6]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d101      	bne.n	800680c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e00b      	b.n	8006824 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006812:	88fb      	ldrh	r3, [r7, #6]
 8006814:	461a      	mov	r2, r3
 8006816:	68b9      	ldr	r1, [r7, #8]
 8006818:	68f8      	ldr	r0, [r7, #12]
 800681a:	f000 fb12 	bl	8006e42 <UART_Start_Receive_IT>
 800681e:	4603      	mov	r3, r0
 8006820:	e000      	b.n	8006824 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006822:	2302      	movs	r3, #2
  }
}
 8006824:	4618      	mov	r0, r3
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b0ba      	sub	sp, #232	; 0xe8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	695b      	ldr	r3, [r3, #20]
 800684e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006852:	2300      	movs	r3, #0
 8006854:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006858:	2300      	movs	r3, #0
 800685a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800685e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006862:	f003 030f 	and.w	r3, r3, #15
 8006866:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800686a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10f      	bne.n	8006892 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006876:	f003 0320 	and.w	r3, r3, #32
 800687a:	2b00      	cmp	r3, #0
 800687c:	d009      	beq.n	8006892 <HAL_UART_IRQHandler+0x66>
 800687e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006882:	f003 0320 	and.w	r3, r3, #32
 8006886:	2b00      	cmp	r3, #0
 8006888:	d003      	beq.n	8006892 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 fbf2 	bl	8007074 <UART_Receive_IT>
      return;
 8006890:	e25b      	b.n	8006d4a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006892:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006896:	2b00      	cmp	r3, #0
 8006898:	f000 80de 	beq.w	8006a58 <HAL_UART_IRQHandler+0x22c>
 800689c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d106      	bne.n	80068b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80068a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 80d1 	beq.w	8006a58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80068b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00b      	beq.n	80068da <HAL_UART_IRQHandler+0xae>
 80068c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d005      	beq.n	80068da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068d2:	f043 0201 	orr.w	r2, r3, #1
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068de:	f003 0304 	and.w	r3, r3, #4
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00b      	beq.n	80068fe <HAL_UART_IRQHandler+0xd2>
 80068e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068ea:	f003 0301 	and.w	r3, r3, #1
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d005      	beq.n	80068fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068f6:	f043 0202 	orr.w	r2, r3, #2
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00b      	beq.n	8006922 <HAL_UART_IRQHandler+0xf6>
 800690a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d005      	beq.n	8006922 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800691a:	f043 0204 	orr.w	r2, r3, #4
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006926:	f003 0308 	and.w	r3, r3, #8
 800692a:	2b00      	cmp	r3, #0
 800692c:	d011      	beq.n	8006952 <HAL_UART_IRQHandler+0x126>
 800692e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006932:	f003 0320 	and.w	r3, r3, #32
 8006936:	2b00      	cmp	r3, #0
 8006938:	d105      	bne.n	8006946 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800693a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800693e:	f003 0301 	and.w	r3, r3, #1
 8006942:	2b00      	cmp	r3, #0
 8006944:	d005      	beq.n	8006952 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800694a:	f043 0208 	orr.w	r2, r3, #8
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006956:	2b00      	cmp	r3, #0
 8006958:	f000 81f2 	beq.w	8006d40 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800695c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006960:	f003 0320 	and.w	r3, r3, #32
 8006964:	2b00      	cmp	r3, #0
 8006966:	d008      	beq.n	800697a <HAL_UART_IRQHandler+0x14e>
 8006968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800696c:	f003 0320 	and.w	r3, r3, #32
 8006970:	2b00      	cmp	r3, #0
 8006972:	d002      	beq.n	800697a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 fb7d 	bl	8007074 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006984:	2b40      	cmp	r3, #64	; 0x40
 8006986:	bf0c      	ite	eq
 8006988:	2301      	moveq	r3, #1
 800698a:	2300      	movne	r3, #0
 800698c:	b2db      	uxtb	r3, r3
 800698e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006996:	f003 0308 	and.w	r3, r3, #8
 800699a:	2b00      	cmp	r3, #0
 800699c:	d103      	bne.n	80069a6 <HAL_UART_IRQHandler+0x17a>
 800699e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d04f      	beq.n	8006a46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 fa85 	bl	8006eb6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	695b      	ldr	r3, [r3, #20]
 80069b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b6:	2b40      	cmp	r3, #64	; 0x40
 80069b8:	d141      	bne.n	8006a3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3314      	adds	r3, #20
 80069c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069c8:	e853 3f00 	ldrex	r3, [r3]
 80069cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80069d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3314      	adds	r3, #20
 80069e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80069e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80069ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80069f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80069f6:	e841 2300 	strex	r3, r2, [r1]
 80069fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80069fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1d9      	bne.n	80069ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d013      	beq.n	8006a36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a12:	4a7e      	ldr	r2, [pc, #504]	; (8006c0c <HAL_UART_IRQHandler+0x3e0>)
 8006a14:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7fd fc20 	bl	8004260 <HAL_DMA_Abort_IT>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d016      	beq.n	8006a54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006a30:	4610      	mov	r0, r2
 8006a32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a34:	e00e      	b.n	8006a54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f994 	bl	8006d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a3c:	e00a      	b.n	8006a54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 f990 	bl	8006d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a44:	e006      	b.n	8006a54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f98c 	bl	8006d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006a52:	e175      	b.n	8006d40 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a54:	bf00      	nop
    return;
 8006a56:	e173      	b.n	8006d40 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	f040 814f 	bne.w	8006d00 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a66:	f003 0310 	and.w	r3, r3, #16
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 8148 	beq.w	8006d00 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a74:	f003 0310 	and.w	r3, r3, #16
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 8141 	beq.w	8006d00 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a7e:	2300      	movs	r3, #0
 8006a80:	60bb      	str	r3, [r7, #8]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	60bb      	str	r3, [r7, #8]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	60bb      	str	r3, [r7, #8]
 8006a92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a9e:	2b40      	cmp	r3, #64	; 0x40
 8006aa0:	f040 80b6 	bne.w	8006c10 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ab0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f000 8145 	beq.w	8006d44 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006abe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	f080 813e 	bcs.w	8006d44 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ace:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ada:	f000 8088 	beq.w	8006bee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	330c      	adds	r3, #12
 8006ae4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006af4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006af8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006afc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	330c      	adds	r3, #12
 8006b06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006b0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b12:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b16:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1d9      	bne.n	8006ade <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	3314      	adds	r3, #20
 8006b30:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b34:	e853 3f00 	ldrex	r3, [r3]
 8006b38:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b3c:	f023 0301 	bic.w	r3, r3, #1
 8006b40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	3314      	adds	r3, #20
 8006b4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b4e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b52:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b54:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b56:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e1      	bne.n	8006b2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3314      	adds	r3, #20
 8006b6c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b70:	e853 3f00 	ldrex	r3, [r3]
 8006b74:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	3314      	adds	r3, #20
 8006b86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b8a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b8c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b92:	e841 2300 	strex	r3, r2, [r1]
 8006b96:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d1e3      	bne.n	8006b66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	330c      	adds	r3, #12
 8006bb2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bb6:	e853 3f00 	ldrex	r3, [r3]
 8006bba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006bbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bbe:	f023 0310 	bic.w	r3, r3, #16
 8006bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	330c      	adds	r3, #12
 8006bcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006bd0:	65ba      	str	r2, [r7, #88]	; 0x58
 8006bd2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006bd6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bd8:	e841 2300 	strex	r3, r2, [r1]
 8006bdc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006bde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d1e3      	bne.n	8006bac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fd fac9 	bl	8004180 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2202      	movs	r2, #2
 8006bf2:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	4619      	mov	r1, r3
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 f8b7 	bl	8006d78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c0a:	e09b      	b.n	8006d44 <HAL_UART_IRQHandler+0x518>
 8006c0c:	08006f7d 	.word	0x08006f7d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	f000 808e 	beq.w	8006d48 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006c2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 8089 	beq.w	8006d48 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	330c      	adds	r3, #12
 8006c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	330c      	adds	r3, #12
 8006c56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006c5a:	647a      	str	r2, [r7, #68]	; 0x44
 8006c5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c62:	e841 2300 	strex	r3, r2, [r1]
 8006c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1e3      	bne.n	8006c36 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3314      	adds	r3, #20
 8006c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c78:	e853 3f00 	ldrex	r3, [r3]
 8006c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8006c7e:	6a3b      	ldr	r3, [r7, #32]
 8006c80:	f023 0301 	bic.w	r3, r3, #1
 8006c84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3314      	adds	r3, #20
 8006c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c92:	633a      	str	r2, [r7, #48]	; 0x30
 8006c94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c9a:	e841 2300 	strex	r3, r2, [r1]
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1e3      	bne.n	8006c6e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	330c      	adds	r3, #12
 8006cba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	e853 3f00 	ldrex	r3, [r3]
 8006cc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f023 0310 	bic.w	r3, r3, #16
 8006cca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	330c      	adds	r3, #12
 8006cd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006cd8:	61fa      	str	r2, [r7, #28]
 8006cda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cdc:	69b9      	ldr	r1, [r7, #24]
 8006cde:	69fa      	ldr	r2, [r7, #28]
 8006ce0:	e841 2300 	strex	r3, r2, [r1]
 8006ce4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e3      	bne.n	8006cb4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 f83d 	bl	8006d78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006cfe:	e023      	b.n	8006d48 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d009      	beq.n	8006d20 <HAL_UART_IRQHandler+0x4f4>
 8006d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d003      	beq.n	8006d20 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 f943 	bl	8006fa4 <UART_Transmit_IT>
    return;
 8006d1e:	e014      	b.n	8006d4a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00e      	beq.n	8006d4a <HAL_UART_IRQHandler+0x51e>
 8006d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d008      	beq.n	8006d4a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 f983 	bl	8007044 <UART_EndTransmit_IT>
    return;
 8006d3e:	e004      	b.n	8006d4a <HAL_UART_IRQHandler+0x51e>
    return;
 8006d40:	bf00      	nop
 8006d42:	e002      	b.n	8006d4a <HAL_UART_IRQHandler+0x51e>
      return;
 8006d44:	bf00      	nop
 8006d46:	e000      	b.n	8006d4a <HAL_UART_IRQHandler+0x51e>
      return;
 8006d48:	bf00      	nop
  }
}
 8006d4a:	37e8      	adds	r7, #232	; 0xe8
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	460b      	mov	r3, r1
 8006d82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	603b      	str	r3, [r7, #0]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006da0:	e03b      	b.n	8006e1a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006da2:	6a3b      	ldr	r3, [r7, #32]
 8006da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da8:	d037      	beq.n	8006e1a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006daa:	f7fc fb8f 	bl	80034cc <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	6a3a      	ldr	r2, [r7, #32]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d302      	bcc.n	8006dc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d101      	bne.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e03a      	b.n	8006e3a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d023      	beq.n	8006e1a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	2b80      	cmp	r3, #128	; 0x80
 8006dd6:	d020      	beq.n	8006e1a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2b40      	cmp	r3, #64	; 0x40
 8006ddc:	d01d      	beq.n	8006e1a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d116      	bne.n	8006e1a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006dec:	2300      	movs	r3, #0
 8006dee:	617b      	str	r3, [r7, #20]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	617b      	str	r3, [r7, #20]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	617b      	str	r3, [r7, #20]
 8006e00:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f000 f857 	bl	8006eb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2208      	movs	r2, #8
 8006e0c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e00f      	b.n	8006e3a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	4013      	ands	r3, r2
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	bf0c      	ite	eq
 8006e2a:	2301      	moveq	r3, #1
 8006e2c:	2300      	movne	r3, #0
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	461a      	mov	r2, r3
 8006e32:	79fb      	ldrb	r3, [r7, #7]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d0b4      	beq.n	8006da2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3718      	adds	r7, #24
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e42:	b480      	push	{r7}
 8006e44:	b085      	sub	sp, #20
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	60f8      	str	r0, [r7, #12]
 8006e4a:	60b9      	str	r1, [r7, #8]
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	88fa      	ldrh	r2, [r7, #6]
 8006e5a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	88fa      	ldrh	r2, [r7, #6]
 8006e60:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2222      	movs	r2, #34	; 0x22
 8006e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d007      	beq.n	8006e88 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68da      	ldr	r2, [r3, #12]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e86:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	695a      	ldr	r2, [r3, #20]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f042 0201 	orr.w	r2, r2, #1
 8006e96:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68da      	ldr	r2, [r3, #12]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f042 0220 	orr.w	r2, r2, #32
 8006ea6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3714      	adds	r7, #20
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr

08006eb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b095      	sub	sp, #84	; 0x54
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	330c      	adds	r3, #12
 8006ec4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ed4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	330c      	adds	r3, #12
 8006edc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ede:	643a      	str	r2, [r7, #64]	; 0x40
 8006ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ee4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e5      	bne.n	8006ebe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	3314      	adds	r3, #20
 8006ef8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efa:	6a3b      	ldr	r3, [r7, #32]
 8006efc:	e853 3f00 	ldrex	r3, [r3]
 8006f00:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	f023 0301 	bic.w	r3, r3, #1
 8006f08:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	3314      	adds	r3, #20
 8006f10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f1a:	e841 2300 	strex	r3, r2, [r1]
 8006f1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1e5      	bne.n	8006ef2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d119      	bne.n	8006f62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	330c      	adds	r3, #12
 8006f34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	e853 3f00 	ldrex	r3, [r3]
 8006f3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	f023 0310 	bic.w	r3, r3, #16
 8006f44:	647b      	str	r3, [r7, #68]	; 0x44
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	330c      	adds	r3, #12
 8006f4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f4e:	61ba      	str	r2, [r7, #24]
 8006f50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f52:	6979      	ldr	r1, [r7, #20]
 8006f54:	69ba      	ldr	r2, [r7, #24]
 8006f56:	e841 2300 	strex	r3, r2, [r1]
 8006f5a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d1e5      	bne.n	8006f2e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2220      	movs	r2, #32
 8006f66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f70:	bf00      	nop
 8006f72:	3754      	adds	r7, #84	; 0x54
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f88:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f7ff fee4 	bl	8006d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f9c:	bf00      	nop
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b21      	cmp	r3, #33	; 0x21
 8006fb6:	d13e      	bne.n	8007036 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fc0:	d114      	bne.n	8006fec <UART_Transmit_IT+0x48>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d110      	bne.n	8006fec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	881b      	ldrh	r3, [r3, #0]
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fde:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6a1b      	ldr	r3, [r3, #32]
 8006fe4:	1c9a      	adds	r2, r3, #2
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	621a      	str	r2, [r3, #32]
 8006fea:	e008      	b.n	8006ffe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	1c59      	adds	r1, r3, #1
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	6211      	str	r1, [r2, #32]
 8006ff6:	781a      	ldrb	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007002:	b29b      	uxth	r3, r3
 8007004:	3b01      	subs	r3, #1
 8007006:	b29b      	uxth	r3, r3
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	4619      	mov	r1, r3
 800700c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10f      	bne.n	8007032 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68da      	ldr	r2, [r3, #12]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007020:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68da      	ldr	r2, [r3, #12]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007030:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007032:	2300      	movs	r3, #0
 8007034:	e000      	b.n	8007038 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007036:	2302      	movs	r3, #2
  }
}
 8007038:	4618      	mov	r0, r3
 800703a:	3714      	adds	r7, #20
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b082      	sub	sp, #8
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68da      	ldr	r2, [r3, #12]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800705a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2220      	movs	r2, #32
 8007060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7ff fe73 	bl	8006d50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3708      	adds	r7, #8
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b08c      	sub	sp, #48	; 0x30
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b22      	cmp	r3, #34	; 0x22
 8007086:	f040 80ae 	bne.w	80071e6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007092:	d117      	bne.n	80070c4 <UART_Receive_IT+0x50>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d113      	bne.n	80070c4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800709c:	2300      	movs	r3, #0
 800709e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070bc:	1c9a      	adds	r2, r3, #2
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	629a      	str	r2, [r3, #40]	; 0x28
 80070c2:	e026      	b.n	8007112 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80070ca:	2300      	movs	r3, #0
 80070cc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d6:	d007      	beq.n	80070e8 <UART_Receive_IT+0x74>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d10a      	bne.n	80070f6 <UART_Receive_IT+0x82>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	691b      	ldr	r3, [r3, #16]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d106      	bne.n	80070f6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	b2da      	uxtb	r2, r3
 80070f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070f2:	701a      	strb	r2, [r3, #0]
 80070f4:	e008      	b.n	8007108 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007102:	b2da      	uxtb	r2, r3
 8007104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007106:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800710c:	1c5a      	adds	r2, r3, #1
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29b      	uxth	r3, r3
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	4619      	mov	r1, r3
 8007120:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007122:	2b00      	cmp	r3, #0
 8007124:	d15d      	bne.n	80071e2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68da      	ldr	r2, [r3, #12]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f022 0220 	bic.w	r2, r2, #32
 8007134:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68da      	ldr	r2, [r3, #12]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007144:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	695a      	ldr	r2, [r3, #20]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f022 0201 	bic.w	r2, r2, #1
 8007154:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2220      	movs	r2, #32
 800715a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007168:	2b01      	cmp	r3, #1
 800716a:	d135      	bne.n	80071d8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	330c      	adds	r3, #12
 8007178:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	e853 3f00 	ldrex	r3, [r3]
 8007180:	613b      	str	r3, [r7, #16]
   return(result);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	f023 0310 	bic.w	r3, r3, #16
 8007188:	627b      	str	r3, [r7, #36]	; 0x24
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	330c      	adds	r3, #12
 8007190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007192:	623a      	str	r2, [r7, #32]
 8007194:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007196:	69f9      	ldr	r1, [r7, #28]
 8007198:	6a3a      	ldr	r2, [r7, #32]
 800719a:	e841 2300 	strex	r3, r2, [r1]
 800719e:	61bb      	str	r3, [r7, #24]
   return(result);
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1e5      	bne.n	8007172 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 0310 	and.w	r3, r3, #16
 80071b0:	2b10      	cmp	r3, #16
 80071b2:	d10a      	bne.n	80071ca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071b4:	2300      	movs	r3, #0
 80071b6:	60fb      	str	r3, [r7, #12]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	60fb      	str	r3, [r7, #12]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	60fb      	str	r3, [r7, #12]
 80071c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80071ce:	4619      	mov	r1, r3
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f7ff fdd1 	bl	8006d78 <HAL_UARTEx_RxEventCallback>
 80071d6:	e002      	b.n	80071de <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f7fb f923 	bl	8002424 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80071de:	2300      	movs	r3, #0
 80071e0:	e002      	b.n	80071e8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80071e2:	2300      	movs	r3, #0
 80071e4:	e000      	b.n	80071e8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80071e6:	2302      	movs	r3, #2
  }
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3730      	adds	r7, #48	; 0x30
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071f4:	b0c0      	sub	sp, #256	; 0x100
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800720c:	68d9      	ldr	r1, [r3, #12]
 800720e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	ea40 0301 	orr.w	r3, r0, r1
 8007218:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800721a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721e:	689a      	ldr	r2, [r3, #8]
 8007220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	431a      	orrs	r2, r3
 8007228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	431a      	orrs	r2, r3
 8007230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007234:	69db      	ldr	r3, [r3, #28]
 8007236:	4313      	orrs	r3, r2
 8007238:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800723c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007248:	f021 010c 	bic.w	r1, r1, #12
 800724c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007250:	681a      	ldr	r2, [r3, #0]
 8007252:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007256:	430b      	orrs	r3, r1
 8007258:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800725a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800726a:	6999      	ldr	r1, [r3, #24]
 800726c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	ea40 0301 	orr.w	r3, r0, r1
 8007276:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	4b8f      	ldr	r3, [pc, #572]	; (80074bc <UART_SetConfig+0x2cc>)
 8007280:	429a      	cmp	r2, r3
 8007282:	d005      	beq.n	8007290 <UART_SetConfig+0xa0>
 8007284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	4b8d      	ldr	r3, [pc, #564]	; (80074c0 <UART_SetConfig+0x2d0>)
 800728c:	429a      	cmp	r2, r3
 800728e:	d104      	bne.n	800729a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007290:	f7fe f86c 	bl	800536c <HAL_RCC_GetPCLK2Freq>
 8007294:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007298:	e003      	b.n	80072a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800729a:	f7fe f853 	bl	8005344 <HAL_RCC_GetPCLK1Freq>
 800729e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072a6:	69db      	ldr	r3, [r3, #28]
 80072a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072ac:	f040 810c 	bne.w	80074c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80072b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072b4:	2200      	movs	r2, #0
 80072b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80072ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80072be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80072c2:	4622      	mov	r2, r4
 80072c4:	462b      	mov	r3, r5
 80072c6:	1891      	adds	r1, r2, r2
 80072c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80072ca:	415b      	adcs	r3, r3
 80072cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80072d2:	4621      	mov	r1, r4
 80072d4:	eb12 0801 	adds.w	r8, r2, r1
 80072d8:	4629      	mov	r1, r5
 80072da:	eb43 0901 	adc.w	r9, r3, r1
 80072de:	f04f 0200 	mov.w	r2, #0
 80072e2:	f04f 0300 	mov.w	r3, #0
 80072e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072f2:	4690      	mov	r8, r2
 80072f4:	4699      	mov	r9, r3
 80072f6:	4623      	mov	r3, r4
 80072f8:	eb18 0303 	adds.w	r3, r8, r3
 80072fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007300:	462b      	mov	r3, r5
 8007302:	eb49 0303 	adc.w	r3, r9, r3
 8007306:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800730a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007316:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800731a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800731e:	460b      	mov	r3, r1
 8007320:	18db      	adds	r3, r3, r3
 8007322:	653b      	str	r3, [r7, #80]	; 0x50
 8007324:	4613      	mov	r3, r2
 8007326:	eb42 0303 	adc.w	r3, r2, r3
 800732a:	657b      	str	r3, [r7, #84]	; 0x54
 800732c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007330:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007334:	f7f9 fbba 	bl	8000aac <__aeabi_uldivmod>
 8007338:	4602      	mov	r2, r0
 800733a:	460b      	mov	r3, r1
 800733c:	4b61      	ldr	r3, [pc, #388]	; (80074c4 <UART_SetConfig+0x2d4>)
 800733e:	fba3 2302 	umull	r2, r3, r3, r2
 8007342:	095b      	lsrs	r3, r3, #5
 8007344:	011c      	lsls	r4, r3, #4
 8007346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800734a:	2200      	movs	r2, #0
 800734c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007350:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007354:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007358:	4642      	mov	r2, r8
 800735a:	464b      	mov	r3, r9
 800735c:	1891      	adds	r1, r2, r2
 800735e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007360:	415b      	adcs	r3, r3
 8007362:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007364:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007368:	4641      	mov	r1, r8
 800736a:	eb12 0a01 	adds.w	sl, r2, r1
 800736e:	4649      	mov	r1, r9
 8007370:	eb43 0b01 	adc.w	fp, r3, r1
 8007374:	f04f 0200 	mov.w	r2, #0
 8007378:	f04f 0300 	mov.w	r3, #0
 800737c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007380:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007384:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007388:	4692      	mov	sl, r2
 800738a:	469b      	mov	fp, r3
 800738c:	4643      	mov	r3, r8
 800738e:	eb1a 0303 	adds.w	r3, sl, r3
 8007392:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007396:	464b      	mov	r3, r9
 8007398:	eb4b 0303 	adc.w	r3, fp, r3
 800739c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80073a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80073b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80073b4:	460b      	mov	r3, r1
 80073b6:	18db      	adds	r3, r3, r3
 80073b8:	643b      	str	r3, [r7, #64]	; 0x40
 80073ba:	4613      	mov	r3, r2
 80073bc:	eb42 0303 	adc.w	r3, r2, r3
 80073c0:	647b      	str	r3, [r7, #68]	; 0x44
 80073c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80073c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80073ca:	f7f9 fb6f 	bl	8000aac <__aeabi_uldivmod>
 80073ce:	4602      	mov	r2, r0
 80073d0:	460b      	mov	r3, r1
 80073d2:	4611      	mov	r1, r2
 80073d4:	4b3b      	ldr	r3, [pc, #236]	; (80074c4 <UART_SetConfig+0x2d4>)
 80073d6:	fba3 2301 	umull	r2, r3, r3, r1
 80073da:	095b      	lsrs	r3, r3, #5
 80073dc:	2264      	movs	r2, #100	; 0x64
 80073de:	fb02 f303 	mul.w	r3, r2, r3
 80073e2:	1acb      	subs	r3, r1, r3
 80073e4:	00db      	lsls	r3, r3, #3
 80073e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80073ea:	4b36      	ldr	r3, [pc, #216]	; (80074c4 <UART_SetConfig+0x2d4>)
 80073ec:	fba3 2302 	umull	r2, r3, r3, r2
 80073f0:	095b      	lsrs	r3, r3, #5
 80073f2:	005b      	lsls	r3, r3, #1
 80073f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80073f8:	441c      	add	r4, r3
 80073fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073fe:	2200      	movs	r2, #0
 8007400:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007404:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007408:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800740c:	4642      	mov	r2, r8
 800740e:	464b      	mov	r3, r9
 8007410:	1891      	adds	r1, r2, r2
 8007412:	63b9      	str	r1, [r7, #56]	; 0x38
 8007414:	415b      	adcs	r3, r3
 8007416:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007418:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800741c:	4641      	mov	r1, r8
 800741e:	1851      	adds	r1, r2, r1
 8007420:	6339      	str	r1, [r7, #48]	; 0x30
 8007422:	4649      	mov	r1, r9
 8007424:	414b      	adcs	r3, r1
 8007426:	637b      	str	r3, [r7, #52]	; 0x34
 8007428:	f04f 0200 	mov.w	r2, #0
 800742c:	f04f 0300 	mov.w	r3, #0
 8007430:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007434:	4659      	mov	r1, fp
 8007436:	00cb      	lsls	r3, r1, #3
 8007438:	4651      	mov	r1, sl
 800743a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800743e:	4651      	mov	r1, sl
 8007440:	00ca      	lsls	r2, r1, #3
 8007442:	4610      	mov	r0, r2
 8007444:	4619      	mov	r1, r3
 8007446:	4603      	mov	r3, r0
 8007448:	4642      	mov	r2, r8
 800744a:	189b      	adds	r3, r3, r2
 800744c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007450:	464b      	mov	r3, r9
 8007452:	460a      	mov	r2, r1
 8007454:	eb42 0303 	adc.w	r3, r2, r3
 8007458:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800745c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007468:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800746c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007470:	460b      	mov	r3, r1
 8007472:	18db      	adds	r3, r3, r3
 8007474:	62bb      	str	r3, [r7, #40]	; 0x28
 8007476:	4613      	mov	r3, r2
 8007478:	eb42 0303 	adc.w	r3, r2, r3
 800747c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800747e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007482:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007486:	f7f9 fb11 	bl	8000aac <__aeabi_uldivmod>
 800748a:	4602      	mov	r2, r0
 800748c:	460b      	mov	r3, r1
 800748e:	4b0d      	ldr	r3, [pc, #52]	; (80074c4 <UART_SetConfig+0x2d4>)
 8007490:	fba3 1302 	umull	r1, r3, r3, r2
 8007494:	095b      	lsrs	r3, r3, #5
 8007496:	2164      	movs	r1, #100	; 0x64
 8007498:	fb01 f303 	mul.w	r3, r1, r3
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	00db      	lsls	r3, r3, #3
 80074a0:	3332      	adds	r3, #50	; 0x32
 80074a2:	4a08      	ldr	r2, [pc, #32]	; (80074c4 <UART_SetConfig+0x2d4>)
 80074a4:	fba2 2303 	umull	r2, r3, r2, r3
 80074a8:	095b      	lsrs	r3, r3, #5
 80074aa:	f003 0207 	and.w	r2, r3, #7
 80074ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4422      	add	r2, r4
 80074b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80074b8:	e106      	b.n	80076c8 <UART_SetConfig+0x4d8>
 80074ba:	bf00      	nop
 80074bc:	40011000 	.word	0x40011000
 80074c0:	40011400 	.word	0x40011400
 80074c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80074c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074cc:	2200      	movs	r2, #0
 80074ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80074d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80074d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80074da:	4642      	mov	r2, r8
 80074dc:	464b      	mov	r3, r9
 80074de:	1891      	adds	r1, r2, r2
 80074e0:	6239      	str	r1, [r7, #32]
 80074e2:	415b      	adcs	r3, r3
 80074e4:	627b      	str	r3, [r7, #36]	; 0x24
 80074e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80074ea:	4641      	mov	r1, r8
 80074ec:	1854      	adds	r4, r2, r1
 80074ee:	4649      	mov	r1, r9
 80074f0:	eb43 0501 	adc.w	r5, r3, r1
 80074f4:	f04f 0200 	mov.w	r2, #0
 80074f8:	f04f 0300 	mov.w	r3, #0
 80074fc:	00eb      	lsls	r3, r5, #3
 80074fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007502:	00e2      	lsls	r2, r4, #3
 8007504:	4614      	mov	r4, r2
 8007506:	461d      	mov	r5, r3
 8007508:	4643      	mov	r3, r8
 800750a:	18e3      	adds	r3, r4, r3
 800750c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007510:	464b      	mov	r3, r9
 8007512:	eb45 0303 	adc.w	r3, r5, r3
 8007516:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800751a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007526:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800752a:	f04f 0200 	mov.w	r2, #0
 800752e:	f04f 0300 	mov.w	r3, #0
 8007532:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007536:	4629      	mov	r1, r5
 8007538:	008b      	lsls	r3, r1, #2
 800753a:	4621      	mov	r1, r4
 800753c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007540:	4621      	mov	r1, r4
 8007542:	008a      	lsls	r2, r1, #2
 8007544:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007548:	f7f9 fab0 	bl	8000aac <__aeabi_uldivmod>
 800754c:	4602      	mov	r2, r0
 800754e:	460b      	mov	r3, r1
 8007550:	4b60      	ldr	r3, [pc, #384]	; (80076d4 <UART_SetConfig+0x4e4>)
 8007552:	fba3 2302 	umull	r2, r3, r3, r2
 8007556:	095b      	lsrs	r3, r3, #5
 8007558:	011c      	lsls	r4, r3, #4
 800755a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800755e:	2200      	movs	r2, #0
 8007560:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007564:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007568:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800756c:	4642      	mov	r2, r8
 800756e:	464b      	mov	r3, r9
 8007570:	1891      	adds	r1, r2, r2
 8007572:	61b9      	str	r1, [r7, #24]
 8007574:	415b      	adcs	r3, r3
 8007576:	61fb      	str	r3, [r7, #28]
 8007578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800757c:	4641      	mov	r1, r8
 800757e:	1851      	adds	r1, r2, r1
 8007580:	6139      	str	r1, [r7, #16]
 8007582:	4649      	mov	r1, r9
 8007584:	414b      	adcs	r3, r1
 8007586:	617b      	str	r3, [r7, #20]
 8007588:	f04f 0200 	mov.w	r2, #0
 800758c:	f04f 0300 	mov.w	r3, #0
 8007590:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007594:	4659      	mov	r1, fp
 8007596:	00cb      	lsls	r3, r1, #3
 8007598:	4651      	mov	r1, sl
 800759a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800759e:	4651      	mov	r1, sl
 80075a0:	00ca      	lsls	r2, r1, #3
 80075a2:	4610      	mov	r0, r2
 80075a4:	4619      	mov	r1, r3
 80075a6:	4603      	mov	r3, r0
 80075a8:	4642      	mov	r2, r8
 80075aa:	189b      	adds	r3, r3, r2
 80075ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80075b0:	464b      	mov	r3, r9
 80075b2:	460a      	mov	r2, r1
 80075b4:	eb42 0303 	adc.w	r3, r2, r3
 80075b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80075bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80075c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80075c8:	f04f 0200 	mov.w	r2, #0
 80075cc:	f04f 0300 	mov.w	r3, #0
 80075d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80075d4:	4649      	mov	r1, r9
 80075d6:	008b      	lsls	r3, r1, #2
 80075d8:	4641      	mov	r1, r8
 80075da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075de:	4641      	mov	r1, r8
 80075e0:	008a      	lsls	r2, r1, #2
 80075e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80075e6:	f7f9 fa61 	bl	8000aac <__aeabi_uldivmod>
 80075ea:	4602      	mov	r2, r0
 80075ec:	460b      	mov	r3, r1
 80075ee:	4611      	mov	r1, r2
 80075f0:	4b38      	ldr	r3, [pc, #224]	; (80076d4 <UART_SetConfig+0x4e4>)
 80075f2:	fba3 2301 	umull	r2, r3, r3, r1
 80075f6:	095b      	lsrs	r3, r3, #5
 80075f8:	2264      	movs	r2, #100	; 0x64
 80075fa:	fb02 f303 	mul.w	r3, r2, r3
 80075fe:	1acb      	subs	r3, r1, r3
 8007600:	011b      	lsls	r3, r3, #4
 8007602:	3332      	adds	r3, #50	; 0x32
 8007604:	4a33      	ldr	r2, [pc, #204]	; (80076d4 <UART_SetConfig+0x4e4>)
 8007606:	fba2 2303 	umull	r2, r3, r2, r3
 800760a:	095b      	lsrs	r3, r3, #5
 800760c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007610:	441c      	add	r4, r3
 8007612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007616:	2200      	movs	r2, #0
 8007618:	673b      	str	r3, [r7, #112]	; 0x70
 800761a:	677a      	str	r2, [r7, #116]	; 0x74
 800761c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007620:	4642      	mov	r2, r8
 8007622:	464b      	mov	r3, r9
 8007624:	1891      	adds	r1, r2, r2
 8007626:	60b9      	str	r1, [r7, #8]
 8007628:	415b      	adcs	r3, r3
 800762a:	60fb      	str	r3, [r7, #12]
 800762c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007630:	4641      	mov	r1, r8
 8007632:	1851      	adds	r1, r2, r1
 8007634:	6039      	str	r1, [r7, #0]
 8007636:	4649      	mov	r1, r9
 8007638:	414b      	adcs	r3, r1
 800763a:	607b      	str	r3, [r7, #4]
 800763c:	f04f 0200 	mov.w	r2, #0
 8007640:	f04f 0300 	mov.w	r3, #0
 8007644:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007648:	4659      	mov	r1, fp
 800764a:	00cb      	lsls	r3, r1, #3
 800764c:	4651      	mov	r1, sl
 800764e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007652:	4651      	mov	r1, sl
 8007654:	00ca      	lsls	r2, r1, #3
 8007656:	4610      	mov	r0, r2
 8007658:	4619      	mov	r1, r3
 800765a:	4603      	mov	r3, r0
 800765c:	4642      	mov	r2, r8
 800765e:	189b      	adds	r3, r3, r2
 8007660:	66bb      	str	r3, [r7, #104]	; 0x68
 8007662:	464b      	mov	r3, r9
 8007664:	460a      	mov	r2, r1
 8007666:	eb42 0303 	adc.w	r3, r2, r3
 800766a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800766c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	663b      	str	r3, [r7, #96]	; 0x60
 8007676:	667a      	str	r2, [r7, #100]	; 0x64
 8007678:	f04f 0200 	mov.w	r2, #0
 800767c:	f04f 0300 	mov.w	r3, #0
 8007680:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007684:	4649      	mov	r1, r9
 8007686:	008b      	lsls	r3, r1, #2
 8007688:	4641      	mov	r1, r8
 800768a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800768e:	4641      	mov	r1, r8
 8007690:	008a      	lsls	r2, r1, #2
 8007692:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007696:	f7f9 fa09 	bl	8000aac <__aeabi_uldivmod>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	4b0d      	ldr	r3, [pc, #52]	; (80076d4 <UART_SetConfig+0x4e4>)
 80076a0:	fba3 1302 	umull	r1, r3, r3, r2
 80076a4:	095b      	lsrs	r3, r3, #5
 80076a6:	2164      	movs	r1, #100	; 0x64
 80076a8:	fb01 f303 	mul.w	r3, r1, r3
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	3332      	adds	r3, #50	; 0x32
 80076b2:	4a08      	ldr	r2, [pc, #32]	; (80076d4 <UART_SetConfig+0x4e4>)
 80076b4:	fba2 2303 	umull	r2, r3, r2, r3
 80076b8:	095b      	lsrs	r3, r3, #5
 80076ba:	f003 020f 	and.w	r2, r3, #15
 80076be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4422      	add	r2, r4
 80076c6:	609a      	str	r2, [r3, #8]
}
 80076c8:	bf00      	nop
 80076ca:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80076ce:	46bd      	mov	sp, r7
 80076d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076d4:	51eb851f 	.word	0x51eb851f

080076d8 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ec:	683a      	ldr	r2, [r7, #0]
 80076ee:	6812      	ldr	r2, [r2, #0]
 80076f0:	f023 0101 	bic.w	r1, r3, #1
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	2b08      	cmp	r3, #8
 8007700:	d102      	bne.n	8007708 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007702:	2340      	movs	r3, #64	; 0x40
 8007704:	617b      	str	r3, [r7, #20]
 8007706:	e001      	b.n	800770c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007708:	2300      	movs	r3, #0
 800770a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007718:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800771e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8007724:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800772a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007730:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8007736:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 800773c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8007742:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8007748:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800774e:	4313      	orrs	r3, r2
 8007750:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	699b      	ldr	r3, [r3, #24]
 8007756:	693a      	ldr	r2, [r7, #16]
 8007758:	4313      	orrs	r3, r2
 800775a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	4313      	orrs	r3, r2
 8007764:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8007766:	4b10      	ldr	r3, [pc, #64]	; (80077a8 <FSMC_NORSRAM_Init+0xd0>)
 8007768:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007770:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8007778:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	43db      	mvns	r3, r3
 8007788:	ea02 0103 	and.w	r1, r2, r3
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	4319      	orrs	r1, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	371c      	adds	r7, #28
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr
 80077a8:	0008fb7f 	.word	0x0008fb7f

080077ac <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b085      	sub	sp, #20
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	1c5a      	adds	r2, r3, #1
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077c2:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	011b      	lsls	r3, r3, #4
 80077d0:	431a      	orrs	r2, r3
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	021b      	lsls	r3, r3, #8
 80077d8:	431a      	orrs	r2, r3
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	041b      	lsls	r3, r3, #16
 80077e0:	431a      	orrs	r2, r3
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	3b01      	subs	r3, #1
 80077e8:	051b      	lsls	r3, r3, #20
 80077ea:	431a      	orrs	r2, r3
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	695b      	ldr	r3, [r3, #20]
 80077f0:	3b02      	subs	r3, #2
 80077f2:	061b      	lsls	r3, r3, #24
 80077f4:	431a      	orrs	r2, r3
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	3201      	adds	r2, #1
 8007800:	4319      	orrs	r1, r3
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3714      	adds	r7, #20
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
	...

08007818 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
 8007824:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800782c:	d11d      	bne.n	800786a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007836:	4b13      	ldr	r3, [pc, #76]	; (8007884 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8007838:	4013      	ands	r3, r2
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	6811      	ldr	r1, [r2, #0]
 800783e:	68ba      	ldr	r2, [r7, #8]
 8007840:	6852      	ldr	r2, [r2, #4]
 8007842:	0112      	lsls	r2, r2, #4
 8007844:	4311      	orrs	r1, r2
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	6892      	ldr	r2, [r2, #8]
 800784a:	0212      	lsls	r2, r2, #8
 800784c:	4311      	orrs	r1, r2
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	6992      	ldr	r2, [r2, #24]
 8007852:	4311      	orrs	r1, r2
 8007854:	68ba      	ldr	r2, [r7, #8]
 8007856:	68d2      	ldr	r2, [r2, #12]
 8007858:	0412      	lsls	r2, r2, #16
 800785a:	430a      	orrs	r2, r1
 800785c:	ea43 0102 	orr.w	r1, r3, r2
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007868:	e005      	b.n	8007876 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007876:	2300      	movs	r3, #0
}
 8007878:	4618      	mov	r0, r3
 800787a:	3714      	adds	r7, #20
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr
 8007884:	cff00000 	.word	0xcff00000

08007888 <siprintf>:
 8007888:	b40e      	push	{r1, r2, r3}
 800788a:	b500      	push	{lr}
 800788c:	b09c      	sub	sp, #112	; 0x70
 800788e:	ab1d      	add	r3, sp, #116	; 0x74
 8007890:	9002      	str	r0, [sp, #8]
 8007892:	9006      	str	r0, [sp, #24]
 8007894:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007898:	4809      	ldr	r0, [pc, #36]	; (80078c0 <siprintf+0x38>)
 800789a:	9107      	str	r1, [sp, #28]
 800789c:	9104      	str	r1, [sp, #16]
 800789e:	4909      	ldr	r1, [pc, #36]	; (80078c4 <siprintf+0x3c>)
 80078a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80078a4:	9105      	str	r1, [sp, #20]
 80078a6:	6800      	ldr	r0, [r0, #0]
 80078a8:	9301      	str	r3, [sp, #4]
 80078aa:	a902      	add	r1, sp, #8
 80078ac:	f000 f992 	bl	8007bd4 <_svfiprintf_r>
 80078b0:	9b02      	ldr	r3, [sp, #8]
 80078b2:	2200      	movs	r2, #0
 80078b4:	701a      	strb	r2, [r3, #0]
 80078b6:	b01c      	add	sp, #112	; 0x70
 80078b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80078bc:	b003      	add	sp, #12
 80078be:	4770      	bx	lr
 80078c0:	2000027c 	.word	0x2000027c
 80078c4:	ffff0208 	.word	0xffff0208

080078c8 <memset>:
 80078c8:	4402      	add	r2, r0
 80078ca:	4603      	mov	r3, r0
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d100      	bne.n	80078d2 <memset+0xa>
 80078d0:	4770      	bx	lr
 80078d2:	f803 1b01 	strb.w	r1, [r3], #1
 80078d6:	e7f9      	b.n	80078cc <memset+0x4>

080078d8 <__errno>:
 80078d8:	4b01      	ldr	r3, [pc, #4]	; (80078e0 <__errno+0x8>)
 80078da:	6818      	ldr	r0, [r3, #0]
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	2000027c 	.word	0x2000027c

080078e4 <__libc_init_array>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	4d0d      	ldr	r5, [pc, #52]	; (800791c <__libc_init_array+0x38>)
 80078e8:	4c0d      	ldr	r4, [pc, #52]	; (8007920 <__libc_init_array+0x3c>)
 80078ea:	1b64      	subs	r4, r4, r5
 80078ec:	10a4      	asrs	r4, r4, #2
 80078ee:	2600      	movs	r6, #0
 80078f0:	42a6      	cmp	r6, r4
 80078f2:	d109      	bne.n	8007908 <__libc_init_array+0x24>
 80078f4:	4d0b      	ldr	r5, [pc, #44]	; (8007924 <__libc_init_array+0x40>)
 80078f6:	4c0c      	ldr	r4, [pc, #48]	; (8007928 <__libc_init_array+0x44>)
 80078f8:	f000 fc6a 	bl	80081d0 <_init>
 80078fc:	1b64      	subs	r4, r4, r5
 80078fe:	10a4      	asrs	r4, r4, #2
 8007900:	2600      	movs	r6, #0
 8007902:	42a6      	cmp	r6, r4
 8007904:	d105      	bne.n	8007912 <__libc_init_array+0x2e>
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	f855 3b04 	ldr.w	r3, [r5], #4
 800790c:	4798      	blx	r3
 800790e:	3601      	adds	r6, #1
 8007910:	e7ee      	b.n	80078f0 <__libc_init_array+0xc>
 8007912:	f855 3b04 	ldr.w	r3, [r5], #4
 8007916:	4798      	blx	r3
 8007918:	3601      	adds	r6, #1
 800791a:	e7f2      	b.n	8007902 <__libc_init_array+0x1e>
 800791c:	0800b270 	.word	0x0800b270
 8007920:	0800b270 	.word	0x0800b270
 8007924:	0800b270 	.word	0x0800b270
 8007928:	0800b274 	.word	0x0800b274

0800792c <__retarget_lock_acquire_recursive>:
 800792c:	4770      	bx	lr

0800792e <__retarget_lock_release_recursive>:
 800792e:	4770      	bx	lr

08007930 <_free_r>:
 8007930:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007932:	2900      	cmp	r1, #0
 8007934:	d044      	beq.n	80079c0 <_free_r+0x90>
 8007936:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800793a:	9001      	str	r0, [sp, #4]
 800793c:	2b00      	cmp	r3, #0
 800793e:	f1a1 0404 	sub.w	r4, r1, #4
 8007942:	bfb8      	it	lt
 8007944:	18e4      	addlt	r4, r4, r3
 8007946:	f000 f8df 	bl	8007b08 <__malloc_lock>
 800794a:	4a1e      	ldr	r2, [pc, #120]	; (80079c4 <_free_r+0x94>)
 800794c:	9801      	ldr	r0, [sp, #4]
 800794e:	6813      	ldr	r3, [r2, #0]
 8007950:	b933      	cbnz	r3, 8007960 <_free_r+0x30>
 8007952:	6063      	str	r3, [r4, #4]
 8007954:	6014      	str	r4, [r2, #0]
 8007956:	b003      	add	sp, #12
 8007958:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800795c:	f000 b8da 	b.w	8007b14 <__malloc_unlock>
 8007960:	42a3      	cmp	r3, r4
 8007962:	d908      	bls.n	8007976 <_free_r+0x46>
 8007964:	6825      	ldr	r5, [r4, #0]
 8007966:	1961      	adds	r1, r4, r5
 8007968:	428b      	cmp	r3, r1
 800796a:	bf01      	itttt	eq
 800796c:	6819      	ldreq	r1, [r3, #0]
 800796e:	685b      	ldreq	r3, [r3, #4]
 8007970:	1949      	addeq	r1, r1, r5
 8007972:	6021      	streq	r1, [r4, #0]
 8007974:	e7ed      	b.n	8007952 <_free_r+0x22>
 8007976:	461a      	mov	r2, r3
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	b10b      	cbz	r3, 8007980 <_free_r+0x50>
 800797c:	42a3      	cmp	r3, r4
 800797e:	d9fa      	bls.n	8007976 <_free_r+0x46>
 8007980:	6811      	ldr	r1, [r2, #0]
 8007982:	1855      	adds	r5, r2, r1
 8007984:	42a5      	cmp	r5, r4
 8007986:	d10b      	bne.n	80079a0 <_free_r+0x70>
 8007988:	6824      	ldr	r4, [r4, #0]
 800798a:	4421      	add	r1, r4
 800798c:	1854      	adds	r4, r2, r1
 800798e:	42a3      	cmp	r3, r4
 8007990:	6011      	str	r1, [r2, #0]
 8007992:	d1e0      	bne.n	8007956 <_free_r+0x26>
 8007994:	681c      	ldr	r4, [r3, #0]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	6053      	str	r3, [r2, #4]
 800799a:	440c      	add	r4, r1
 800799c:	6014      	str	r4, [r2, #0]
 800799e:	e7da      	b.n	8007956 <_free_r+0x26>
 80079a0:	d902      	bls.n	80079a8 <_free_r+0x78>
 80079a2:	230c      	movs	r3, #12
 80079a4:	6003      	str	r3, [r0, #0]
 80079a6:	e7d6      	b.n	8007956 <_free_r+0x26>
 80079a8:	6825      	ldr	r5, [r4, #0]
 80079aa:	1961      	adds	r1, r4, r5
 80079ac:	428b      	cmp	r3, r1
 80079ae:	bf04      	itt	eq
 80079b0:	6819      	ldreq	r1, [r3, #0]
 80079b2:	685b      	ldreq	r3, [r3, #4]
 80079b4:	6063      	str	r3, [r4, #4]
 80079b6:	bf04      	itt	eq
 80079b8:	1949      	addeq	r1, r1, r5
 80079ba:	6021      	streq	r1, [r4, #0]
 80079bc:	6054      	str	r4, [r2, #4]
 80079be:	e7ca      	b.n	8007956 <_free_r+0x26>
 80079c0:	b003      	add	sp, #12
 80079c2:	bd30      	pop	{r4, r5, pc}
 80079c4:	20000c34 	.word	0x20000c34

080079c8 <sbrk_aligned>:
 80079c8:	b570      	push	{r4, r5, r6, lr}
 80079ca:	4e0e      	ldr	r6, [pc, #56]	; (8007a04 <sbrk_aligned+0x3c>)
 80079cc:	460c      	mov	r4, r1
 80079ce:	6831      	ldr	r1, [r6, #0]
 80079d0:	4605      	mov	r5, r0
 80079d2:	b911      	cbnz	r1, 80079da <sbrk_aligned+0x12>
 80079d4:	f000 fba6 	bl	8008124 <_sbrk_r>
 80079d8:	6030      	str	r0, [r6, #0]
 80079da:	4621      	mov	r1, r4
 80079dc:	4628      	mov	r0, r5
 80079de:	f000 fba1 	bl	8008124 <_sbrk_r>
 80079e2:	1c43      	adds	r3, r0, #1
 80079e4:	d00a      	beq.n	80079fc <sbrk_aligned+0x34>
 80079e6:	1cc4      	adds	r4, r0, #3
 80079e8:	f024 0403 	bic.w	r4, r4, #3
 80079ec:	42a0      	cmp	r0, r4
 80079ee:	d007      	beq.n	8007a00 <sbrk_aligned+0x38>
 80079f0:	1a21      	subs	r1, r4, r0
 80079f2:	4628      	mov	r0, r5
 80079f4:	f000 fb96 	bl	8008124 <_sbrk_r>
 80079f8:	3001      	adds	r0, #1
 80079fa:	d101      	bne.n	8007a00 <sbrk_aligned+0x38>
 80079fc:	f04f 34ff 	mov.w	r4, #4294967295
 8007a00:	4620      	mov	r0, r4
 8007a02:	bd70      	pop	{r4, r5, r6, pc}
 8007a04:	20000c38 	.word	0x20000c38

08007a08 <_malloc_r>:
 8007a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a0c:	1ccd      	adds	r5, r1, #3
 8007a0e:	f025 0503 	bic.w	r5, r5, #3
 8007a12:	3508      	adds	r5, #8
 8007a14:	2d0c      	cmp	r5, #12
 8007a16:	bf38      	it	cc
 8007a18:	250c      	movcc	r5, #12
 8007a1a:	2d00      	cmp	r5, #0
 8007a1c:	4607      	mov	r7, r0
 8007a1e:	db01      	blt.n	8007a24 <_malloc_r+0x1c>
 8007a20:	42a9      	cmp	r1, r5
 8007a22:	d905      	bls.n	8007a30 <_malloc_r+0x28>
 8007a24:	230c      	movs	r3, #12
 8007a26:	603b      	str	r3, [r7, #0]
 8007a28:	2600      	movs	r6, #0
 8007a2a:	4630      	mov	r0, r6
 8007a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007b04 <_malloc_r+0xfc>
 8007a34:	f000 f868 	bl	8007b08 <__malloc_lock>
 8007a38:	f8d8 3000 	ldr.w	r3, [r8]
 8007a3c:	461c      	mov	r4, r3
 8007a3e:	bb5c      	cbnz	r4, 8007a98 <_malloc_r+0x90>
 8007a40:	4629      	mov	r1, r5
 8007a42:	4638      	mov	r0, r7
 8007a44:	f7ff ffc0 	bl	80079c8 <sbrk_aligned>
 8007a48:	1c43      	adds	r3, r0, #1
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	d155      	bne.n	8007afa <_malloc_r+0xf2>
 8007a4e:	f8d8 4000 	ldr.w	r4, [r8]
 8007a52:	4626      	mov	r6, r4
 8007a54:	2e00      	cmp	r6, #0
 8007a56:	d145      	bne.n	8007ae4 <_malloc_r+0xdc>
 8007a58:	2c00      	cmp	r4, #0
 8007a5a:	d048      	beq.n	8007aee <_malloc_r+0xe6>
 8007a5c:	6823      	ldr	r3, [r4, #0]
 8007a5e:	4631      	mov	r1, r6
 8007a60:	4638      	mov	r0, r7
 8007a62:	eb04 0903 	add.w	r9, r4, r3
 8007a66:	f000 fb5d 	bl	8008124 <_sbrk_r>
 8007a6a:	4581      	cmp	r9, r0
 8007a6c:	d13f      	bne.n	8007aee <_malloc_r+0xe6>
 8007a6e:	6821      	ldr	r1, [r4, #0]
 8007a70:	1a6d      	subs	r5, r5, r1
 8007a72:	4629      	mov	r1, r5
 8007a74:	4638      	mov	r0, r7
 8007a76:	f7ff ffa7 	bl	80079c8 <sbrk_aligned>
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	d037      	beq.n	8007aee <_malloc_r+0xe6>
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	442b      	add	r3, r5
 8007a82:	6023      	str	r3, [r4, #0]
 8007a84:	f8d8 3000 	ldr.w	r3, [r8]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d038      	beq.n	8007afe <_malloc_r+0xf6>
 8007a8c:	685a      	ldr	r2, [r3, #4]
 8007a8e:	42a2      	cmp	r2, r4
 8007a90:	d12b      	bne.n	8007aea <_malloc_r+0xe2>
 8007a92:	2200      	movs	r2, #0
 8007a94:	605a      	str	r2, [r3, #4]
 8007a96:	e00f      	b.n	8007ab8 <_malloc_r+0xb0>
 8007a98:	6822      	ldr	r2, [r4, #0]
 8007a9a:	1b52      	subs	r2, r2, r5
 8007a9c:	d41f      	bmi.n	8007ade <_malloc_r+0xd6>
 8007a9e:	2a0b      	cmp	r2, #11
 8007aa0:	d917      	bls.n	8007ad2 <_malloc_r+0xca>
 8007aa2:	1961      	adds	r1, r4, r5
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	6025      	str	r5, [r4, #0]
 8007aa8:	bf18      	it	ne
 8007aaa:	6059      	strne	r1, [r3, #4]
 8007aac:	6863      	ldr	r3, [r4, #4]
 8007aae:	bf08      	it	eq
 8007ab0:	f8c8 1000 	streq.w	r1, [r8]
 8007ab4:	5162      	str	r2, [r4, r5]
 8007ab6:	604b      	str	r3, [r1, #4]
 8007ab8:	4638      	mov	r0, r7
 8007aba:	f104 060b 	add.w	r6, r4, #11
 8007abe:	f000 f829 	bl	8007b14 <__malloc_unlock>
 8007ac2:	f026 0607 	bic.w	r6, r6, #7
 8007ac6:	1d23      	adds	r3, r4, #4
 8007ac8:	1af2      	subs	r2, r6, r3
 8007aca:	d0ae      	beq.n	8007a2a <_malloc_r+0x22>
 8007acc:	1b9b      	subs	r3, r3, r6
 8007ace:	50a3      	str	r3, [r4, r2]
 8007ad0:	e7ab      	b.n	8007a2a <_malloc_r+0x22>
 8007ad2:	42a3      	cmp	r3, r4
 8007ad4:	6862      	ldr	r2, [r4, #4]
 8007ad6:	d1dd      	bne.n	8007a94 <_malloc_r+0x8c>
 8007ad8:	f8c8 2000 	str.w	r2, [r8]
 8007adc:	e7ec      	b.n	8007ab8 <_malloc_r+0xb0>
 8007ade:	4623      	mov	r3, r4
 8007ae0:	6864      	ldr	r4, [r4, #4]
 8007ae2:	e7ac      	b.n	8007a3e <_malloc_r+0x36>
 8007ae4:	4634      	mov	r4, r6
 8007ae6:	6876      	ldr	r6, [r6, #4]
 8007ae8:	e7b4      	b.n	8007a54 <_malloc_r+0x4c>
 8007aea:	4613      	mov	r3, r2
 8007aec:	e7cc      	b.n	8007a88 <_malloc_r+0x80>
 8007aee:	230c      	movs	r3, #12
 8007af0:	603b      	str	r3, [r7, #0]
 8007af2:	4638      	mov	r0, r7
 8007af4:	f000 f80e 	bl	8007b14 <__malloc_unlock>
 8007af8:	e797      	b.n	8007a2a <_malloc_r+0x22>
 8007afa:	6025      	str	r5, [r4, #0]
 8007afc:	e7dc      	b.n	8007ab8 <_malloc_r+0xb0>
 8007afe:	605b      	str	r3, [r3, #4]
 8007b00:	deff      	udf	#255	; 0xff
 8007b02:	bf00      	nop
 8007b04:	20000c34 	.word	0x20000c34

08007b08 <__malloc_lock>:
 8007b08:	4801      	ldr	r0, [pc, #4]	; (8007b10 <__malloc_lock+0x8>)
 8007b0a:	f7ff bf0f 	b.w	800792c <__retarget_lock_acquire_recursive>
 8007b0e:	bf00      	nop
 8007b10:	20000c30 	.word	0x20000c30

08007b14 <__malloc_unlock>:
 8007b14:	4801      	ldr	r0, [pc, #4]	; (8007b1c <__malloc_unlock+0x8>)
 8007b16:	f7ff bf0a 	b.w	800792e <__retarget_lock_release_recursive>
 8007b1a:	bf00      	nop
 8007b1c:	20000c30 	.word	0x20000c30

08007b20 <__ssputs_r>:
 8007b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b24:	688e      	ldr	r6, [r1, #8]
 8007b26:	461f      	mov	r7, r3
 8007b28:	42be      	cmp	r6, r7
 8007b2a:	680b      	ldr	r3, [r1, #0]
 8007b2c:	4682      	mov	sl, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	4690      	mov	r8, r2
 8007b32:	d82c      	bhi.n	8007b8e <__ssputs_r+0x6e>
 8007b34:	898a      	ldrh	r2, [r1, #12]
 8007b36:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b3a:	d026      	beq.n	8007b8a <__ssputs_r+0x6a>
 8007b3c:	6965      	ldr	r5, [r4, #20]
 8007b3e:	6909      	ldr	r1, [r1, #16]
 8007b40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b44:	eba3 0901 	sub.w	r9, r3, r1
 8007b48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b4c:	1c7b      	adds	r3, r7, #1
 8007b4e:	444b      	add	r3, r9
 8007b50:	106d      	asrs	r5, r5, #1
 8007b52:	429d      	cmp	r5, r3
 8007b54:	bf38      	it	cc
 8007b56:	461d      	movcc	r5, r3
 8007b58:	0553      	lsls	r3, r2, #21
 8007b5a:	d527      	bpl.n	8007bac <__ssputs_r+0x8c>
 8007b5c:	4629      	mov	r1, r5
 8007b5e:	f7ff ff53 	bl	8007a08 <_malloc_r>
 8007b62:	4606      	mov	r6, r0
 8007b64:	b360      	cbz	r0, 8007bc0 <__ssputs_r+0xa0>
 8007b66:	6921      	ldr	r1, [r4, #16]
 8007b68:	464a      	mov	r2, r9
 8007b6a:	f000 faeb 	bl	8008144 <memcpy>
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b78:	81a3      	strh	r3, [r4, #12]
 8007b7a:	6126      	str	r6, [r4, #16]
 8007b7c:	6165      	str	r5, [r4, #20]
 8007b7e:	444e      	add	r6, r9
 8007b80:	eba5 0509 	sub.w	r5, r5, r9
 8007b84:	6026      	str	r6, [r4, #0]
 8007b86:	60a5      	str	r5, [r4, #8]
 8007b88:	463e      	mov	r6, r7
 8007b8a:	42be      	cmp	r6, r7
 8007b8c:	d900      	bls.n	8007b90 <__ssputs_r+0x70>
 8007b8e:	463e      	mov	r6, r7
 8007b90:	6820      	ldr	r0, [r4, #0]
 8007b92:	4632      	mov	r2, r6
 8007b94:	4641      	mov	r1, r8
 8007b96:	f000 faab 	bl	80080f0 <memmove>
 8007b9a:	68a3      	ldr	r3, [r4, #8]
 8007b9c:	1b9b      	subs	r3, r3, r6
 8007b9e:	60a3      	str	r3, [r4, #8]
 8007ba0:	6823      	ldr	r3, [r4, #0]
 8007ba2:	4433      	add	r3, r6
 8007ba4:	6023      	str	r3, [r4, #0]
 8007ba6:	2000      	movs	r0, #0
 8007ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bac:	462a      	mov	r2, r5
 8007bae:	f000 fad7 	bl	8008160 <_realloc_r>
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	d1e0      	bne.n	8007b7a <__ssputs_r+0x5a>
 8007bb8:	6921      	ldr	r1, [r4, #16]
 8007bba:	4650      	mov	r0, sl
 8007bbc:	f7ff feb8 	bl	8007930 <_free_r>
 8007bc0:	230c      	movs	r3, #12
 8007bc2:	f8ca 3000 	str.w	r3, [sl]
 8007bc6:	89a3      	ldrh	r3, [r4, #12]
 8007bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bcc:	81a3      	strh	r3, [r4, #12]
 8007bce:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd2:	e7e9      	b.n	8007ba8 <__ssputs_r+0x88>

08007bd4 <_svfiprintf_r>:
 8007bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd8:	4698      	mov	r8, r3
 8007bda:	898b      	ldrh	r3, [r1, #12]
 8007bdc:	061b      	lsls	r3, r3, #24
 8007bde:	b09d      	sub	sp, #116	; 0x74
 8007be0:	4607      	mov	r7, r0
 8007be2:	460d      	mov	r5, r1
 8007be4:	4614      	mov	r4, r2
 8007be6:	d50e      	bpl.n	8007c06 <_svfiprintf_r+0x32>
 8007be8:	690b      	ldr	r3, [r1, #16]
 8007bea:	b963      	cbnz	r3, 8007c06 <_svfiprintf_r+0x32>
 8007bec:	2140      	movs	r1, #64	; 0x40
 8007bee:	f7ff ff0b 	bl	8007a08 <_malloc_r>
 8007bf2:	6028      	str	r0, [r5, #0]
 8007bf4:	6128      	str	r0, [r5, #16]
 8007bf6:	b920      	cbnz	r0, 8007c02 <_svfiprintf_r+0x2e>
 8007bf8:	230c      	movs	r3, #12
 8007bfa:	603b      	str	r3, [r7, #0]
 8007bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007c00:	e0d0      	b.n	8007da4 <_svfiprintf_r+0x1d0>
 8007c02:	2340      	movs	r3, #64	; 0x40
 8007c04:	616b      	str	r3, [r5, #20]
 8007c06:	2300      	movs	r3, #0
 8007c08:	9309      	str	r3, [sp, #36]	; 0x24
 8007c0a:	2320      	movs	r3, #32
 8007c0c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c10:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c14:	2330      	movs	r3, #48	; 0x30
 8007c16:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007dbc <_svfiprintf_r+0x1e8>
 8007c1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c1e:	f04f 0901 	mov.w	r9, #1
 8007c22:	4623      	mov	r3, r4
 8007c24:	469a      	mov	sl, r3
 8007c26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c2a:	b10a      	cbz	r2, 8007c30 <_svfiprintf_r+0x5c>
 8007c2c:	2a25      	cmp	r2, #37	; 0x25
 8007c2e:	d1f9      	bne.n	8007c24 <_svfiprintf_r+0x50>
 8007c30:	ebba 0b04 	subs.w	fp, sl, r4
 8007c34:	d00b      	beq.n	8007c4e <_svfiprintf_r+0x7a>
 8007c36:	465b      	mov	r3, fp
 8007c38:	4622      	mov	r2, r4
 8007c3a:	4629      	mov	r1, r5
 8007c3c:	4638      	mov	r0, r7
 8007c3e:	f7ff ff6f 	bl	8007b20 <__ssputs_r>
 8007c42:	3001      	adds	r0, #1
 8007c44:	f000 80a9 	beq.w	8007d9a <_svfiprintf_r+0x1c6>
 8007c48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c4a:	445a      	add	r2, fp
 8007c4c:	9209      	str	r2, [sp, #36]	; 0x24
 8007c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	f000 80a1 	beq.w	8007d9a <_svfiprintf_r+0x1c6>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8007c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c62:	f10a 0a01 	add.w	sl, sl, #1
 8007c66:	9304      	str	r3, [sp, #16]
 8007c68:	9307      	str	r3, [sp, #28]
 8007c6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c6e:	931a      	str	r3, [sp, #104]	; 0x68
 8007c70:	4654      	mov	r4, sl
 8007c72:	2205      	movs	r2, #5
 8007c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c78:	4850      	ldr	r0, [pc, #320]	; (8007dbc <_svfiprintf_r+0x1e8>)
 8007c7a:	f7f8 faa9 	bl	80001d0 <memchr>
 8007c7e:	9a04      	ldr	r2, [sp, #16]
 8007c80:	b9d8      	cbnz	r0, 8007cba <_svfiprintf_r+0xe6>
 8007c82:	06d0      	lsls	r0, r2, #27
 8007c84:	bf44      	itt	mi
 8007c86:	2320      	movmi	r3, #32
 8007c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c8c:	0711      	lsls	r1, r2, #28
 8007c8e:	bf44      	itt	mi
 8007c90:	232b      	movmi	r3, #43	; 0x2b
 8007c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c96:	f89a 3000 	ldrb.w	r3, [sl]
 8007c9a:	2b2a      	cmp	r3, #42	; 0x2a
 8007c9c:	d015      	beq.n	8007cca <_svfiprintf_r+0xf6>
 8007c9e:	9a07      	ldr	r2, [sp, #28]
 8007ca0:	4654      	mov	r4, sl
 8007ca2:	2000      	movs	r0, #0
 8007ca4:	f04f 0c0a 	mov.w	ip, #10
 8007ca8:	4621      	mov	r1, r4
 8007caa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cae:	3b30      	subs	r3, #48	; 0x30
 8007cb0:	2b09      	cmp	r3, #9
 8007cb2:	d94d      	bls.n	8007d50 <_svfiprintf_r+0x17c>
 8007cb4:	b1b0      	cbz	r0, 8007ce4 <_svfiprintf_r+0x110>
 8007cb6:	9207      	str	r2, [sp, #28]
 8007cb8:	e014      	b.n	8007ce4 <_svfiprintf_r+0x110>
 8007cba:	eba0 0308 	sub.w	r3, r0, r8
 8007cbe:	fa09 f303 	lsl.w	r3, r9, r3
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	9304      	str	r3, [sp, #16]
 8007cc6:	46a2      	mov	sl, r4
 8007cc8:	e7d2      	b.n	8007c70 <_svfiprintf_r+0x9c>
 8007cca:	9b03      	ldr	r3, [sp, #12]
 8007ccc:	1d19      	adds	r1, r3, #4
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	9103      	str	r1, [sp, #12]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	bfbb      	ittet	lt
 8007cd6:	425b      	neglt	r3, r3
 8007cd8:	f042 0202 	orrlt.w	r2, r2, #2
 8007cdc:	9307      	strge	r3, [sp, #28]
 8007cde:	9307      	strlt	r3, [sp, #28]
 8007ce0:	bfb8      	it	lt
 8007ce2:	9204      	strlt	r2, [sp, #16]
 8007ce4:	7823      	ldrb	r3, [r4, #0]
 8007ce6:	2b2e      	cmp	r3, #46	; 0x2e
 8007ce8:	d10c      	bne.n	8007d04 <_svfiprintf_r+0x130>
 8007cea:	7863      	ldrb	r3, [r4, #1]
 8007cec:	2b2a      	cmp	r3, #42	; 0x2a
 8007cee:	d134      	bne.n	8007d5a <_svfiprintf_r+0x186>
 8007cf0:	9b03      	ldr	r3, [sp, #12]
 8007cf2:	1d1a      	adds	r2, r3, #4
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	9203      	str	r2, [sp, #12]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	bfb8      	it	lt
 8007cfc:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d00:	3402      	adds	r4, #2
 8007d02:	9305      	str	r3, [sp, #20]
 8007d04:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007dcc <_svfiprintf_r+0x1f8>
 8007d08:	7821      	ldrb	r1, [r4, #0]
 8007d0a:	2203      	movs	r2, #3
 8007d0c:	4650      	mov	r0, sl
 8007d0e:	f7f8 fa5f 	bl	80001d0 <memchr>
 8007d12:	b138      	cbz	r0, 8007d24 <_svfiprintf_r+0x150>
 8007d14:	9b04      	ldr	r3, [sp, #16]
 8007d16:	eba0 000a 	sub.w	r0, r0, sl
 8007d1a:	2240      	movs	r2, #64	; 0x40
 8007d1c:	4082      	lsls	r2, r0
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	3401      	adds	r4, #1
 8007d22:	9304      	str	r3, [sp, #16]
 8007d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d28:	4825      	ldr	r0, [pc, #148]	; (8007dc0 <_svfiprintf_r+0x1ec>)
 8007d2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d2e:	2206      	movs	r2, #6
 8007d30:	f7f8 fa4e 	bl	80001d0 <memchr>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	d038      	beq.n	8007daa <_svfiprintf_r+0x1d6>
 8007d38:	4b22      	ldr	r3, [pc, #136]	; (8007dc4 <_svfiprintf_r+0x1f0>)
 8007d3a:	bb1b      	cbnz	r3, 8007d84 <_svfiprintf_r+0x1b0>
 8007d3c:	9b03      	ldr	r3, [sp, #12]
 8007d3e:	3307      	adds	r3, #7
 8007d40:	f023 0307 	bic.w	r3, r3, #7
 8007d44:	3308      	adds	r3, #8
 8007d46:	9303      	str	r3, [sp, #12]
 8007d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d4a:	4433      	add	r3, r6
 8007d4c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d4e:	e768      	b.n	8007c22 <_svfiprintf_r+0x4e>
 8007d50:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d54:	460c      	mov	r4, r1
 8007d56:	2001      	movs	r0, #1
 8007d58:	e7a6      	b.n	8007ca8 <_svfiprintf_r+0xd4>
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	3401      	adds	r4, #1
 8007d5e:	9305      	str	r3, [sp, #20]
 8007d60:	4619      	mov	r1, r3
 8007d62:	f04f 0c0a 	mov.w	ip, #10
 8007d66:	4620      	mov	r0, r4
 8007d68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d6c:	3a30      	subs	r2, #48	; 0x30
 8007d6e:	2a09      	cmp	r2, #9
 8007d70:	d903      	bls.n	8007d7a <_svfiprintf_r+0x1a6>
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d0c6      	beq.n	8007d04 <_svfiprintf_r+0x130>
 8007d76:	9105      	str	r1, [sp, #20]
 8007d78:	e7c4      	b.n	8007d04 <_svfiprintf_r+0x130>
 8007d7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d7e:	4604      	mov	r4, r0
 8007d80:	2301      	movs	r3, #1
 8007d82:	e7f0      	b.n	8007d66 <_svfiprintf_r+0x192>
 8007d84:	ab03      	add	r3, sp, #12
 8007d86:	9300      	str	r3, [sp, #0]
 8007d88:	462a      	mov	r2, r5
 8007d8a:	4b0f      	ldr	r3, [pc, #60]	; (8007dc8 <_svfiprintf_r+0x1f4>)
 8007d8c:	a904      	add	r1, sp, #16
 8007d8e:	4638      	mov	r0, r7
 8007d90:	f3af 8000 	nop.w
 8007d94:	1c42      	adds	r2, r0, #1
 8007d96:	4606      	mov	r6, r0
 8007d98:	d1d6      	bne.n	8007d48 <_svfiprintf_r+0x174>
 8007d9a:	89ab      	ldrh	r3, [r5, #12]
 8007d9c:	065b      	lsls	r3, r3, #25
 8007d9e:	f53f af2d 	bmi.w	8007bfc <_svfiprintf_r+0x28>
 8007da2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007da4:	b01d      	add	sp, #116	; 0x74
 8007da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007daa:	ab03      	add	r3, sp, #12
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	462a      	mov	r2, r5
 8007db0:	4b05      	ldr	r3, [pc, #20]	; (8007dc8 <_svfiprintf_r+0x1f4>)
 8007db2:	a904      	add	r1, sp, #16
 8007db4:	4638      	mov	r0, r7
 8007db6:	f000 f879 	bl	8007eac <_printf_i>
 8007dba:	e7eb      	b.n	8007d94 <_svfiprintf_r+0x1c0>
 8007dbc:	0800b234 	.word	0x0800b234
 8007dc0:	0800b23e 	.word	0x0800b23e
 8007dc4:	00000000 	.word	0x00000000
 8007dc8:	08007b21 	.word	0x08007b21
 8007dcc:	0800b23a 	.word	0x0800b23a

08007dd0 <_printf_common>:
 8007dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dd4:	4616      	mov	r6, r2
 8007dd6:	4699      	mov	r9, r3
 8007dd8:	688a      	ldr	r2, [r1, #8]
 8007dda:	690b      	ldr	r3, [r1, #16]
 8007ddc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007de0:	4293      	cmp	r3, r2
 8007de2:	bfb8      	it	lt
 8007de4:	4613      	movlt	r3, r2
 8007de6:	6033      	str	r3, [r6, #0]
 8007de8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007dec:	4607      	mov	r7, r0
 8007dee:	460c      	mov	r4, r1
 8007df0:	b10a      	cbz	r2, 8007df6 <_printf_common+0x26>
 8007df2:	3301      	adds	r3, #1
 8007df4:	6033      	str	r3, [r6, #0]
 8007df6:	6823      	ldr	r3, [r4, #0]
 8007df8:	0699      	lsls	r1, r3, #26
 8007dfa:	bf42      	ittt	mi
 8007dfc:	6833      	ldrmi	r3, [r6, #0]
 8007dfe:	3302      	addmi	r3, #2
 8007e00:	6033      	strmi	r3, [r6, #0]
 8007e02:	6825      	ldr	r5, [r4, #0]
 8007e04:	f015 0506 	ands.w	r5, r5, #6
 8007e08:	d106      	bne.n	8007e18 <_printf_common+0x48>
 8007e0a:	f104 0a19 	add.w	sl, r4, #25
 8007e0e:	68e3      	ldr	r3, [r4, #12]
 8007e10:	6832      	ldr	r2, [r6, #0]
 8007e12:	1a9b      	subs	r3, r3, r2
 8007e14:	42ab      	cmp	r3, r5
 8007e16:	dc26      	bgt.n	8007e66 <_printf_common+0x96>
 8007e18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e1c:	1e13      	subs	r3, r2, #0
 8007e1e:	6822      	ldr	r2, [r4, #0]
 8007e20:	bf18      	it	ne
 8007e22:	2301      	movne	r3, #1
 8007e24:	0692      	lsls	r2, r2, #26
 8007e26:	d42b      	bmi.n	8007e80 <_printf_common+0xb0>
 8007e28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e2c:	4649      	mov	r1, r9
 8007e2e:	4638      	mov	r0, r7
 8007e30:	47c0      	blx	r8
 8007e32:	3001      	adds	r0, #1
 8007e34:	d01e      	beq.n	8007e74 <_printf_common+0xa4>
 8007e36:	6823      	ldr	r3, [r4, #0]
 8007e38:	6922      	ldr	r2, [r4, #16]
 8007e3a:	f003 0306 	and.w	r3, r3, #6
 8007e3e:	2b04      	cmp	r3, #4
 8007e40:	bf02      	ittt	eq
 8007e42:	68e5      	ldreq	r5, [r4, #12]
 8007e44:	6833      	ldreq	r3, [r6, #0]
 8007e46:	1aed      	subeq	r5, r5, r3
 8007e48:	68a3      	ldr	r3, [r4, #8]
 8007e4a:	bf0c      	ite	eq
 8007e4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e50:	2500      	movne	r5, #0
 8007e52:	4293      	cmp	r3, r2
 8007e54:	bfc4      	itt	gt
 8007e56:	1a9b      	subgt	r3, r3, r2
 8007e58:	18ed      	addgt	r5, r5, r3
 8007e5a:	2600      	movs	r6, #0
 8007e5c:	341a      	adds	r4, #26
 8007e5e:	42b5      	cmp	r5, r6
 8007e60:	d11a      	bne.n	8007e98 <_printf_common+0xc8>
 8007e62:	2000      	movs	r0, #0
 8007e64:	e008      	b.n	8007e78 <_printf_common+0xa8>
 8007e66:	2301      	movs	r3, #1
 8007e68:	4652      	mov	r2, sl
 8007e6a:	4649      	mov	r1, r9
 8007e6c:	4638      	mov	r0, r7
 8007e6e:	47c0      	blx	r8
 8007e70:	3001      	adds	r0, #1
 8007e72:	d103      	bne.n	8007e7c <_printf_common+0xac>
 8007e74:	f04f 30ff 	mov.w	r0, #4294967295
 8007e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e7c:	3501      	adds	r5, #1
 8007e7e:	e7c6      	b.n	8007e0e <_printf_common+0x3e>
 8007e80:	18e1      	adds	r1, r4, r3
 8007e82:	1c5a      	adds	r2, r3, #1
 8007e84:	2030      	movs	r0, #48	; 0x30
 8007e86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e8a:	4422      	add	r2, r4
 8007e8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e94:	3302      	adds	r3, #2
 8007e96:	e7c7      	b.n	8007e28 <_printf_common+0x58>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	4622      	mov	r2, r4
 8007e9c:	4649      	mov	r1, r9
 8007e9e:	4638      	mov	r0, r7
 8007ea0:	47c0      	blx	r8
 8007ea2:	3001      	adds	r0, #1
 8007ea4:	d0e6      	beq.n	8007e74 <_printf_common+0xa4>
 8007ea6:	3601      	adds	r6, #1
 8007ea8:	e7d9      	b.n	8007e5e <_printf_common+0x8e>
	...

08007eac <_printf_i>:
 8007eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007eb0:	7e0f      	ldrb	r7, [r1, #24]
 8007eb2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007eb4:	2f78      	cmp	r7, #120	; 0x78
 8007eb6:	4691      	mov	r9, r2
 8007eb8:	4680      	mov	r8, r0
 8007eba:	460c      	mov	r4, r1
 8007ebc:	469a      	mov	sl, r3
 8007ebe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ec2:	d807      	bhi.n	8007ed4 <_printf_i+0x28>
 8007ec4:	2f62      	cmp	r7, #98	; 0x62
 8007ec6:	d80a      	bhi.n	8007ede <_printf_i+0x32>
 8007ec8:	2f00      	cmp	r7, #0
 8007eca:	f000 80d4 	beq.w	8008076 <_printf_i+0x1ca>
 8007ece:	2f58      	cmp	r7, #88	; 0x58
 8007ed0:	f000 80c0 	beq.w	8008054 <_printf_i+0x1a8>
 8007ed4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ed8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007edc:	e03a      	b.n	8007f54 <_printf_i+0xa8>
 8007ede:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ee2:	2b15      	cmp	r3, #21
 8007ee4:	d8f6      	bhi.n	8007ed4 <_printf_i+0x28>
 8007ee6:	a101      	add	r1, pc, #4	; (adr r1, 8007eec <_printf_i+0x40>)
 8007ee8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007eec:	08007f45 	.word	0x08007f45
 8007ef0:	08007f59 	.word	0x08007f59
 8007ef4:	08007ed5 	.word	0x08007ed5
 8007ef8:	08007ed5 	.word	0x08007ed5
 8007efc:	08007ed5 	.word	0x08007ed5
 8007f00:	08007ed5 	.word	0x08007ed5
 8007f04:	08007f59 	.word	0x08007f59
 8007f08:	08007ed5 	.word	0x08007ed5
 8007f0c:	08007ed5 	.word	0x08007ed5
 8007f10:	08007ed5 	.word	0x08007ed5
 8007f14:	08007ed5 	.word	0x08007ed5
 8007f18:	0800805d 	.word	0x0800805d
 8007f1c:	08007f85 	.word	0x08007f85
 8007f20:	08008017 	.word	0x08008017
 8007f24:	08007ed5 	.word	0x08007ed5
 8007f28:	08007ed5 	.word	0x08007ed5
 8007f2c:	0800807f 	.word	0x0800807f
 8007f30:	08007ed5 	.word	0x08007ed5
 8007f34:	08007f85 	.word	0x08007f85
 8007f38:	08007ed5 	.word	0x08007ed5
 8007f3c:	08007ed5 	.word	0x08007ed5
 8007f40:	0800801f 	.word	0x0800801f
 8007f44:	682b      	ldr	r3, [r5, #0]
 8007f46:	1d1a      	adds	r2, r3, #4
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	602a      	str	r2, [r5, #0]
 8007f4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f54:	2301      	movs	r3, #1
 8007f56:	e09f      	b.n	8008098 <_printf_i+0x1ec>
 8007f58:	6820      	ldr	r0, [r4, #0]
 8007f5a:	682b      	ldr	r3, [r5, #0]
 8007f5c:	0607      	lsls	r7, r0, #24
 8007f5e:	f103 0104 	add.w	r1, r3, #4
 8007f62:	6029      	str	r1, [r5, #0]
 8007f64:	d501      	bpl.n	8007f6a <_printf_i+0xbe>
 8007f66:	681e      	ldr	r6, [r3, #0]
 8007f68:	e003      	b.n	8007f72 <_printf_i+0xc6>
 8007f6a:	0646      	lsls	r6, r0, #25
 8007f6c:	d5fb      	bpl.n	8007f66 <_printf_i+0xba>
 8007f6e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007f72:	2e00      	cmp	r6, #0
 8007f74:	da03      	bge.n	8007f7e <_printf_i+0xd2>
 8007f76:	232d      	movs	r3, #45	; 0x2d
 8007f78:	4276      	negs	r6, r6
 8007f7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f7e:	485a      	ldr	r0, [pc, #360]	; (80080e8 <_printf_i+0x23c>)
 8007f80:	230a      	movs	r3, #10
 8007f82:	e012      	b.n	8007faa <_printf_i+0xfe>
 8007f84:	682b      	ldr	r3, [r5, #0]
 8007f86:	6820      	ldr	r0, [r4, #0]
 8007f88:	1d19      	adds	r1, r3, #4
 8007f8a:	6029      	str	r1, [r5, #0]
 8007f8c:	0605      	lsls	r5, r0, #24
 8007f8e:	d501      	bpl.n	8007f94 <_printf_i+0xe8>
 8007f90:	681e      	ldr	r6, [r3, #0]
 8007f92:	e002      	b.n	8007f9a <_printf_i+0xee>
 8007f94:	0641      	lsls	r1, r0, #25
 8007f96:	d5fb      	bpl.n	8007f90 <_printf_i+0xe4>
 8007f98:	881e      	ldrh	r6, [r3, #0]
 8007f9a:	4853      	ldr	r0, [pc, #332]	; (80080e8 <_printf_i+0x23c>)
 8007f9c:	2f6f      	cmp	r7, #111	; 0x6f
 8007f9e:	bf0c      	ite	eq
 8007fa0:	2308      	moveq	r3, #8
 8007fa2:	230a      	movne	r3, #10
 8007fa4:	2100      	movs	r1, #0
 8007fa6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007faa:	6865      	ldr	r5, [r4, #4]
 8007fac:	60a5      	str	r5, [r4, #8]
 8007fae:	2d00      	cmp	r5, #0
 8007fb0:	bfa2      	ittt	ge
 8007fb2:	6821      	ldrge	r1, [r4, #0]
 8007fb4:	f021 0104 	bicge.w	r1, r1, #4
 8007fb8:	6021      	strge	r1, [r4, #0]
 8007fba:	b90e      	cbnz	r6, 8007fc0 <_printf_i+0x114>
 8007fbc:	2d00      	cmp	r5, #0
 8007fbe:	d04b      	beq.n	8008058 <_printf_i+0x1ac>
 8007fc0:	4615      	mov	r5, r2
 8007fc2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007fc6:	fb03 6711 	mls	r7, r3, r1, r6
 8007fca:	5dc7      	ldrb	r7, [r0, r7]
 8007fcc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007fd0:	4637      	mov	r7, r6
 8007fd2:	42bb      	cmp	r3, r7
 8007fd4:	460e      	mov	r6, r1
 8007fd6:	d9f4      	bls.n	8007fc2 <_printf_i+0x116>
 8007fd8:	2b08      	cmp	r3, #8
 8007fda:	d10b      	bne.n	8007ff4 <_printf_i+0x148>
 8007fdc:	6823      	ldr	r3, [r4, #0]
 8007fde:	07de      	lsls	r6, r3, #31
 8007fe0:	d508      	bpl.n	8007ff4 <_printf_i+0x148>
 8007fe2:	6923      	ldr	r3, [r4, #16]
 8007fe4:	6861      	ldr	r1, [r4, #4]
 8007fe6:	4299      	cmp	r1, r3
 8007fe8:	bfde      	ittt	le
 8007fea:	2330      	movle	r3, #48	; 0x30
 8007fec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ff0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ff4:	1b52      	subs	r2, r2, r5
 8007ff6:	6122      	str	r2, [r4, #16]
 8007ff8:	f8cd a000 	str.w	sl, [sp]
 8007ffc:	464b      	mov	r3, r9
 8007ffe:	aa03      	add	r2, sp, #12
 8008000:	4621      	mov	r1, r4
 8008002:	4640      	mov	r0, r8
 8008004:	f7ff fee4 	bl	8007dd0 <_printf_common>
 8008008:	3001      	adds	r0, #1
 800800a:	d14a      	bne.n	80080a2 <_printf_i+0x1f6>
 800800c:	f04f 30ff 	mov.w	r0, #4294967295
 8008010:	b004      	add	sp, #16
 8008012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008016:	6823      	ldr	r3, [r4, #0]
 8008018:	f043 0320 	orr.w	r3, r3, #32
 800801c:	6023      	str	r3, [r4, #0]
 800801e:	4833      	ldr	r0, [pc, #204]	; (80080ec <_printf_i+0x240>)
 8008020:	2778      	movs	r7, #120	; 0x78
 8008022:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008026:	6823      	ldr	r3, [r4, #0]
 8008028:	6829      	ldr	r1, [r5, #0]
 800802a:	061f      	lsls	r7, r3, #24
 800802c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008030:	d402      	bmi.n	8008038 <_printf_i+0x18c>
 8008032:	065f      	lsls	r7, r3, #25
 8008034:	bf48      	it	mi
 8008036:	b2b6      	uxthmi	r6, r6
 8008038:	07df      	lsls	r7, r3, #31
 800803a:	bf48      	it	mi
 800803c:	f043 0320 	orrmi.w	r3, r3, #32
 8008040:	6029      	str	r1, [r5, #0]
 8008042:	bf48      	it	mi
 8008044:	6023      	strmi	r3, [r4, #0]
 8008046:	b91e      	cbnz	r6, 8008050 <_printf_i+0x1a4>
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	f023 0320 	bic.w	r3, r3, #32
 800804e:	6023      	str	r3, [r4, #0]
 8008050:	2310      	movs	r3, #16
 8008052:	e7a7      	b.n	8007fa4 <_printf_i+0xf8>
 8008054:	4824      	ldr	r0, [pc, #144]	; (80080e8 <_printf_i+0x23c>)
 8008056:	e7e4      	b.n	8008022 <_printf_i+0x176>
 8008058:	4615      	mov	r5, r2
 800805a:	e7bd      	b.n	8007fd8 <_printf_i+0x12c>
 800805c:	682b      	ldr	r3, [r5, #0]
 800805e:	6826      	ldr	r6, [r4, #0]
 8008060:	6961      	ldr	r1, [r4, #20]
 8008062:	1d18      	adds	r0, r3, #4
 8008064:	6028      	str	r0, [r5, #0]
 8008066:	0635      	lsls	r5, r6, #24
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	d501      	bpl.n	8008070 <_printf_i+0x1c4>
 800806c:	6019      	str	r1, [r3, #0]
 800806e:	e002      	b.n	8008076 <_printf_i+0x1ca>
 8008070:	0670      	lsls	r0, r6, #25
 8008072:	d5fb      	bpl.n	800806c <_printf_i+0x1c0>
 8008074:	8019      	strh	r1, [r3, #0]
 8008076:	2300      	movs	r3, #0
 8008078:	6123      	str	r3, [r4, #16]
 800807a:	4615      	mov	r5, r2
 800807c:	e7bc      	b.n	8007ff8 <_printf_i+0x14c>
 800807e:	682b      	ldr	r3, [r5, #0]
 8008080:	1d1a      	adds	r2, r3, #4
 8008082:	602a      	str	r2, [r5, #0]
 8008084:	681d      	ldr	r5, [r3, #0]
 8008086:	6862      	ldr	r2, [r4, #4]
 8008088:	2100      	movs	r1, #0
 800808a:	4628      	mov	r0, r5
 800808c:	f7f8 f8a0 	bl	80001d0 <memchr>
 8008090:	b108      	cbz	r0, 8008096 <_printf_i+0x1ea>
 8008092:	1b40      	subs	r0, r0, r5
 8008094:	6060      	str	r0, [r4, #4]
 8008096:	6863      	ldr	r3, [r4, #4]
 8008098:	6123      	str	r3, [r4, #16]
 800809a:	2300      	movs	r3, #0
 800809c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080a0:	e7aa      	b.n	8007ff8 <_printf_i+0x14c>
 80080a2:	6923      	ldr	r3, [r4, #16]
 80080a4:	462a      	mov	r2, r5
 80080a6:	4649      	mov	r1, r9
 80080a8:	4640      	mov	r0, r8
 80080aa:	47d0      	blx	sl
 80080ac:	3001      	adds	r0, #1
 80080ae:	d0ad      	beq.n	800800c <_printf_i+0x160>
 80080b0:	6823      	ldr	r3, [r4, #0]
 80080b2:	079b      	lsls	r3, r3, #30
 80080b4:	d413      	bmi.n	80080de <_printf_i+0x232>
 80080b6:	68e0      	ldr	r0, [r4, #12]
 80080b8:	9b03      	ldr	r3, [sp, #12]
 80080ba:	4298      	cmp	r0, r3
 80080bc:	bfb8      	it	lt
 80080be:	4618      	movlt	r0, r3
 80080c0:	e7a6      	b.n	8008010 <_printf_i+0x164>
 80080c2:	2301      	movs	r3, #1
 80080c4:	4632      	mov	r2, r6
 80080c6:	4649      	mov	r1, r9
 80080c8:	4640      	mov	r0, r8
 80080ca:	47d0      	blx	sl
 80080cc:	3001      	adds	r0, #1
 80080ce:	d09d      	beq.n	800800c <_printf_i+0x160>
 80080d0:	3501      	adds	r5, #1
 80080d2:	68e3      	ldr	r3, [r4, #12]
 80080d4:	9903      	ldr	r1, [sp, #12]
 80080d6:	1a5b      	subs	r3, r3, r1
 80080d8:	42ab      	cmp	r3, r5
 80080da:	dcf2      	bgt.n	80080c2 <_printf_i+0x216>
 80080dc:	e7eb      	b.n	80080b6 <_printf_i+0x20a>
 80080de:	2500      	movs	r5, #0
 80080e0:	f104 0619 	add.w	r6, r4, #25
 80080e4:	e7f5      	b.n	80080d2 <_printf_i+0x226>
 80080e6:	bf00      	nop
 80080e8:	0800b245 	.word	0x0800b245
 80080ec:	0800b256 	.word	0x0800b256

080080f0 <memmove>:
 80080f0:	4288      	cmp	r0, r1
 80080f2:	b510      	push	{r4, lr}
 80080f4:	eb01 0402 	add.w	r4, r1, r2
 80080f8:	d902      	bls.n	8008100 <memmove+0x10>
 80080fa:	4284      	cmp	r4, r0
 80080fc:	4623      	mov	r3, r4
 80080fe:	d807      	bhi.n	8008110 <memmove+0x20>
 8008100:	1e43      	subs	r3, r0, #1
 8008102:	42a1      	cmp	r1, r4
 8008104:	d008      	beq.n	8008118 <memmove+0x28>
 8008106:	f811 2b01 	ldrb.w	r2, [r1], #1
 800810a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800810e:	e7f8      	b.n	8008102 <memmove+0x12>
 8008110:	4402      	add	r2, r0
 8008112:	4601      	mov	r1, r0
 8008114:	428a      	cmp	r2, r1
 8008116:	d100      	bne.n	800811a <memmove+0x2a>
 8008118:	bd10      	pop	{r4, pc}
 800811a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800811e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008122:	e7f7      	b.n	8008114 <memmove+0x24>

08008124 <_sbrk_r>:
 8008124:	b538      	push	{r3, r4, r5, lr}
 8008126:	4d06      	ldr	r5, [pc, #24]	; (8008140 <_sbrk_r+0x1c>)
 8008128:	2300      	movs	r3, #0
 800812a:	4604      	mov	r4, r0
 800812c:	4608      	mov	r0, r1
 800812e:	602b      	str	r3, [r5, #0]
 8008130:	f7fa fee6 	bl	8002f00 <_sbrk>
 8008134:	1c43      	adds	r3, r0, #1
 8008136:	d102      	bne.n	800813e <_sbrk_r+0x1a>
 8008138:	682b      	ldr	r3, [r5, #0]
 800813a:	b103      	cbz	r3, 800813e <_sbrk_r+0x1a>
 800813c:	6023      	str	r3, [r4, #0]
 800813e:	bd38      	pop	{r3, r4, r5, pc}
 8008140:	20000c2c 	.word	0x20000c2c

08008144 <memcpy>:
 8008144:	440a      	add	r2, r1
 8008146:	4291      	cmp	r1, r2
 8008148:	f100 33ff 	add.w	r3, r0, #4294967295
 800814c:	d100      	bne.n	8008150 <memcpy+0xc>
 800814e:	4770      	bx	lr
 8008150:	b510      	push	{r4, lr}
 8008152:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008156:	f803 4f01 	strb.w	r4, [r3, #1]!
 800815a:	4291      	cmp	r1, r2
 800815c:	d1f9      	bne.n	8008152 <memcpy+0xe>
 800815e:	bd10      	pop	{r4, pc}

08008160 <_realloc_r>:
 8008160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008164:	4680      	mov	r8, r0
 8008166:	4614      	mov	r4, r2
 8008168:	460e      	mov	r6, r1
 800816a:	b921      	cbnz	r1, 8008176 <_realloc_r+0x16>
 800816c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008170:	4611      	mov	r1, r2
 8008172:	f7ff bc49 	b.w	8007a08 <_malloc_r>
 8008176:	b92a      	cbnz	r2, 8008184 <_realloc_r+0x24>
 8008178:	f7ff fbda 	bl	8007930 <_free_r>
 800817c:	4625      	mov	r5, r4
 800817e:	4628      	mov	r0, r5
 8008180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008184:	f000 f81b 	bl	80081be <_malloc_usable_size_r>
 8008188:	4284      	cmp	r4, r0
 800818a:	4607      	mov	r7, r0
 800818c:	d802      	bhi.n	8008194 <_realloc_r+0x34>
 800818e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008192:	d812      	bhi.n	80081ba <_realloc_r+0x5a>
 8008194:	4621      	mov	r1, r4
 8008196:	4640      	mov	r0, r8
 8008198:	f7ff fc36 	bl	8007a08 <_malloc_r>
 800819c:	4605      	mov	r5, r0
 800819e:	2800      	cmp	r0, #0
 80081a0:	d0ed      	beq.n	800817e <_realloc_r+0x1e>
 80081a2:	42bc      	cmp	r4, r7
 80081a4:	4622      	mov	r2, r4
 80081a6:	4631      	mov	r1, r6
 80081a8:	bf28      	it	cs
 80081aa:	463a      	movcs	r2, r7
 80081ac:	f7ff ffca 	bl	8008144 <memcpy>
 80081b0:	4631      	mov	r1, r6
 80081b2:	4640      	mov	r0, r8
 80081b4:	f7ff fbbc 	bl	8007930 <_free_r>
 80081b8:	e7e1      	b.n	800817e <_realloc_r+0x1e>
 80081ba:	4635      	mov	r5, r6
 80081bc:	e7df      	b.n	800817e <_realloc_r+0x1e>

080081be <_malloc_usable_size_r>:
 80081be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081c2:	1f18      	subs	r0, r3, #4
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	bfbc      	itt	lt
 80081c8:	580b      	ldrlt	r3, [r1, r0]
 80081ca:	18c0      	addlt	r0, r0, r3
 80081cc:	4770      	bx	lr
	...

080081d0 <_init>:
 80081d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d2:	bf00      	nop
 80081d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081d6:	bc08      	pop	{r3}
 80081d8:	469e      	mov	lr, r3
 80081da:	4770      	bx	lr

080081dc <_fini>:
 80081dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081de:	bf00      	nop
 80081e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081e2:	bc08      	pop	{r3}
 80081e4:	469e      	mov	lr, r3
 80081e6:	4770      	bx	lr
