<module name="PCIE_0_ECC_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_ECC_REVISION" acronym="PCIE_ECC_REVISION" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4E100001" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_VECTOR" acronym="PCIE_ECC_VECTOR" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="READ_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status indicating that the serial VBUS read is complete" range="" rwaccess="R"/>
    <bitfield id="READ_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address. Can be any of the registers 0x10 - 0x24" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_READ" width="1" begin="15" end="15" resetval="0x0" description="Trigger a read operation to the specified read address that requires a serial VBUS access" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="RAM_ID" width="11" begin="10" end="0" resetval="0x0" description="ECC RAM ID to select which ECC RAM to control or read status from" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ECC_MISC_STATUS" acronym="PCIE_ECC_MISC_STATUS" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x" description="Number of ECC RAMs serviced by the aggregator" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ECC_WRAPPER_REVISION" acronym="PCIE_ECC_WRAPPER_REVISION" offset="0x10" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4E100001" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_CONTROL" acronym="PCIE_ECC_CONTROL" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="ERROR_ONCE" width="1" begin="6" end="6" resetval="0x0" description="If this bit is set, the force_sec/force_ded will inject an error to the specified row only once. The force_sec bit will be cleared once a writeback happens. If writeback is not enabled, this error will be cleared the cycle following the read when the data is corrected. For double-bit errors, the force_ded bit will be cleared the cycle following the double-bit error. Any subsequent reads will not force an error." range="" rwaccess="RW"/>
    <bitfield id="FORCE_N_ROW" width="1" begin="5" end="5" resetval="0x0" description="Force single/double-bit error on the next RAM read" range="" rwaccess="RW"/>
    <bitfield id="FORCE_DED" width="1" begin="4" end="4" resetval="0x0" description="Force double-bit error. Cleared the cycle following the error if error_once is asserted." range="" rwaccess="RW"/>
    <bitfield id="FORCE_SEC" width="1" begin="3" end="3" resetval="0x0" description="Force single-bit error. Cleared on a writeback or the cycle following the error if error_once is asserted" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RMW" width="1" begin="2" end="2" resetval="0x1" description="Enable read-modify-write on partial word writes" range="" rwaccess="RW"/>
    <bitfield id="PCIE_ECC_CHECK" width="1" begin="1" end="1" resetval="0x1" description="Enable ECC check. ECC is completely bypassed if both PCIE_ECC_enable and PCIE_ECC_check are 0" range="" rwaccess="RW"/>
    <bitfield id="PCIE_ECC_ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enable ECC generation" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ECC_ERROR_CONTROL1" acronym="PCIE_ECC_ERROR_CONTROL1" offset="0x18" width="32" description="">
    <bitfield id="PCIE_ECC_BIT1" width="16" begin="31" end="16" resetval="0x0" description="Data bit that needs to be flipped when force_sec or force_ded is set" range="" rwaccess="RW"/>
    <bitfield id="PCIE_ECC_ROW" width="16" begin="15" end="0" resetval="0x0" description="Row address where force_sec or force_ded needs to be applied. This is ignored if force_n_row is set." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ECC_ERROR_CONTROL2" acronym="PCIE_ECC_ERROR_CONTROL2" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="PCIE_ECC_BIT2" width="16" begin="15" end="0" resetval="0x0" description="Data bit that needs to be flipped when force_ded is set" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ECC_ERROR_STATUS1" acronym="PCIE_ECC_ERROR_STATUS1" offset="0x20" width="32" description="">
    <bitfield id="PCIE_ECC_ROW" width="16" begin="31" end="16" resetval="0x0" description="Indicates the row/address where the single or double-bit error occurred" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="CLR_PCIE_ECC_OTHER" width="1" begin="10" end="10" resetval="0x0" description="1 indicates a pending double-bit error. Writing a 1 clears the status bit." range="" rwaccess="W1toCl"/>
    <bitfield id="CLR_PCIE_ECC_DED" width="1" begin="9" end="9" resetval="0x0" description="1 indicates a pending successive single-bit error. Writing a 1 clears the status bit." range="" rwaccess="W1toCl"/>
    <bitfield id="CLR_PCIE_ECC_SEC" width="1" begin="8" end="8" resetval="0x0" description="1 indicates a pending single-bit error. Writing a 1 clears the status bit." range="" rwaccess="W1toCl"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="PCIE_ECC_OTHER" width="1" begin="2" end="2" resetval="0x0" description="1 indicates that successive single-bit errors have occurred while a writeback is still pending. Software can also write a 1 to set the pending status." range="" rwaccess="RW"/>
    <bitfield id="PCIE_ECC_DED" width="1" begin="1" end="1" resetval="0x0" description="1 indicates a double-bit error. Software can also write a 1 to set the pending status." range="" rwaccess="RW"/>
    <bitfield id="PCIE_ECC_SEC" width="1" begin="0" end="0" resetval="0x0" description="1 indicates a single-bit error. Software can also write a 1 to set the pending status." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ECC_ERROR_STATUS2" acronym="PCIE_ECC_ERROR_STATUS2" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="PCIE_ECC_BIT1" width="16" begin="15" end="0" resetval="0x0" description="Indicates the data bit that is in error" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_EOI" acronym="PCIE_ECC_EOI" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x" description="" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x" description="Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_0" acronym="PCIE_ECC_INT_STATUS_0" offset="0x40" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_1" acronym="PCIE_ECC_INT_STATUS_1" offset="0x44" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_2" acronym="PCIE_ECC_INT_STATUS_2" offset="0x48" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_3" acronym="PCIE_ECC_INT_STATUS_3" offset="0x4C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_4" acronym="PCIE_ECC_INT_STATUS_4" offset="0x50" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_5" acronym="PCIE_ECC_INT_STATUS_5" offset="0x54" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_6" acronym="PCIE_ECC_INT_STATUS_6" offset="0x58" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_7" acronym="PCIE_ECC_INT_STATUS_7" offset="0x5C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_8" acronym="PCIE_ECC_INT_STATUS_8" offset="0x60" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_9" acronym="PCIE_ECC_INT_STATUS_9" offset="0x64" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_10" acronym="PCIE_ECC_INT_STATUS_10" offset="0x68" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_11" acronym="PCIE_ECC_INT_STATUS_11" offset="0x6C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_12" acronym="PCIE_ECC_INT_STATUS_12" offset="0x70" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_13" acronym="PCIE_ECC_INT_STATUS_13" offset="0x74" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_STATUS_14" acronym="PCIE_ECC_INT_STATUS_14" offset="0x78" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM:" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_0" acronym="PCIE_ECC_INT_ENABLE_0" offset="0x80" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_1" acronym="PCIE_ECC_INT_ENABLE_1" offset="0x84" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_2" acronym="PCIE_ECC_INT_ENABLE_2" offset="0x88" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_3" acronym="PCIE_ECC_INT_ENABLE_3" offset="0x8C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_4" acronym="PCIE_ECC_INT_ENABLE_4" offset="0x90" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_5" acronym="PCIE_ECC_INT_ENABLE_5" offset="0x94" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_6" acronym="PCIE_ECC_INT_ENABLE_6" offset="0x98" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_7" acronym="PCIE_ECC_INT_ENABLE_7" offset="0x9C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_8" acronym="PCIE_ECC_INT_ENABLE_8" offset="0xA0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_9" acronym="PCIE_ECC_INT_ENABLE_9" offset="0xA4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_10" acronym="PCIE_ECC_INT_ENABLE_10" offset="0xA8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_11" acronym="PCIE_ECC_INT_ENABLE_11" offset="0xAC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_12" acronym="PCIE_ECC_INT_ENABLE_12" offset="0xB0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_13" acronym="PCIE_ECC_INT_ENABLE_13" offset="0xB4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_ENABLE_14" acronym="PCIE_ECC_INT_ENABLE_14" offset="0xB8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_0" acronym="PCIE_ECC_INT_CLEAR_0" offset="0xC0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_1" acronym="PCIE_ECC_INT_CLEAR_1" offset="0xC4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_2" acronym="PCIE_ECC_INT_CLEAR_2" offset="0xC8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_3" acronym="PCIE_ECC_INT_CLEAR_3" offset="0xCC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_4" acronym="PCIE_ECC_INT_CLEAR_4" offset="0xD0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_5" acronym="PCIE_ECC_INT_CLEAR_5" offset="0xD4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_6" acronym="PCIE_ECC_INT_CLEAR_6" offset="0xD8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_7" acronym="PCIE_ECC_INT_CLEAR_7" offset="0xDC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_8" acronym="PCIE_ECC_INT_CLEAR_8" offset="0xE0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_9" acronym="PCIE_ECC_INT_CLEAR_9" offset="0xE4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_10" acronym="PCIE_ECC_INT_CLEAR_10" offset="0xE8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_11" acronym="PCIE_ECC_INT_CLEAR_11" offset="0xEC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_12" acronym="PCIE_ECC_INT_CLEAR_12" offset="0xF0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_13" acronym="PCIE_ECC_INT_CLEAR_13" offset="0xF4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_ECC_INT_CLEAR_14" acronym="PCIE_ECC_INT_CLEAR_14" offset="0xF8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM" range="" rwaccess="W"/>
  </register>
</module>
