ECHO is off.
ECHO is off.
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'rpais' on host '400p1t176rg0516' (Windows NT_amd64 version 6.2) on Sat Nov 04 19:10:05 +1100 2023
INFO: [HLS 200-10] In directory 'C:/SPB_Data/ELEN90096-Group-2/SRCNN'
Sourcing Tcl script 'C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project srcnn_hls 
INFO: [HLS 200-10] Opening project 'C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls'.
INFO: [HLS 200-1510] Running: set_top srcnn 
INFO: [HLS 200-1510] Running: add_files src/conv1.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/conv2.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/conv3.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.cpp 
INFO: [HLS 200-10] Adding design file 'src/srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.h 
INFO: [HLS 200-10] Adding design file 'src/srcnn.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/csim.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/csim.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/srcnn.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/srcnn.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_conv1.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_set14.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_set14.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_srcnn.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.h -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/output -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/output' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set14 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set14' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set5 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set5' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/weights' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rpais/Desktop
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rpais/Desktop -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: cosim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling util.cpp_pre.cpp.tb.cpp
   Compiling conv2.cpp_pre.cpp.tb.cpp
   Compiling srcnn.cpp_pre.cpp.tb.cpp
   Compiling apatb_srcnn.cpp
   Compiling conv1.cpp_pre.cpp.tb.cpp
   Compiling tb_set14.cpp_pre.cpp.tb.cpp
   Compiling csim.cpp_pre.cpp.tb.cpp
   Compiling tb_srcnn.cpp_pre.cpp.tb.cpp
   Compiling conv3.cpp_pre.cpp.tb.cpp
   Compiling tb_conv1.cpp_pre.cpp.tb.cpp
   Compiling apatb_srcnn_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
***** SRCNN Golden Reference *****
  - Butterfly MSE: 0.00017891

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\SPB_Data\ELEN90096-Group-2\SRCNN\srcnn_hls\solution1\sim\verilog>set PATH= 

C:\SPB_Data\ELEN90096-Group-2\SRCNN\srcnn_hls\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_srcnn_top glbl -Oenable_linking_all_libraries  -prj srcnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s srcnn  
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_srcnn_top glbl -Oenable_linking_all_libraries -prj srcnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s srcnn 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_i1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_i1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_i3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_i3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_o.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_o
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_w1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_w2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_w2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_master_w3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_w3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_srcnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_Pipeline_BW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_Pipeline_BW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_Pipeline_BW8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_Pipeline_BW8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_Pipeline_OUT_ROW_COL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_Pipeline_RELU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_Pipeline_RELU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_Pipeline_RELU7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_Pipeline_RELU7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_BW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_BW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_BW5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_BW5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_BW6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_BW6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_LOAD_WEIGHTS_L
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_OUT_ROW_COL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_RELU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_RELU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_Pipeline_RELU4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_Pipeline_RELU4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_CLEARW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_CLEARW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_CLEARW2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_CLEARW2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_CLEARW3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_CLEARW3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_IN_ROW_COL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_RELU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_RELU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_RELU1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_i1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_i1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_i2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_i2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_i3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_i3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_load_input_buffer_c2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_load_input_buffer_c2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_load_input_buffer_c2_Pipeline_BH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_load_input_buffer_c3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_load_input_buffer_c3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module srcnn_mac_muladd_16s_16s_32s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module srcnn_mac_muladd_16s_16s_33s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_16s_16s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_16s_16s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_2ns_8ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_2ns_8ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_32s_16s_47_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_32s_16s_47_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_4ns_8ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_4ns_8ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_5ns_19ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_5ns_19ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_5ns_8ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_5ns_8ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_64s_8ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_64s_8ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_6ns_18ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_6ns_18ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_6ns_19ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_6ns_19ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_6ns_6ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_6ns_6ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_6ns_9ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_6ns_9ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_7ns_18ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_7ns_18ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_7s_7ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_7s_7ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_8ns_10ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_8ns_10ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_8ns_7ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_8ns_7ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_8ns_7ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_8ns_7ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mul_9ns_11ns_19_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_9ns_11ns_19_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mux_2_1_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_2_1_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mux_2_1_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_2_1_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mux_3_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_3_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mux_5_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_5_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_mux_5_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_5_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_o_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_o_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_urem_8ns_7ns_8_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_urem_8ns_7ns_8_12_1_divider
INFO: [VRFC 10-311] analyzing module srcnn_urem_8ns_7ns_8_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_urem_8ns_8ns_8_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_urem_8ns_8ns_8_12_1_divider
INFO: [VRFC 10-311] analyzing module srcnn_urem_8ns_8ns_8_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_urem_9ns_7ns_9_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_7ns_9_13_1_divider
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_7ns_9_13_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_urem_9ns_8ns_9_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_8ns_9_13_1_divider
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_8ns_9_13_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_8ns_9_13_seq_1_divseq
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_8ns_9_13_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_urem_9ns_9ns_9_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_9ns_9_13_1_divider
INFO: [VRFC 10-311] analyzing module srcnn_urem_9ns_9ns_9_13_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_w1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_w1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_w2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_w2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/srcnn_w3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_w3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.srcnn_conv1_conv1_ap_fixed_255_2...
Compiling module xil_defaultlib.srcnn_conv1_p_ZZ5conv1PA255_A255...
Compiling module xil_defaultlib.srcnn_conv1_conv1_ap_fixed_255_2...
Compiling module xil_defaultlib.srcnn_mux_2_1_16_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.srcnn_mux_3_2_16_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.srcnn_mul_2ns_8ns_9_1_1(NUM_STAG...
Compiling module xil_defaultlib.srcnn_urem_9ns_8ns_9_13_1_divide...
Compiling module xil_defaultlib.srcnn_urem_9ns_8ns_9_13_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_mul_4ns_8ns_11_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_urem_8ns_8ns_8_12_1_divide...
Compiling module xil_defaultlib.srcnn_urem_8ns_8ns_8_12_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_mul_8ns_10ns_17_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_mul_9ns_11ns_19_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_mul_5ns_8ns_11_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_mul_16s_16s_32_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_mac_muladd_16s_16s_32s_33_...
Compiling module xil_defaultlib.srcnn_mac_muladd_16s_16s_32s_33_...
Compiling module xil_defaultlib.srcnn_mac_muladd_16s_16s_33s_33_...
Compiling module xil_defaultlib.srcnn_mac_muladd_16s_16s_33s_33_...
Compiling module xil_defaultlib.srcnn_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.srcnn_conv1_Pipeline_OUT_ROW_COL
Compiling module xil_defaultlib.srcnn_conv1_Pipeline_RELU
Compiling module xil_defaultlib.srcnn_conv1_Pipeline_3
Compiling module xil_defaultlib.srcnn_conv1_Pipeline_RELU7
Compiling module xil_defaultlib.srcnn_conv1_Pipeline_5
Compiling module xil_defaultlib.srcnn_conv1_Pipeline_BW
Compiling module xil_defaultlib.srcnn_conv1_Pipeline_BW8
Compiling module xil_defaultlib.srcnn_mul_64s_8ns_64_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_urem_9ns_8ns_9_13_seq_1_di...
Compiling module xil_defaultlib.srcnn_urem_9ns_8ns_9_13_seq_1(NU...
Compiling module xil_defaultlib.srcnn_mul_6ns_9ns_14_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_mul_6ns_18ns_23_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_conv1
Compiling module xil_defaultlib.srcnn_conv2_p_ZZ5conv2PA255_A255...
Compiling module xil_defaultlib.srcnn_conv2_weight_buffer_RAM_AU...
Compiling module xil_defaultlib.srcnn_conv2_conv2_ap_fixed_255_2...
Compiling module xil_defaultlib.srcnn_mul_7ns_18ns_24_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_mul_8ns_7ns_14_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_load_input_buffer_c2_Pipel...
Compiling module xil_defaultlib.srcnn_load_input_buffer_c2
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_LOAD_WEIGHT...
Compiling module xil_defaultlib.srcnn_urem_8ns_7ns_8_12_1_divide...
Compiling module xil_defaultlib.srcnn_urem_8ns_7ns_8_12_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_urem_9ns_7ns_9_13_1_divide...
Compiling module xil_defaultlib.srcnn_urem_9ns_7ns_9_13_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_mul_7s_7ns_10_1_1(NUM_STAG...
Compiling module xil_defaultlib.srcnn_mul_8ns_7ns_13_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_mux_5_3_16_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.srcnn_mux_5_3_32_1_1(ID=1,din5_W...
Compiling module xil_defaultlib.srcnn_mul_16s_16s_31_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_OUT_ROW_COL
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_RELU
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_4
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_RELU4
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_6
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_BW
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_BW5
Compiling module xil_defaultlib.srcnn_conv2_Pipeline_BW6
Compiling module xil_defaultlib.srcnn_mul_5ns_19ns_23_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_conv2
Compiling module xil_defaultlib.srcnn_conv3_conv3_ap_fixed_255_2...
Compiling module xil_defaultlib.srcnn_conv3_weight_buffer_0_RAM_...
Compiling module xil_defaultlib.srcnn_conv3_conv3_ap_fixed_255_2...
Compiling module xil_defaultlib.srcnn_mul_6ns_19ns_24_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_load_input_buffer_c3
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_WEIGHTI_WEI...
Compiling module xil_defaultlib.srcnn_mul_32s_16s_47_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_mux_2_1_32_1_1(ID=1,din2_W...
Compiling module xil_defaultlib.srcnn_mul_6ns_6ns_11_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_urem_9ns_9ns_9_13_1_divide...
Compiling module xil_defaultlib.srcnn_urem_9ns_9ns_9_13_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_IN_ROW_COL
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_RELU
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_4
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_RELU1
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_6
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_CLEARW
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_CLEARW2
Compiling module xil_defaultlib.srcnn_conv3_Pipeline_CLEARW3
Compiling module xil_defaultlib.srcnn_conv3
Compiling module xil_defaultlib.srcnn_control_s_axi
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_store(NUM_WRITE...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_load(NUM_READ_O...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_burst_converter...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_throttle(CONSER...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_write(CONSERVAT...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.srcnn_gmem_m_axi_read(C_USER_VAL...
Compiling module xil_defaultlib.srcnn_gmem_m_axi(CONSERVATIVE=1,...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.srcnn_i1_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(ADDR_WIDTH=4,...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(ADDR_WIDTH=4...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_i1_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.srcnn_i1_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(DATA_WIDTH=2,...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(DATA_WIDTH=2...
Compiling module xil_defaultlib.srcnn_i1_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.srcnn_i1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i1_m_axi_burst_converter(A...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.srcnn_i1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.srcnn_i1_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.srcnn_i1_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.srcnn_i1_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.srcnn_i1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i1_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.srcnn_i1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i1_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.srcnn_i1_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.srcnn_i2_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(ADDR_WIDTH=4,...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(ADDR_WIDTH=4...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_i2_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.srcnn_i2_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(DATA_WIDTH=2,...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(DATA_WIDTH=2...
Compiling module xil_defaultlib.srcnn_i2_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.srcnn_i2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i2_m_axi_burst_converter(A...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.srcnn_i2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.srcnn_i2_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.srcnn_i2_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.srcnn_i2_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.srcnn_i2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i2_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.srcnn_i2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i2_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.srcnn_i2_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.srcnn_i3_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.srcnn_i3_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_i3_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_i3_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_i3_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.srcnn_i3_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_i3_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.srcnn_i3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i3_m_axi_burst_converter(A...
Compiling module xil_defaultlib.srcnn_i3_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.srcnn_i3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i3_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.srcnn_i3_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.srcnn_i3_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.srcnn_i3_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.srcnn_i3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i3_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.srcnn_i3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_i3_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.srcnn_i3_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.srcnn_o_m_axi_srl(DATA_WIDTH=96,...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(DATA_WIDTH=96...
Compiling module xil_defaultlib.srcnn_o_m_axi_mem(MEM_STYLE="blo...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_o_m_axi_srl(DATA_WIDTH=1,A...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_o_m_axi_srl(DATA_WIDTH=1,A...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_o_m_axi_store(NUM_WRITE_OU...
Compiling module xil_defaultlib.srcnn_o_m_axi_mem(MEM_STYLE="blo...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_o_m_axi_load(NUM_READ_OUTS...
Compiling module xil_defaultlib.srcnn_o_m_axi_reg_slice(DATA_WID...
Compiling module xil_defaultlib.srcnn_o_m_axi_burst_converter(AD...
Compiling module xil_defaultlib.srcnn_o_m_axi_srl(DATA_WIDTH=8,A...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(DATA_WIDTH=8,...
Compiling module xil_defaultlib.srcnn_o_m_axi_reg_slice(DATA_WID...
Compiling module xil_defaultlib.srcnn_o_m_axi_srl(DATA_WIDTH=72,...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(DATA_WIDTH=72...
Compiling module xil_defaultlib.srcnn_o_m_axi_srl(DATA_WIDTH=37,...
Compiling module xil_defaultlib.srcnn_o_m_axi_fifo(DATA_WIDTH=37...
Compiling module xil_defaultlib.srcnn_o_m_axi_throttle(CONSERVAT...
Compiling module xil_defaultlib.srcnn_o_m_axi_reg_slice(DATA_WID...
Compiling module xil_defaultlib.srcnn_o_m_axi_write(CONSERVATIVE...
Compiling module xil_defaultlib.srcnn_o_m_axi_reg_slice(DATA_WID...
Compiling module xil_defaultlib.srcnn_o_m_axi_read(C_USER_VALUE=...
Compiling module xil_defaultlib.srcnn_o_m_axi(CONSERVATIVE=1,NUM...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.srcnn_w1_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(ADDR_WIDTH=4,...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(ADDR_WIDTH=4...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_w1_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.srcnn_w1_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(DATA_WIDTH=2,...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(DATA_WIDTH=2...
Compiling module xil_defaultlib.srcnn_w1_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.srcnn_w1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w1_m_axi_burst_converter(A...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.srcnn_w1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.srcnn_w1_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.srcnn_w1_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.srcnn_w1_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.srcnn_w1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w1_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.srcnn_w1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w1_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.srcnn_w1_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.srcnn_w2_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(ADDR_WIDTH=4,...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(ADDR_WIDTH=4...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_w2_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.srcnn_w2_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(DATA_WIDTH=2,...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(DATA_WIDTH=2...
Compiling module xil_defaultlib.srcnn_w2_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.srcnn_w2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w2_m_axi_burst_converter(A...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.srcnn_w2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.srcnn_w2_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.srcnn_w2_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.srcnn_w2_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.srcnn_w2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w2_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.srcnn_w2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w2_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.srcnn_w2_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.srcnn_w3_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(ADDR_WIDTH=4,...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(ADDR_WIDTH=4...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.srcnn_w3_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.srcnn_w3_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(DATA_WIDTH=2,...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(DATA_WIDTH=2...
Compiling module xil_defaultlib.srcnn_w3_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.srcnn_w3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w3_m_axi_burst_converter(A...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.srcnn_w3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.srcnn_w3_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.srcnn_w3_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.srcnn_w3_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.srcnn_w3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w3_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.srcnn_w3_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.srcnn_w3_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.srcnn_w3_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.srcnn
Compiling module xil_defaultlib.AESL_axi_master_i1
Compiling module xil_defaultlib.AESL_axi_master_w1
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_master_i2
Compiling module xil_defaultlib.AESL_axi_master_w2
Compiling module xil_defaultlib.AESL_axi_master_i3
Compiling module xil_defaultlib.AESL_axi_master_w3
Compiling module xil_defaultlib.AESL_axi_master_o
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=149)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=47)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=37)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=51)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=256)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=10)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=19)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_srcnn_top
Compiling module work.glbl
Built simulation snapshot srcnn
ECHO is off.
ECHO is off.

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/srcnn/xsim_script.tcl
# xsim {srcnn} -autoloadwcfg -tclbatch {srcnn.tcl}
Time resolution is 1 ps
source srcnn.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
