$date
	Wed Feb 20 15:09:56 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module problem_7_tb $end
$scope module UUT $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var reg 1 $ F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1$
1#
#200
0$
1"
0#
#300
1#
#400
1!
0"
0#
#500
1#
#600
1$
1"
0#
#700
1#
#800
