<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-291</identifier><datestamp>2011-12-15T09:57:06Z</datestamp><dc:title>A new drain voltage enhanced NBTI degradation mechanism</dc:title><dc:creator>JHA, NEERAJ K</dc:creator><dc:creator>REDDY, PS</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:subject>mosfet</dc:subject><dc:subject>interface states</dc:subject><dc:subject>semiconductor device reliability</dc:subject><dc:subject>thermal stability</dc:subject><dc:description>Interface state generation and threshold voltage degradation for various channel length devices stressed at different drain bias has been studied. It is found that NBTI effect decreases at Low drain bias due to decrease in effective gate bias near the drain edge. The subsequent increase in degradation at higher drain stress bias is due to non-uniform generation of interface states and subsequent diffusion o f generated hydrogen species along the length of the channel. This effect is more pronounced for short channel devices stressed at high temperatures and high drain bias.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-11T06:01:34Z</dc:date><dc:date>2011-11-28T07:41:04Z</dc:date><dc:date>2011-12-15T09:57:06Z</dc:date><dc:date>2008-12-11T06:01:34Z</dc:date><dc:date>2011-11-28T07:41:04Z</dc:date><dc:date>2011-12-15T09:57:06Z</dc:date><dc:date>2005</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the 43rd Annual IEEE International Reliability Physics Symposium, San Jose, USA, 17-21 April 2005, 524-528</dc:identifier><dc:identifier>0-7803-8803-8</dc:identifier><dc:identifier>http://hdl.handle.net/10054/291</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/291</dc:identifier><dc:language>en</dc:language></oai_dc:dc>