#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 16:23:22 2022
# Process ID: 2531
# Current directory: /home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/gateware/vivado.log
# Journal file: /home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/gateware/vivado.jou
# Running On: rodrigo-MacBookAir, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 2, Host memory: 8233 MB
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-CSG324-1
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.770 ; gain = 9.930 ; free physical = 2864 ; free virtual = 8495
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/GPIOv.v}
# read_verilog {/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/servo_p.v}
# read_verilog {/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/temperatura.v}
# read_verilog {/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Valvula.v}
# read_verilog {/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/MQ3.v}
# read_verilog {/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Nivel_agua.v}
# read_verilog {/home/rodrigo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-CSG324-1
Command: synth_design -directive default -top top -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2539
WARNING: [Synth 8-9449] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/GPIOv.v:45]
ERROR: [Synth 8-2715] syntax error near default [/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Nivel_agua.v:29]
ERROR: [Synth 8-8779] Verilog 2000 keyword default used in incorrect context [/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Nivel_agua.v:29]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'Sal_nivel1' is not permitted [/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Nivel_agua.v:33]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'Sal_nivel_temp' is not permitted [/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Nivel_agua.v:34]
INFO: [Synth 8-8750] module 'Nivel_agua' ignored due to previous errors [/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Nivel_agua.v:35]
Failed to read verilog '/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/module/verilog/Nivel_agua.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 16:23:49 2022...
