<root><simulation><result_generated_time />2023-05-12 16:52:11<layer><layer_spec />{'B': 1, 'K': 192, 'C': 32, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 25088, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 192.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />21/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 28)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 28)]], [], []]<O />[[], [[('OY', 28)], [('OX', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 64)], [('C', 2), ('C', 16), ('K', 3)], []]<I />[[('K', 64), ('C', 2), ('C', 16), ('K', 3)], [], []]<O />[[('K', 64), ('C', 2), ('C', 16)], [('K', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 1, 1], 'I': [1.0, 192.0, 1.0, 1.0], 'O': [1.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 49152, 49152], 'I': [256, 200704, 200704], 'O': [512, 1204224, 1204224], 'O_partial': [512, 0, 0], 'O_final': [0, 1204224, 1204224]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.5, 0.01, 0.0], 'O': [1.0, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.04, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [1.0, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 24576, 49152], 'I': [256, 200704, 200704], 'O': [512, 401408, 1204224], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 1204224]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6144, 6144], [6144, 6144], [6144, 0]]<I />[[75264, 25088], [25088, 25088], [25088, 0]]<O />[[(4666368, 4816896), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(4666368, 4816896), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[768, 768], [96, 96], [24, 0]]<I />[[9408, 3136], [392, 392], [98, 0]]<O />[[(583296, 602112), (18816, 0)], [(0, 2352), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([583296, 602112], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 2352], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />1474560</mac_count></basic_info><energy><total_energy />10605397.8<mem_energy_breakdown><W />[0.5, 19.0, 32.0]<I />[4.3, 77.7, 130.5]<O />[421.8, 466.1, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />73728.0<total />10603462.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5344<utilization_without_data_loading />0.5665<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.698<mac_utilize_temporal_without_data_loading />0.7399</mac_array_utilization><latency><latency_cycle_with_data_loading />8802<latency_cycle_without_data_loading />8304<ideal_computing_cycle />6144<data_loading><load_cycle_total />498<load_cycle_individual />{'W': [8, 96, 0], 'I': [393, 392, 0]}<load_cycle_combined />{'W': 96, 'I': 394}</data_loading><mem_stalling><mem_stall_cycle_total />2160<mem_stall_cycle_individual />{'W': [[-6143], [-5320, -5985], [-6144, -6144]], 'I': [[-6143], [-6144, -6144], [-6144, -6144]], 'O': [[-6144], [-168, 2160], [-3792, -5556]]}<mem_stall_cycle_shared />{'W': [[-6143], [-5320, 0], [0, 0]], 'I': [[-6143], [-6144, 0], [0, 0]], 'O': [[-6144], [-168, 2160], [-3792, -5556]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 49152, 49152], 'I': [256, 200704, 200704], 'O': [512, 1204224, 1204224], 'O_partial': [512, 0, 0], 'O_final': [0, 1204224, 1204224]}<data_size_each_level_total />{'W': [512, 49152, 49152], 'I': [200704, 200704, 200704], 'O': [401408, 1204224, 1204224]}<loop_cycles_each_level />{'W': [64, 6144, 6144], 'I': [6144, 6144, 6144], 'O': [2048, 6144, 6144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.0], [32.7, 32.7], [32.7, 32.7]], 'O': [[8.0, 0.2], [196.0, 196.0], [196.0, 196.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [98.0, 32.7], [32.7, 32.7]], 'O': [[8.0, 8.0], [6272.0, 196.0], [196.0, 196.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.0], [32.7, 32.7], [32.7, 0]], 'O': [[8.0, 8.0], [6272.0, 196.0], [196.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [236.7, 6312.7], [40.7, 196.0]], 'I': [[8.0, 0.0], [236.7, 6312.7], [40.7, 196.0]], 'O': [[8.0, 8.0], [236.7, 6312.7], [40.7, 196.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6144], [64, 64, 96], [6144, 6144, 1]], 'I': [[1, 1, 6144], [6144, 6144, 1], [6144, 6144, 1]], 'O': [[1, 1, 6144], [64, 2048, 3], [6144, 6144, 1]]}<trans_time_real />{'W': [[0, 1, 6144], [[8, 64, 96], [1, 64, 96]], [[96, 6144, 1], [24, 6144, 1]]], 'I': [[0, 1, 6144], [[4, 6144, 1], [392, 6144, 1]], [[392, 6144, 1], [98, 6144, 1]]], 'O': [[0, 1, 6144], [[8, 2048, 3], [784, 2048, 3]], [[2352, 6144, 1], [588, 6144, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-6048, -6120]], 'I': [[-1], [-6140, -5752], [-5752, -6046]], 'O': [[-1], [-56, 720], [-3792, -5556]]}<single_stall_count />{'W': [6143, 95, 0], 'I': [6143, 0, 0], 'O': [6144, 3, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [760, 0], 'I': [0, 0], 'O': [192, 2352]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [2352, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-5384, -6144], [-5952, -3792]], 1: [[-6144, -6144], [-3792, -6144]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>