// Seed: 4061440086
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output wor id_2,
    input wand id_3,
    input wire id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7#(
        .id_14(1),
        .id_15(1),
        .id_16(1 / -1),
        .id_17(1'b0),
        .id_18(1)
    ),
    output wor id_8,
    output wand id_9,
    input wire id_10,
    input supply1 id_11,
    input wor id_12
);
  wire id_19, id_20;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8
);
  assign id_4 = id_0 && 1;
  wire id_10;
  reg  id_11;
  always @(posedge id_1 or id_1) id_11 = #id_12 1;
  module_0(
      id_4, id_3, id_3, id_7, id_1, id_4, id_2, id_8, id_5, id_6, id_0, id_1, id_1
  );
endmodule
