SLICE alta_ufms
// SLICE_INFO
  //TYPE : UFMS;
  CONFIG
  END_CONFIG
  PIN i_ufm_set
    //TYPE : UFMS_I_UFM_SET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_osc_ena
    //TYPE : UFMS_I_OSC_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_csn
    //TYPE : UFMS_I_UFM_FLASH_CSN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_sclk
    //TYPE : UFMS_I_UFM_FLASH_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_sdi
    //TYPE : UFMS_I_UFM_FLASH_SDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : UFMS_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_ufm_flash_sdo
    //TYPE : UFMS_O_UFM_FLASH_SDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufm
// SLICE_INFO
  //TYPE : UFM;
  CONFIG
  END_CONFIG
  PIN i_ufm_set
    //TYPE : UFM_I_UFM_SET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_program
    //TYPE : UFM_I_PROGRAM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_erase
    //TYPE : UFM_I_ERASE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_osc_ena
    //TYPE : UFM_I_OSC_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_arclk
    //TYPE : UFM_I_ARCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_arshift
    //TYPE : UFM_I_ARSHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ardin
    //TYPE : UFM_I_ARDIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drdin
    //TYPE : UFM_I_DRDIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drclk
    //TYPE : UFM_I_DRCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drshift
    //TYPE : UFM_I_DRSHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_tdo_u
    //TYPE : UFM_I_TDO_U;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_tdi_u
    //TYPE : UFM_O_TDI_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_tms_u
    //TYPE : UFM_O_TMS_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_tck_u
    //TYPE : UFM_O_TCK_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_shift_u
    //TYPE : UFM_O_SHIFT_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_update_u
    //TYPE : UFM_O_UPDATE_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_runidle_u
    //TYPE : UFM_O_RUNIDLE_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_rtp_busy
    //TYPE : UFM_O_RTP_BUSY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_ufm_busy
    //TYPE : UFM_O_UFM_BUSY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_osc
    //TYPE : UFM_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_drdout
    //TYPE : UFM_O_DRDOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_user1_valid
    //TYPE : UFM_O_USER1_VALID;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_user0_valid
    //TYPE : UFM_O_USER0_VALID;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_boot
// SLICE_INFO
  //TYPE : BOOT;
  CONFIG
  END_CONFIG
  PIN i_boot
    //TYPE : BOOT_I_BOOT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN im_vector_sel
    //TYPE : BOOT_IM_VECTOR_SEL;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN i_osc_enb
    //TYPE : BOOT_I_OSC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : BOOT_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pll
// SLICE_INFO
  //TYPE : PLL;
  CONFIG
    CLKIN_DIV : 6'bx;
    CLKFB_DIV : 6'bx;
    CLKOUT0_EN : 1'bx;
    CLKOUT1_EN : 1'bx;
    CLKOUT0_DIV : 6'bx;
    CLKOUT1_DIV : 6'bx;
    CLKOUT0_DEL : 6'bx;
    CLKOUT1_DEL : 6'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    FEEDBACK_MODE : 1'bx;
    FEEDBACK_CLOCK : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLL_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLL_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLL_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLL_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pfden
    //TYPE : PLL_PFDEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLL_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLL_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLL_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.225 0.225 0.225 0.225;
    VALUE : WORST 0.300 0.300 0.300 0.300;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.225 0.225 0.225 0.225;
    VALUE : WORST 0.300 0.300 0.300 0.300;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.225 0.225 0.225 0.225;
    VALUE : WORST 0.300 0.300 0.300 0.300;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.225 0.225 0.225 0.225;
    VALUE : WORST 0.300 0.300 0.300 0.300;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllx
// SLICE_INFO
  //TYPE : PLLX;
  CONFIG
    CLKIN_DIV : 6'bx;
    CLKFB_DIV : 6'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKOUT0_DIV : 6'bx;
    CLKOUT1_DIV : 6'bx;
    CLKOUT2_DIV : 6'bx;
    CLKOUT3_DIV : 6'bx;
    CLKOUT0_DEL : 6'bx;
    CLKOUT1_DEL : 6'bx;
    CLKOUT2_DEL : 6'bx;
    CLKOUT3_DEL : 6'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    FEEDBACK_MODE : 1'bx;
    FEEDBACK_CLOCK : 2'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLX_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLX_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLLX_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLX_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0en
    //TYPE : PLLX_CLKOUT0EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout1en
    //TYPE : PLLX_CLKOUT1EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout2en
    //TYPE : PLLX_CLKOUT2EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout3en
    //TYPE : PLLX_CLKOUT3EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLX_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLX_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLX_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLX_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLX_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout2; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout3; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout2; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout3; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllv
// SLICE_INFO
  //TYPE : PLLV;
  CONFIG
    CLKIN_DIV : 9'bx;
    CLKFB_DIV : 9'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKDIV4_EN : 1'bx;
    CLKOUT0_HIGH : 8'bx;
    CLKOUT0_LOW : 8'bx;
    CLKOUT0_TRIM : 1'bx;
    CLKOUT0_BYPASS : 1'bx;
    CLKOUT1_HIGH : 8'bx;
    CLKOUT1_LOW : 8'bx;
    CLKOUT1_TRIM : 1'bx;
    CLKOUT1_BYPASS : 1'bx;
    CLKOUT2_HIGH : 8'bx;
    CLKOUT2_LOW : 8'bx;
    CLKOUT2_TRIM : 1'bx;
    CLKOUT2_BYPASS : 1'bx;
    CLKOUT3_HIGH : 8'bx;
    CLKOUT3_LOW : 8'bx;
    CLKOUT3_TRIM : 1'bx;
    CLKOUT3_BYPASS : 1'bx;
    CLKOUT4_HIGH : 8'bx;
    CLKOUT4_LOW : 8'bx;
    CLKOUT4_TRIM : 1'bx;
    CLKOUT4_BYPASS : 1'bx;
    CLKOUT0_DEL : 8'bx;
    CLKOUT1_DEL : 8'bx;
    CLKOUT2_DEL : 8'bx;
    CLKOUT3_DEL : 8'bx;
    CLKOUT4_DEL : 8'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    CLKOUT4_PHASE : 3'bx;
    CLKFB_DEL : 8'bx;
    CLKFB_PHASE : 3'bx;
    CLKFB_TRIM : 1'bx;
    FEEDBACK_MODE : 3'bx;
    FBDELAY_VAL : 3'bx;
    PLLOUTP_EN : 1'bx;
    PLLOUTN_EN : 1'bx;
    CLKOUT1_CASCADE : 1'bx;
    CLKOUT2_CASCADE : 1'bx;
    CLKOUT3_CASCADE : 1'bx;
    CLKOUT4_CASCADE : 1'bx;
    CP : 3'bx;
    RREF : 2'bx;
    RVI : 2'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLV_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLV_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLLV_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLV_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0en
    //TYPE : PLLV_CLKOUT0EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout1en
    //TYPE : PLLV_CLKOUT1EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout2en
    //TYPE : PLLV_CLKOUT2EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout3en
    //TYPE : PLLV_CLKOUT3EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout4en
    //TYPE : PLLV_CLKOUT4EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLV_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLV_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLV_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLV_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout4
    //TYPE : PLLV_CLKOUT4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkfbout
    //TYPE : PLLV_CLKFBOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLV_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout2; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout3; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout4; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout2; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout3; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout4; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkfbout; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllve
// SLICE_INFO
  //TYPE : PLLVE;
  CONFIG
    CLKIN_HIGH : 8'bx;
    CLKIN_LOW : 8'bx;
    CLKIN_TRIM : 1'bx;
    CLKIN_BYPASS : 1'bx;
    CLKFB_HIGH : 8'bx;
    CLKFB_LOW : 8'bx;
    CLKFB_TRIM : 1'bx;
    CLKFB_BYPASS : 1'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKDIV4_EN : 1'bx;
    CLKOUT0_HIGH : 8'bx;
    CLKOUT0_LOW : 8'bx;
    CLKOUT0_TRIM : 1'bx;
    CLKOUT0_BYPASS : 1'bx;
    CLKOUT1_HIGH : 8'bx;
    CLKOUT1_LOW : 8'bx;
    CLKOUT1_TRIM : 1'bx;
    CLKOUT1_BYPASS : 1'bx;
    CLKOUT2_HIGH : 8'bx;
    CLKOUT2_LOW : 8'bx;
    CLKOUT2_TRIM : 1'bx;
    CLKOUT2_BYPASS : 1'bx;
    CLKOUT3_HIGH : 8'bx;
    CLKOUT3_LOW : 8'bx;
    CLKOUT3_TRIM : 1'bx;
    CLKOUT3_BYPASS : 1'bx;
    CLKOUT4_HIGH : 8'bx;
    CLKOUT4_LOW : 8'bx;
    CLKOUT4_TRIM : 1'bx;
    CLKOUT4_BYPASS : 1'bx;
    CLKOUT0_DEL : 8'bx;
    CLKOUT1_DEL : 8'bx;
    CLKOUT2_DEL : 8'bx;
    CLKOUT3_DEL : 8'bx;
    CLKOUT4_DEL : 8'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    CLKOUT4_PHASE : 3'bx;
    CLKFB_DEL : 8'bx;
    CLKFB_PHASE : 3'bx;
    FEEDBACK_MODE : 3'bx;
    FBDELAY_VAL : 3'bx;
    PLLOUTP_EN : 1'bx;
    PLLOUTN_EN : 1'bx;
    CLKOUT1_CASCADE : 1'bx;
    CLKOUT2_CASCADE : 1'bx;
    CLKOUT3_CASCADE : 1'bx;
    CLKOUT4_CASCADE : 1'bx;
    VCO_POST_DIV : 1'bx;
    REG_CTRL : 2'bx;
    CP : 3'bx;
    RREF : 2'bx;
    RVI : 2'bx;
    IVCO : 3'bx;
    PLL_EN_FLAG : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLVE_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLVE_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pfden
    //TYPE : PLLVE_PFDEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLVE_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN phasecounterselect
    //TYPE : PLLVE_PHASECOUNTERSELECT;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN phaseupdown
    //TYPE : PLLVE_PHASEUPDOWN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN phasestep
    //TYPE : PLLVE_PHASESTEP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scanclk
    //TYPE : PLLVE_SCANCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scanclkena
    //TYPE : PLLVE_SCANCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scandata
    //TYPE : PLLVE_SCANDATA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN configupdate
    //TYPE : PLLVE_CONFIGUPDATE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLVE_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLVE_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLVE_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLVE_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout4
    //TYPE : PLLVE_CLKOUT4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkfbout
    //TYPE : PLLVE_CLKFBOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLVE_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN scandataout
    //TYPE : PLLVE_SCANDATAOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN scandone
    //TYPE : PLLVE_SCANDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN phasedone
    //TYPE : PLLVE_PHASEDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mult
// SLICE_INFO
  //TYPE : MULT;
  CONFIG
    MULT_MODE : 1'bx;
    PORTA_INREG0 : 1'bx;
    PORTA_INREG1 : 1'bx;
    PORTB_INREG0 : 1'bx;
    PORTB_INREG1 : 1'bx;
    SIGNA_REG : 1'bx;
    SIGNB_REG : 1'bx;
    OUTREG0 : 1'bx;
    OUTREG1 : 1'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN DataInA0
    //TYPE : MULT_DATAINA0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInA1
    //TYPE : MULT_DATAINA1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB0
    //TYPE : MULT_DATAINB0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB1
    //TYPE : MULT_DATAINB1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN SignA
    //TYPE : MULT_SIGNA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SignB
    //TYPE : MULT_SIGNB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk
    //TYPE : MULT_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn
    //TYPE : MULT_CLKEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset
    //TYPE : MULT_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOut0
    //TYPE : MULT_DATAOUT0;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOut1
    //TYPE : MULT_DATAOUT1;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk; TO : Clk; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
    END_CONFIG
    VALUE : BEST 1.050 1.050 1.050 1.050;
    VALUE : WORST 1.400 1.400 1.400 1.400;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk; TO : Clk; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.825 0.825 0.825 0.825;
    VALUE : WORST 1.100 1.100 1.100 1.100;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA0; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA1; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB0; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB1; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNA_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNA_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNB_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNB_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.585 1.797 0.585 1.797;
    VALUE : WORST 0.781 2.397 0.781 2.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTB_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTB_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNA_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNA_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNB_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNB_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.620 1.361 0.620 1.361;
    VALUE : WORST 0.827 1.815 0.827 1.815;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.479 0.479 0.479 0.479;
    VALUE : WORST 0.639 0.639 0.639 0.639;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.876 2.085 0.876 2.085;
    VALUE : WORST 1.169 2.781 1.169 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.876 2.085 0.876 2.085;
    VALUE : WORST 1.169 2.781 1.169 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.911 1.649 0.911 1.649;
    VALUE : WORST 1.215 2.199 1.215 2.199;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.911 1.649 0.911 1.649;
    VALUE : WORST 1.215 2.199 1.215 2.199;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.479 0.479 0.479 0.479;
    VALUE : WORST 0.639 0.639 0.639 0.639;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.876 2.085 0.876 2.085;
    VALUE : WORST 1.169 2.781 1.169 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.876 2.085 0.876 2.085;
    VALUE : WORST 1.169 2.781 1.169 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.911 1.649 0.911 1.649;
    VALUE : WORST 1.215 2.199 1.215 2.199;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.911 1.649 0.911 1.649;
    VALUE : WORST 1.215 2.199 1.215 2.199;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.094 0.094;
    VALUE : WORST 0.126 0.126 0.126 0.126;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.065 0.065 0.065 0.065;
    VALUE : WORST 0.087 0.087 0.087 0.087;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.168 0.168;
    VALUE : WORST 0.225 0.225 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.232 -0.232 -0.232 -0.232;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.256 0.256 0.256 0.256;
    VALUE : WORST 0.342 0.342 0.342 0.342;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.488 1.488 1.488 1.488;
    VALUE : WORST 1.984 1.984 1.984 1.984;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 1.051 1.051 1.051;
    VALUE : WORST 1.402 1.402 1.402 1.402;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.312 -0.312 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.479 0.479 0.479 0.479;
    VALUE : WORST 0.639 0.639 0.639 0.639;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.169 1.169 1.169 1.169;
    VALUE : WORST 2.781 2.781 2.781 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.169 1.169 1.169 1.169;
    VALUE : WORST 2.781 2.781 2.781 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.215 1.215 1.215 1.215;
    VALUE : WORST 2.199 2.199 2.199 2.199;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.215 1.215 1.215 1.215;
    VALUE : WORST 2.199 2.199 2.199 2.199;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.479 0.479 0.479 0.479;
    VALUE : WORST 0.639 0.639 0.639 0.639;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.169 1.169 1.169 1.169;
    VALUE : WORST 2.781 2.781 2.781 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.169 1.169 1.169 1.169;
    VALUE : WORST 2.781 2.781 2.781 2.781;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.215 1.215 1.215 1.215;
    VALUE : WORST 2.199 2.199 2.199 2.199;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.215 1.215 1.215 1.215;
    VALUE : WORST 2.199 2.199 2.199 2.199;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_i2c
// SLICE_INFO
  //TYPE : I2C;
  CONFIG
    SLOT_ID : 4'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN Clk
    //TYPE : I2C_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Rst
    //TYPE : I2C_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Strobe
    //TYPE : I2C_STROBE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WrRdn
    //TYPE : I2C_WRRDN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Address
    //TYPE : I2C_ADDRESS;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN DataIn
    //TYPE : I2C_DATAIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN Scli
    //TYPE : I2C_SCLI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Sdai
    //TYPE : I2C_SDAI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Ack
    //TYPE : I2C_ACK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Irq
    //TYPE : I2C_IRQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Wakeup
    //TYPE : I2C_WAKEUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sclo
    //TYPE : I2C_SCLO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sdao
    //TYPE : I2C_SDAO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN DataOut
    //TYPE : I2C_DATAOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Rst; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Strobe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : WrRdn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Address; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataIn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Scli; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Sdai; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Rst; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Strobe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : WrRdn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Address; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataIn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Scli; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Sdai; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Rst; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Strobe; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : WrRdn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Address; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataIn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Scli; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Sdai; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Rst; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Strobe; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : WrRdn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Address; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataIn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Scli; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Sdai; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Ack; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Irq; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Wakeup; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Sclo; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Sdao; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Ack; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Irq; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Wakeup; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Sclo; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Sdao; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_spi
// SLICE_INFO
  //TYPE : SPI;
  CONFIG
    SLOT_ID : 4'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN Clk
    //TYPE : SPI_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Rst
    //TYPE : SPI_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Strobe
    //TYPE : SPI_STROBE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WrRdn
    //TYPE : SPI_WRRDN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Address
    //TYPE : SPI_ADDRESS;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN DataIn
    //TYPE : SPI_DATAIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN Mi
    //TYPE : SPI_MI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Si
    //TYPE : SPI_SI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Scki
    //TYPE : SPI_SCKI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Csi
    //TYPE : SPI_CSI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Ack
    //TYPE : SPI_ACK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Irq
    //TYPE : SPI_IRQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Wakeup
    //TYPE : SPI_WAKEUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN DataOut
    //TYPE : SPI_DATAOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN So
    //TYPE : SPI_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Soe
    //TYPE : SPI_SOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Mo
    //TYPE : SPI_MO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Moe
    //TYPE : SPI_MOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Scko
    //TYPE : SPI_SCKO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sckoe
    //TYPE : SPI_SCKOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Cso
    //TYPE : SPI_CSO;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN Csoe
    //TYPE : SPI_CSOE;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Rst; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Strobe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : WrRdn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Address; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataIn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Rst; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Strobe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : WrRdn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Address; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataIn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Rst; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Strobe; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : WrRdn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Address; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataIn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Rst; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Strobe; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : WrRdn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Address; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataIn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Ack; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Irq; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Wakeup; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Ack; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Irq; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Wakeup; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Scki; TO : Si; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Scki; TO : Si; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Scki; TO : Csi; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Scki; TO : Csi; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Scki; TO : So; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Scki; TO : Soe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Scko; TO : Mi; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Scko; TO : Mi; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.375 0.375 0.375 0.375;
    VALUE : WORST 0.500 0.500 0.500 0.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Scko; TO : Mo; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Scko; TO : Moe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Scko; TO : Cso; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Scko; TO : Csoe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Scko; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Sckoe; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.875 1.875 1.875 1.875;
    VALUE : WORST 2.500 2.500 2.500 2.500;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_irda
// SLICE_INFO
  //TYPE : IRDA;
  CONFIG
    CFG_IRIP_EN : 1'b0;
    CLK_SEL_SYS : 1'b0;
    CLK_DIV_CMP_SYS : 3'b0;
    CLK_DIV_SYS : 3'b0;
    PU_HYSTER_SYS : 1'b0;
    REG_BYPASS_SYS : 1'b0;
    OUTPUT_SEL_SYS : 1'b0;
    CAL_READY_REG_SYS : 1'b0;
    CAL_READY_DR_SYS : 1'b0;
    CAL_TIME_SYS : 2'b0;
    CAL_DELAY_SYS : 2'b0;
    CAL_SPEED_SYS : 2'b0;
    DC_ACC_GAIN_SYS : 3'b0;
    BYPASS_DC_CALC_SYS : 1'b0;
    DC_TIME_SEL_SYS : 3'b0;
    REG_VBIT_SYS : 2'b0;
    RX_CAL_BIT_SYS : 8'b0;
    RX_CAL_BIT_DR_SYS : 1'b0;
    RX_DC_POLARITY_SYS : 1'b0;
    RX_CAL_POLARITY_SYS : 1'b0;
    DC_GAIN_SYS : 5'b0;
    DAC_GAIN_SYS : 2'b0;
    DAC_RANGE_SYS : 2'b0;
    PGA_CAP_BIT_SYS : 4'b0;
    PGA_CAP_EN_SYS : 1'b0;
    PGA_CAL_MODE_SYS : 1'b0;
    PGA_GAIN2_SYS : 2'b0;
    PGA_GAIN_SYS : 3'b0;
    DIFF_EN_SYS : 1'b0;
    TIA_GAIN_SYS : 2'b0;
    BG_SEL_SYS : 1'b0;
  END_CONFIG
  PIN ir_clk
    //TYPE : IRDA_IR_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ir_reset
    //TYPE : IRDA_IR_RESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN cal_en
    //TYPE : IRDA_CAL_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_ivref
    //TYPE : IRDA_PU_IVREF;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_pga
    //TYPE : IRDA_PU_PGA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_dac
    //TYPE : IRDA_PU_DAC;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tia_reset
    //TYPE : IRDA_TIA_RESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN vip
    //TYPE : IRDA_VIP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN vin
    //TYPE : IRDA_VIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN irx_data
    //TYPE : IRDA_IRX_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN cal_ready
    //TYPE : IRDA_CAL_READY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN dac_cal_reg
    //TYPE : IRDA_DAC_CAL_REG;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_io
// SLICE_INFO
  //TYPE : IO;
  CONFIG
    PRG_DELAYB : 1'bx;
    PRG_DELAYB_P : 1'bx;
    PRG_DELAYB_N : 1'bx;
    RX_SEL : 1'bx;
    RX_SEL_P : 1'bx;
    RX_SEL_N : 1'bx;
    PDCNTL : 2'bxx;
    PDCNTL_P : 2'bxx;
    PDCNTL_N : 2'bxx;
    NDCNTL : 2'bxx;
    NDCNTL_P : 2'bxx;
    NDCNTL_N : 2'bxx;
    PRG_SLR : 1'bx;
    PRG_SLR_P : 1'bx;
    PRG_SLR_N : 1'bx;
    CFG_KEEP : 2'bxx;
    CFG_KEEP_N : 2'bxx;
    CFG_KEEP_P : 2'bxx;
    PU : 4'bxxxx;
    LVDS_RSDS_IREF : 12'bxxxxxxxxxxxx;
    CFG_LVDS_RSDS_EN : 1'bx;
  END_CONFIG
  PIN datain
    //TYPE : IO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : IO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : IO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padio
    //TYPE : IO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : datain; TO : padio; SENSE : POSEDGE;
    CONFIG
      OUT_DELAY    : 1'b0;
    END_CONFIG
    VALUE : BEST 1.668 1.668 1.670 1.670;
    VALUE : WORST 2.375 2.375 2.386 2.386;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : oe; TO : padio; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.459 1.459 1.551 1.551;
    VALUE : WORST 2.115 2.115 2.226 2.226;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.453 0.453 0.507 0.507;
    VALUE : WORST 0.647 0.647 0.704 0.704;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      PRG_DELAYB_P : 1'b1;
      PRG_DELAYB_N : 1'b1;
    END_CONFIG
    VALUE : BEST 1.453 1.453 1.507 1.507;
    VALUE : WORST 1.647 1.647 1.704 1.704;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ioreg
// SLICE_INFO
  //TYPE : IOREG;
  CONFIG
  END_CONFIG
  PIN paddataout
    //TYPE : IOREG_PADOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datain
    //TYPE : IOREG_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : IOREG_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : IOREG_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : IOREG_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN paddatain
    //TYPE : IOREG_PADIN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padoe
    //TYPE : IOREG_PADEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : IOREG_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : IOREG_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : IOREG_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : IOREG_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : IOREG_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : IOREG_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_rio
// SLICE_INFO
  //TYPE : RIO;
  CONFIG
    IN_ASYNC_MODE : 1'bx;
    IN_SYNC_MODE : 1'bx;
    IN_POWERUP : 1'bx;
    OUT_REG_MODE : 1'bx;
    OUT_ASYNC_MODE : 1'bx;
    OUT_SYNC_MODE : 1'bx;
    OUT_POWERUP : 1'bx;
    OE_REG_MODE : 1'bx;
    OE_ASYNC_MODE : 1'bx;
    OE_SYNC_MODE : 1'bx;
    OE_POWERUP : 1'bx;
    inclkCFG : 2'bx;
    outclkCFG : 2'bx;
    CFG_TRI_INPUT : 1'bx;
    CFG_INPUT_EN : 1'bx;
    CFG_PULL_UP : 1'bx;
    CFG_SLR : 1'bx;
    CFG_OPEN_DRAIN : 1'bx;
    CFG_PDRCTRL : 4'bx;
    CFG_KEEP : 2'bx;
    CFG_LVDS_OUT_EN : 1'bx;
    CFG_LVDS_SEL_CUA : 2'bx;
    CFG_LVDS_IREF : 10'bx;
    CFG_LVDS_IN_EN : 1'bx;
    DPCLK_DELAY : 4'bx;
    OUT_DELAY : 1'bx;
    IN_DATA_DELAY : 3'bx;
    IN_REG_DELAY : 3'bx;
  END_CONFIG
  PIN datain
    //TYPE : RIO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : RIO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : RIO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : RIO_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : RIO_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : RIO_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : RIO_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : RIO_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : RIO_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : RIO_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN padio
    //TYPE : RIO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : datain; TO : padio; SENSE : POSEDGE;
    CONFIG
      OUT_REG_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 1.668 1.668 1.670 1.670;
    VALUE : WORST 2.375 2.375 2.386 2.386;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : oe; TO : padio; SENSE : POSEDGE;
    CONFIG
      OE_REG_MODE  : 1'b0;
    END_CONFIG
    VALUE : BEST 1.459 1.459 1.551 1.551;
    VALUE : WORST 2.115 2.115 2.226 2.226;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST 0.453 0.453 0.507 0.507;
    VALUE : WORST 0.647 0.647 0.704 0.704;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : areset; TO : regout; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.340 0.340 0.366 0.366;
    VALUE : WORST 0.457 0.457 0.486 0.486;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.136 -0.136 -0.101 -0.101;
    VALUE : WORST -0.218 -0.218 -0.171 -0.171;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.237 0.237 0.202 0.202;
    VALUE : WORST 0.319 0.319 0.272 0.272;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : inclk; TO : regout; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST 0.373 0.373 0.373 0.373;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : oe; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST -0.136 -0.136 -0.101 -0.101;
    VALUE : WORST -0.218 -0.218 -0.171 -0.171;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : oe; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.237 0.237 0.202 0.202;
    VALUE : WORST 0.319 0.319 0.272 0.272;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.373 0.373 0.373 0.373;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : areset; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.340 0.340 0.366 0.366;
    VALUE : WORST 0.457 0.457 0.486 0.486;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : datain; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST -0.136 -0.136 -0.101 -0.101;
    VALUE : WORST -0.218 -0.218 -0.171 -0.171;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : datain; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.237 0.237 0.202 0.202;
    VALUE : WORST 0.319 0.319 0.272 0.272;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.373 0.373 0.373 0.373;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      IN_DATA_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST 0.703 0.703 0.757 0.757;
    VALUE : WORST 0.897 0.897 0.954 0.954;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      IN_DATA_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST 0.953 0.953 1.007 1.007;
    VALUE : WORST 1.147 1.147 1.204 1.204;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      IN_DATA_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST 1.203 1.203 1.257 1.257;
    VALUE : WORST 1.397 1.397 1.454 1.454;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      IN_DATA_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST 1.453 1.453 1.507 1.507;
    VALUE : WORST 1.647 1.647 1.704 1.704;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      IN_DATA_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST 1.703 1.703 1.757 1.757;
    VALUE : WORST 1.897 1.897 1.954 1.954;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      IN_DATA_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST 1.953 1.953 2.007 2.007;
    VALUE : WORST 2.147 2.147 2.204 2.204;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : datain; TO : padio; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      OUT_REG_MODE : 1'b0;
      OUT_DELAY    : 1'b1;
    END_CONFIG
    VALUE : BEST 2.268 2.268 2.270 2.270;
    VALUE : WORST 2.975 2.975 2.986 2.986;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.187 0.187 0.187 0.187;
    VALUE : WORST 0.250 0.250 0.250 0.250;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.150 -0.150 -0.150 -0.150;
    VALUE : WORST -0.200 -0.200 -0.200 -0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.187 0.187 0.187 0.187;
    VALUE : WORST 0.250 0.250 0.250 0.250;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST -0.150 -0.150 -0.150 -0.150;
    VALUE : WORST -0.200 -0.200 -0.200 -0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST 0.870 0.870 0.892 0.892;
    VALUE : WORST 1.124 1.124 1.146 1.146;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST -0.869 -0.869 -0.891 -0.891;
    VALUE : WORST -1.123 -1.123 -1.145 -1.145;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST 1.100 1.100 1.122 1.122;
    VALUE : WORST 1.354 1.354 1.376 1.376;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST -1.099 -1.099 -1.121 -1.121;
    VALUE : WORST -1.353 -1.353 -1.375 -1.375;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST 1.330 1.330 1.352 1.352;
    VALUE : WORST 1.584 1.584 1.606 1.606;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST -1.329 -1.329 -1.351 -1.351;
    VALUE : WORST -1.583 -1.583 -1.605 -1.605;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST 1.560 1.560 1.582 1.582;
    VALUE : WORST 1.814 1.814 1.836 1.836;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST -1.559 -1.559 -1.581 -1.581;
    VALUE : WORST -1.813 -1.813 -1.835 -1.835;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST 1.790 1.790 1.812 1.812;
    VALUE : WORST 2.044 2.044 2.066 2.066;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST -1.789 -1.789 -1.811 -1.811;
    VALUE : WORST -2.043 -2.043 -2.065 -2.065;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST 2.020 2.020 2.042 2.042;
    VALUE : WORST 2.274 2.274 2.296 2.296;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST -2.019 -2.019 -2.041 -2.041;
    VALUE : WORST -2.273 -2.273 -2.295 -2.295;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b111;
    END_CONFIG
    VALUE : BEST 2.250 2.250 2.272 2.272;
    VALUE : WORST 2.504 2.504 2.526 2.526;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      IN_REG_DELAY : 3'b111;
    END_CONFIG
    VALUE : BEST -2.249 -2.249 -2.271 -2.271;
    VALUE : WORST -2.503 -2.503 -2.525 -2.525;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dio
// SLICE_INFO
  //TYPE : DIO;
  CONFIG
    IN_ASYNC_MODE : 1'bx;
    IN_SYNC_MODE : 1'bx;
    IN_POWERUP : 1'bx;
    IN_ASYNC_DISABLE : 1'bx;
    IN_SYNC_DISABLE : 1'bx;
    OUT_REG_MODE : 1'bx;
    OUT_ASYNC_MODE : 1'bx;
    OUT_SYNC_MODE : 1'bx;
    OUT_POWERUP : 1'bx;
    OUT_CLKEN_DISABLE : 1'bx;
    OUT_ASYNC_DISABLE : 1'bx;
    OUT_SYNC_DISABLE : 1'bx;
    OUT_DDIO : 1'bx;
    OE_REG_MODE : 1'bx;
    OE_ASYNC_MODE : 1'bx;
    OE_SYNC_MODE : 1'bx;
    OE_POWERUP : 1'bx;
    OE_CLKEN_DISABLE : 1'bx;
    OE_ASYNC_DISABLE : 1'bx;
    OE_SYNC_DISABLE : 1'bx;
    OE_DDIO : 1'bx;
    inclkCFG : 2'bx;
    outclkCFG : 2'bx;
    CFG_TRI_INPUT : 1'bx;
    CFG_PULL_UP : 1'bx;
    CFG_OPEN_DRAIN : 1'bx;
    CFG_ROCT_CAL_EN : 1'bx;
    CFG_PDRV : 7'bx;
    CFG_NDRV : 7'bx;
    CFG_KEEP : 2'bx;
    CFG_LVDS_OUT_EN : 1'bx;
    CFG_LVDS_SEL_CUA : 3'bx;
    CFG_LVDS_IREF : 10'bx;
    CFG_LVDS_IN_EN : 1'bx;
    CFG_SSTL_OUT_EN : 1'bx;
    CFG_SSTL_INPUT_EN : 1'bx;
    CFG_SSTL_SEL_CUA : 3'bx;
    CFG_OSCDIV : 2'bx;
    CFG_ROCTUSR : 1'bx;
    CFG_SEL_CUA : 1'bx;
    CFG_ROCT_EN : 1'bx;
    INPUT_ONLY : 1'bx;
    DPCLK_DELAY : 4'bx;
    OUT_DELAY : 1'bx;
    IN_DATA_DELAY : 3'bx;
    IN_REG_DELAY : 3'bx;
  END_CONFIG
  PIN datain
    //TYPE : DIO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datainh
    //TYPE : DIO_INH;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : DIO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : DIO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : DIO_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : DIO_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : DIO_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : DIO_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : DIO_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : DIO_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : DIO_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN padio
    //TYPE : DIO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_indel
// SLICE_INFO
  //TYPE : INDEL;
  CONFIG
    IN_DATA_DELAY : 3'bx;
  END_CONFIG
  PIN in
    //TYPE : INDEL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : INDEL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_slice
// SLICE_INFO
  //TYPE : LOGIC;
  CONFIG
    ClkMux : 2'bxx;
    AsyncResetMux : 2'bxx;
    SyncResetMux : 2'bxx;
    SyncLoadMux : 2'bxx;
    modeMux : 1'bx;
    FeedbackMux : 1'bx;
    ShiftMux : 1'bx;
    BypassEn : 1'bx;
    CarryEnb : 1'bx;
  END_CONFIG
  PIN A
    //TYPE : LOGIC_LUTIN_A;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN B
    //TYPE : LOGIC_LUTIN_B;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN C
    //TYPE : LOGIC_LUTIN_C;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN D
    //TYPE : LOGIC_LUTIN_D;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN LutOut
    //TYPE : LOGIC_LUTOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Q
    //TYPE : LOGIC_Q;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Cin
    //TYPE : LOGIC_CIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Cout
    //TYPE : LOGIC_COUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN SyncReset
    //TYPE : LOGIC_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SyncLoad
    //TYPE : LOGIC_SYNCLOAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk
    //TYPE : LOGIC_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset
    //TYPE : LOGIC_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Qin
    //TYPE : LOGIC_QIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ShiftData
    //TYPE : LOGIC_SHIFTDATA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.035 0.035 0.035 0.035;
    VALUE : WORST 0.006 0.006 0.006 0.006;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.081 0.081 0.081 0.081;
    VALUE : WORST 0.110 0.110 0.110 0.110;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Q; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.221 0.221 0.239 0.239;
    VALUE : WORST 0.293 0.293 0.312 0.312;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST -0.068 -0.068 -0.056 -0.056;
    VALUE : WORST -0.300 -0.300 -0.261 -0.261;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST 0.215 0.215 0.185 0.185;
    VALUE : WORST 0.454 0.454 0.406 0.406;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.068 -0.068 -0.056 -0.056;
    VALUE : WORST -0.300 -0.300 -0.261 -0.261;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.210 -0.210 -0.206 -0.206;
    VALUE : WORST -0.324 -0.324 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.311 0.311 0.307 0.307;
    VALUE : WORST 0.425 0.425 0.413 0.413;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.069 -0.069 -0.073 -0.073;
    VALUE : WORST -0.129 -0.129 -0.132 -0.132;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.170 0.170 0.174 0.174;
    VALUE : WORST 0.230 0.230 0.233 0.233;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.569 -0.569 -0.598 -0.598;
    VALUE : WORST -0.823 -0.823 -0.834 -0.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.760 0.760 0.790 0.790;
    VALUE : WORST 1.034 1.034 1.040 1.040;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.548 -0.548 -0.590 -0.590;
    VALUE : WORST -0.794 -0.794 -0.817 -0.817;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.730 0.730 0.761 0.761;
    VALUE : WORST 0.993 0.993 0.998 0.998;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.305 -0.305 -0.324 -0.324;
    VALUE : WORST -0.460 -0.460 -0.469 -0.469;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.425 0.425 0.438 0.438;
    VALUE : WORST 0.577 0.577 0.582 0.582;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.569 -0.569 -0.598 -0.598;
    VALUE : WORST -0.823 -0.823 -0.834 -0.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.760 0.760 0.790 0.790;
    VALUE : WORST 1.034 1.034 1.040 1.040;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.548 -0.548 -0.590 -0.590;
    VALUE : WORST -0.794 -0.794 -0.817 -0.817;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.730 0.730 0.761 0.761;
    VALUE : WORST 0.993 0.993 0.998 0.998;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.305 -0.305 -0.324 -0.324;
    VALUE : WORST -0.460 -0.460 -0.469 -0.469;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.425 0.425 0.438 0.438;
    VALUE : WORST 0.577 0.577 0.582 0.582;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.569 -0.569 -0.598 -0.598;
    VALUE : WORST -0.823 -0.823 -0.834 -0.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.760 0.760 0.790 0.790;
    VALUE : WORST 1.034 1.034 1.040 1.040;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.548 -0.548 -0.590 -0.590;
    VALUE : WORST -0.794 -0.794 -0.817 -0.817;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.730 0.730 0.761 0.761;
    VALUE : WORST 0.993 0.993 0.998 0.998;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.305 -0.305 -0.324 -0.324;
    VALUE : WORST -0.460 -0.460 -0.469 -0.469;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.425 0.425 0.438 0.438;
    VALUE : WORST 0.577 0.577 0.582 0.582;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.167 -0.167 -0.156 -0.156;
    VALUE : WORST -0.258 -0.258 -0.248 -0.248;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.268 0.268 0.257 0.257;
    VALUE : WORST 0.359 0.359 0.349 0.349;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.167 -0.167 -0.156 -0.156;
    VALUE : WORST -0.258 -0.258 -0.248 -0.248;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.268 0.268 0.257 0.257;
    VALUE : WORST 0.359 0.359 0.349 0.349;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.167 -0.167 -0.156 -0.156;
    VALUE : WORST -0.258 -0.258 -0.248 -0.248;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.268 0.268 0.257 0.257;
    VALUE : WORST 0.359 0.359 0.349 0.349;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.035 0.035 0.035 0.035;
    VALUE : WORST 0.006 0.006 0.006 0.006;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.081 0.081 0.081 0.081;
    VALUE : WORST 0.110 0.110 0.110 0.110;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Q; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.221 0.221 0.239 0.239;
    VALUE : WORST 0.293 0.293 0.312 0.312;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST -0.068 -0.068 -0.056 -0.056;
    VALUE : WORST -0.300 -0.300 -0.261 -0.261;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST 0.215 0.215 0.185 0.185;
    VALUE : WORST 0.454 0.454 0.406 0.406;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.068 -0.068 -0.056 -0.056;
    VALUE : WORST -0.300 -0.300 -0.261 -0.261;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.210 -0.210 -0.206 -0.206;
    VALUE : WORST -0.324 -0.324 -0.312 -0.312;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.311 0.311 0.307 0.307;
    VALUE : WORST 0.425 0.425 0.413 0.413;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.569 -0.569 -0.598 -0.598;
    VALUE : WORST -0.823 -0.823 -0.834 -0.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.760 0.760 0.790 0.790;
    VALUE : WORST 1.034 1.034 1.040 1.040;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.548 -0.548 -0.590 -0.590;
    VALUE : WORST -0.794 -0.794 -0.817 -0.817;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.730 0.730 0.761 0.761;
    VALUE : WORST 0.993 0.993 0.998 0.998;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.305 -0.305 -0.324 -0.324;
    VALUE : WORST -0.460 -0.460 -0.469 -0.469;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.425 0.425 0.438 0.438;
    VALUE : WORST 0.577 0.577 0.582 0.582;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.569 -0.569 -0.598 -0.598;
    VALUE : WORST -0.823 -0.823 -0.834 -0.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.760 0.760 0.790 0.790;
    VALUE : WORST 1.034 1.034 1.040 1.040;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.548 -0.548 -0.590 -0.590;
    VALUE : WORST -0.794 -0.794 -0.817 -0.817;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.730 0.730 0.761 0.761;
    VALUE : WORST 0.993 0.993 0.998 0.998;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.305 -0.305 -0.324 -0.324;
    VALUE : WORST -0.460 -0.460 -0.469 -0.469;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.425 0.425 0.438 0.438;
    VALUE : WORST 0.577 0.577 0.582 0.582;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.569 -0.569 -0.598 -0.598;
    VALUE : WORST -0.823 -0.823 -0.834 -0.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.760 0.760 0.790 0.790;
    VALUE : WORST 1.034 1.034 1.040 1.040;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.548 -0.548 -0.590 -0.590;
    VALUE : WORST -0.794 -0.794 -0.817 -0.817;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.730 0.730 0.761 0.761;
    VALUE : WORST 0.993 0.993 0.998 0.998;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.305 -0.305 -0.324 -0.324;
    VALUE : WORST -0.460 -0.460 -0.469 -0.469;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.425 0.425 0.438 0.438;
    VALUE : WORST 0.577 0.577 0.582 0.582;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.167 -0.167 -0.156 -0.156;
    VALUE : WORST -0.258 -0.258 -0.248 -0.248;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.268 0.268 0.257 0.257;
    VALUE : WORST 0.359 0.359 0.349 0.349;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.167 -0.167 -0.156 -0.156;
    VALUE : WORST -0.258 -0.258 -0.248 -0.248;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.268 0.268 0.257 0.257;
    VALUE : WORST 0.359 0.359 0.349 0.349;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.167 -0.167 -0.156 -0.156;
    VALUE : WORST -0.258 -0.258 -0.248 -0.248;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.268 0.268 0.257 0.257;
    VALUE : WORST 0.359 0.359 0.349 0.349;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : Cout; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.399 0.495 0.344 0.438;
    VALUE : WORST 0.523 0.635 0.467 0.578;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : LutOut; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.387 0.473 0.365 0.450;
    VALUE : WORST 0.505 0.608 0.499 0.603;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : Cout; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.363 0.437 0.298 0.381;
    VALUE : WORST 0.469 0.551 0.400 0.499;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : LutOut; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.380 0.445 0.346 0.420;
    VALUE : WORST 0.489 0.565 0.471 0.562;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : D; TO : LutOut; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.114 0.121 0.104 0.118;
    VALUE : WORST 0.143 0.149 0.136 0.148;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.068 0.109 0.058 0.112;
    VALUE : WORST 0.085 0.142 0.073 0.153;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : C; TO : LutOut; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
    END_CONFIG
    VALUE : BEST 0.291 0.325 0.315 0.355;
    VALUE : WORST 0.379 0.426 0.427 0.474;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.518 -0.518 -0.506 -0.506;
    VALUE : WORST -0.750 -0.750 -0.711 -0.711;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.518 -0.518 -0.506 -0.506;
    VALUE : WORST -0.750 -0.750 -0.711 -0.711;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.068 -0.068 -0.056 -0.056;
    VALUE : WORST -0.300 -0.300 -0.261 -0.261;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.518 -0.518 -0.506 -0.506;
    VALUE : WORST -0.750 -0.750 -0.711 -0.711;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.518 -0.518 -0.506 -0.506;
    VALUE : WORST -0.750 -0.750 -0.711 -0.711;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.068 -0.068 -0.056 -0.056;
    VALUE : WORST -0.300 -0.300 -0.261 -0.261;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.665 0.665 0.635 0.635;
    VALUE : WORST 0.904 0.904 0.856 0.856;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Qin; TO : LutOut; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.348 0.348 0.368 0.368;
    VALUE : WORST 0.466 0.466 0.506 0.506;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.544 -0.544 -0.514 -0.514;
    VALUE : WORST -0.791 -0.791 -0.740 -0.740;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.671 0.671 0.664 0.664;
    VALUE : WORST 0.929 0.929 0.899 0.899;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.544 -0.544 -0.514 -0.514;
    VALUE : WORST -0.791 -0.791 -0.740 -0.740;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.671 0.671 0.664 0.664;
    VALUE : WORST 0.929 0.929 0.899 0.899;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.544 -0.544 -0.514 -0.514;
    VALUE : WORST -0.791 -0.791 -0.740 -0.740;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.671 0.671 0.664 0.664;
    VALUE : WORST 0.929 0.929 0.899 0.899;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.544 -0.544 -0.514 -0.514;
    VALUE : WORST -0.791 -0.791 -0.740 -0.740;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.671 0.671 0.664 0.664;
    VALUE : WORST 0.929 0.929 0.899 0.899;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.544 -0.544 -0.514 -0.514;
    VALUE : WORST -0.791 -0.791 -0.740 -0.740;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.671 0.671 0.664 0.664;
    VALUE : WORST 0.929 0.929 0.899 0.899;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.544 -0.544 -0.514 -0.514;
    VALUE : WORST -0.791 -0.791 -0.740 -0.740;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.671 0.671 0.664 0.664;
    VALUE : WORST 0.929 0.929 0.899 0.899;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.068 0.109 0.058 0.112;
    VALUE : WORST 0.085 0.142 0.073 0.153;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : LutOut; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.404 0.428 0.418 0.466;
    VALUE : WORST 0.537 0.570 0.566 0.631;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.620 -0.620 -0.618 -0.618;
    VALUE : WORST -0.889 -0.889 -0.869 -0.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.775 0.775 0.742 0.742;
    VALUE : WORST 1.063 1.063 1.000 1.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.620 -0.620 -0.618 -0.618;
    VALUE : WORST -0.889 -0.889 -0.869 -0.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.775 0.775 0.742 0.742;
    VALUE : WORST 1.063 1.063 1.000 1.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.620 -0.620 -0.618 -0.618;
    VALUE : WORST -0.889 -0.889 -0.869 -0.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.775 0.775 0.742 0.742;
    VALUE : WORST 1.063 1.063 1.000 1.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.620 -0.620 -0.618 -0.618;
    VALUE : WORST -0.889 -0.889 -0.869 -0.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.775 0.775 0.742 0.742;
    VALUE : WORST 1.063 1.063 1.000 1.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.620 -0.620 -0.618 -0.618;
    VALUE : WORST -0.889 -0.889 -0.869 -0.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.775 0.775 0.742 0.742;
    VALUE : WORST 1.063 1.063 1.000 1.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.620 -0.620 -0.618 -0.618;
    VALUE : WORST -0.889 -0.889 -0.869 -0.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.775 0.775 0.742 0.742;
    VALUE : WORST 1.063 1.063 1.000 1.000;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk; TO : Clk; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 1.000 1.000 1.000 1.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_sramctrl
// SLICE_INFO
  //TYPE : SRAMCTRL;
  CONFIG
  END_CONFIG
  PIN WAddr
    //TYPE : SRAMCTRL_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : SRAMCTRL_DIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : SRAMCTRL_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : SRAMCTRL_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WlDst
    //TYPE : SRAMCTRL_WLDST;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN BlDst
    //TYPE : SRAMCTRL_BLDST;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN BlbDst
    //TYPE : SRAMCTRL_BLBDST;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_sram
// SLICE_INFO
  //TYPE : SRAM;
  CONFIG
    INIT_VAL : 64'h0;
  END_CONFIG
  PIN RAddr
    //TYPE : SRAM_RADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WAddr
    //TYPE : SRAM_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : SRAM_DIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : SRAM_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : SRAM_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : SRAM_DOUT;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : RAddr; TO : Dout; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.084 0.085 0.059 0.074;
    VALUE : WORST 0.548 0.628 0.520 0.653;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : WClk; TO : Din; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.900 0.900 0.900 0.900;
    VALUE : WORST 1.200 1.200 1.200 1.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : WClk; TO : Din; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.900 0.900 0.900 0.900;
    VALUE : WORST 1.200 1.200 1.200 1.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : WClk; TO : WAddr; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.900 0.900 0.900 0.900;
    VALUE : WORST 1.200 1.200 1.200 1.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : WClk; TO : WAddr; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.900 0.900 0.900 0.900;
    VALUE : WORST 1.200 1.200 1.200 1.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : WClk; TO : WEna; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.900 0.900 0.900 0.900;
    VALUE : WORST 1.200 1.200 1.200 1.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : WClk; TO : WEna; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.900 0.900 0.900 0.900;
    VALUE : WORST 1.200 1.200 1.200 1.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_bram
// SLICE_INFO
  //TYPE : BRAM;
  CONFIG
    CLKMODE : 1'bx;
    PORTA_WIDTH : 4'bx;
    PORTB_WIDTH : 4'bx;
    PORTA_WRITEMODE : 1'bx;
    PORTB_WRITEMODE : 1'bx;
    PORTA_WRITETHRU : 1'bx;
    PORTB_WRITETHRU : 1'bx;
    PORTA_OUTREG : 1'bx;
    PORTB_OUTREG : 1'bx;
    PORTB_READONLY : 1'bx;
    INIT_VAL : 4608'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA
    //TYPE : BRAM_DATAINA;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN DataInB
    //TYPE : BRAM_DATAINB;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN AddressA
    //TYPE : BRAM_ADDRESSA;
    //SIZE : 12;
    //DIR  : input;
  END_PIN
  PIN AddressB
    //TYPE : BRAM_ADDRESSB;
    //SIZE : 12;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : BRAM_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : BRAM_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : BRAM_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : BRAM_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : BRAM_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : BRAM_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeRenA
    //TYPE : BRAM_WERENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeRenB
    //TYPE : BRAM_WERENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOutA
    //TYPE : BRAM_DATAOUTA;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOutB
    //TYPE : BRAM_DATAOUTB;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeRenA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeRenA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeRenB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeRenB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b0;
      PORTA_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b0;
      PORTA_WRITEMODE : 1'b0;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 1.650 1.650 1.650 1.650;
    VALUE : WORST 2.200 2.200 2.200 2.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b0;
      PORTA_WRITEMODE : 1'b1;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 3.000 3.000 3.000 3.000;
    VALUE : WORST 4.000 4.000 4.000 4.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeRenB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeRenB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b1;
      PORTA_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b1;
      PORTA_WRITEMODE : 1'b0;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 1.650 1.650 1.650 1.650;
    VALUE : WORST 2.200 2.200 2.200 2.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 1'b1;
      PORTA_WRITEMODE : 1'b1;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 3.000 3.000 3.000 3.000;
    VALUE : WORST 4.000 4.000 4.000 4.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_WRITEMODE : 1'b0;
      PORTB_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 1.650 1.650 1.650 1.650;
    VALUE : WORST 2.200 2.200 2.200 2.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_WRITEMODE : 1'b1;
      PORTB_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 3.000 3.000 3.000 3.000;
    VALUE : WORST 4.000 4.000 4.000 4.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeRenA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeRenA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.015 0.015 0.015 0.015;
    VALUE : WORST 0.020 0.020 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeRenB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeRenB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b0;
      PORTA_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b0;
      PORTA_WRITEMODE : 1'b0;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 1.650 1.650 1.650 1.650;
    VALUE : WORST 2.200 2.200 2.200 2.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b0;
      PORTA_WRITEMODE : 1'b1;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 3.000 3.000 3.000 3.000;
    VALUE : WORST 4.000 4.000 4.000 4.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b0;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeRenB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeRenB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b1;
      PORTA_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b1;
      PORTA_WRITEMODE : 1'b0;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 1.650 1.650 1.650 1.650;
    VALUE : WORST 2.200 2.200 2.200 2.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 1'b1;
      PORTA_WRITEMODE : 1'b1;
      PORTA_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 3.000 3.000 3.000 3.000;
    VALUE : WORST 4.000 4.000 4.000 4.000;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 1'b1;
      PORTB_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_WRITEMODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.525 0.525 0.525 0.525;
    VALUE : WORST 0.700 0.700 0.700 0.700;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_WRITEMODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_WRITEMODE : 1'b0;
      PORTB_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 1.650 1.650 1.650 1.650;
    VALUE : WORST 2.200 2.200 2.200 2.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_WRITEMODE : 1'b1;
      PORTB_OUTREG : 1'b0;
    END_CONFIG
    VALUE : BEST 3.000 3.000 3.000 3.000;
    VALUE : WORST 4.000 4.000 4.000 4.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_bram9k
// SLICE_INFO
  //TYPE : BRAM9K;
  CONFIG
    CLKMODE : 2'bx;
    PACKEDMODE : 1'bx;
    PORTA_CLKIN_EN : 1'bx;
    PORTA_CLKOUT_EN : 1'bx;
    PORTB_CLKIN_EN : 1'bx;
    PORTB_CLKOUT_EN : 1'bx;
    PORTA_RSTIN_EN : 1'bx;
    PORTA_RSTOUT_EN : 1'bx;
    PORTB_RSTIN_EN : 1'bx;
    PORTB_RSTOUT_EN : 1'bx;
    PORTA_WIDTH : 5'bx;
    PORTB_WIDTH : 5'bx;
    PORTA_WRITETHRU : 1'bx;
    PORTB_WRITETHRU : 1'bx;
    PORTA_OUTREG : 1'bx;
    PORTB_OUTREG : 1'bx;
    RSEN_DLY : 2'bx;
    DLYTIME : 2'bx;
    INIT_VAL : 9216'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA
    //TYPE : BRAM9K_DATAINA;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN DataInB
    //TYPE : BRAM9K_DATAINB;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN AddressA
    //TYPE : BRAM9K_ADDRESSA;
    //SIZE : 13;
    //DIR  : input;
  END_PIN
  PIN AddressB
    //TYPE : BRAM9K_ADDRESSB;
    //SIZE : 13;
    //DIR  : input;
  END_PIN
  PIN ByteEnA
    //TYPE : BRAM9K_BYTEENA;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN ByteEnB
    //TYPE : BRAM9K_BYTEENB;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : BRAM9K_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : BRAM9K_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : BRAM9K_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : BRAM9K_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : BRAM9K_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : BRAM9K_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddressStallA
    //TYPE : BRAM9K_ADDRESSSTALLA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddressStallB
    //TYPE : BRAM9K_ADDRESSSTALLB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeA
    //TYPE : BRAM9K_WEA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ReA
    //TYPE : BRAM9K_REA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeB
    //TYPE : BRAM9K_WEB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ReB
    //TYPE : BRAM9K_REB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOutA
    //TYPE : BRAM9K_DATAOUTA;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOutB
    //TYPE : BRAM9K_DATAOUTB;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b00;
    END_CONFIG
    VALUE : BEST 1.562 1.562 1.562 1.562;
    VALUE : WORST 2.083 2.083 2.083 2.083;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.082 2.082 2.082 2.082;
    VALUE : WORST 2.777 2.777 2.777 2.777;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b10;
    END_CONFIG
    VALUE : BEST 3.570 3.570 3.570 3.570;
    VALUE : WORST 4.761 4.761 4.761 4.761;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b11;
    END_CONFIG
    VALUE : BEST 5.769 5.769 5.769 5.769;
    VALUE : WORST 7.692 7.692 7.692 7.692;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b00;
    END_CONFIG
    VALUE : BEST 1.562 1.562 1.562 1.562;
    VALUE : WORST 2.083 2.083 2.083 2.083;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.082 2.082 2.082 2.082;
    VALUE : WORST 2.777 2.777 2.777 2.777;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b10;
    END_CONFIG
    VALUE : BEST 3.570 3.570 3.570 3.570;
    VALUE : WORST 4.761 4.761 4.761 4.761;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b11;
    END_CONFIG
    VALUE : BEST 5.769 5.769 5.769 5.769;
    VALUE : WORST 7.692 7.692 7.692 7.692;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.077 0.077 0.077 0.077;
    VALUE : WORST 0.103 0.103 0.103 0.103;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.019 0.019 0.019 0.019;
    VALUE : WORST 0.026 0.026 0.026 0.026;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.059 -0.059 -0.059 -0.059;
    VALUE : WORST -0.079 -0.079 -0.079 -0.079;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.355 0.355 0.355 0.355;
    VALUE : WORST 0.474 0.474 0.474 0.474;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.040 -0.040 -0.040 -0.040;
    VALUE : WORST -0.054 -0.054 -0.054 -0.054;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.240 0.240 0.240 0.240;
    VALUE : WORST 0.320 0.320 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.117 -0.117 -0.117 -0.117;
    VALUE : WORST -0.156 -0.156 -0.156 -0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.308 0.308 0.308 0.308;
    VALUE : WORST 0.411 0.411 0.411 0.411;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 0.839 0.839 0.839 0.839;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.025 2.025 2.025 2.025;
    VALUE : WORST 2.700 2.700 2.700 2.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.108 2.108 2.108 2.108;
    VALUE : WORST 2.811 2.811 2.811 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.104 2.104 2.104 2.104;
    VALUE : WORST 2.806 2.806 2.806 2.806;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.133 2.133 2.133 2.133;
    VALUE : WORST 2.845 2.845 2.845 2.845;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.167 2.167 2.167 2.167;
    VALUE : WORST 2.890 2.890 2.890 2.890;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.118 1.118 1.118 1.118;
    VALUE : WORST 1.491 1.491 1.491 1.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.201 1.201 1.201 1.201;
    VALUE : WORST 1.602 1.602 1.602 1.602;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.197 1.197 1.197 1.197;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.227 1.227 1.227 1.227;
    VALUE : WORST 1.636 1.636 1.636 1.636;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clkenctrl
// SLICE_INFO
  //TYPE : CLKENCTRL;
  CONFIG
    ClkMux : 2'bxx;
    ClkEnMux : 2'bxx;
  END_CONFIG
  PIN ClkIn
    //TYPE : CLKENCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn
    //TYPE : CLKENCTRL_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkOut
    //TYPE : CLKENCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : POSEDGE;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b01;
    END_CONFIG
    VALUE : BEST 0.155 0.159 0.167 0.169;
    VALUE : WORST 0.215 0.219 0.224 0.228;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : POSEDGE;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.155 0.159 0.167 0.169;
    VALUE : WORST 0.215 0.219 0.224 0.228;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : NEGEDGE;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b01;
    END_CONFIG
    VALUE : BEST 0.156 0.158 0.165 0.171;
    VALUE : WORST 0.217 0.219 0.224 0.229;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : NEGEDGE;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.156 0.158 0.165 0.171;
    VALUE : WORST 0.217 0.219 0.224 0.229;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : ClkIn; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : ClkIn; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : ClkIn; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : ClkIn; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_asyncctrl
// SLICE_INFO
  //TYPE : ASYNCCTRL;
  CONFIG
    AsyncCtrlMux : 2'bxx;
  END_CONFIG
  PIN Din
    //TYPE : ASYNCCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : ASYNCCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : Din; TO : Dout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_syncctrl
// SLICE_INFO
  //TYPE : SYNCCTRL;
  CONFIG
    SyncCtrlMux : 2'bxx;
  END_CONFIG
  PIN Din
    //TYPE : SYNCCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : SYNCCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : Din; TO : Dout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_io_gclk
// SLICE_INFO
  //TYPE : IO_GCLK;
  CONFIG
  END_CONFIG
  PIN inclk
    //TYPE : IO_GCLK_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclk
    //TYPE : IO_GCLK_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : inclk; TO : outclk; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufm_gddd
// SLICE_INFO
  //TYPE : UFM_GDDD;
  CONFIG
  END_CONFIG
  PIN in
    //TYPE : UFM_GDDD_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : UFM_GDDD_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mcu
// SLICE_INFO
  //TYPE : MCU;
  CONFIG
    FLASH_BIAS : 24'b0;
    CLKCFG : 2'bx;
  END_CONFIG
  PIN CLK
    //TYPE : MCU_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTCK
    //TYPE : MCU_JTCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN POR_n
    //TYPE : MCU_POR_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_CPU_RST_n
    //TYPE : MCU_EXT_CPU_RST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTRST_n
    //TYPE : MCU_JTRST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_RXD
    //TYPE : MCU_UART_RXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_CTS_n
    //TYPE : MCU_UART_CTS_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTDI
    //TYPE : MCU_JTDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTMS
    //TYPE : MCU_JTMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_EN
    //TYPE : MCU_EXT_RAM_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WR
    //TYPE : MCU_EXT_RAM_WR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_ADDR
    //TYPE : MCU_EXT_RAM_ADDR;
    //SIZE : 14;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_BYTE_EN
    //TYPE : MCU_EXT_RAM_BYTE_EN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WDATA
    //TYPE : MCU_EXT_RAM_WDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HRESP_EXT
    //TYPE : MCU_HRESP_EXT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN HREADY_OUT_EXT
    //TYPE : MCU_HREADY_OUT_EXT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HRDATA_EXT
    //TYPE : MCU_HRDATA_EXT;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HTRANS_EXT
    //TYPE : MCU_HTRANS_EXT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN HADDR_EXT
    //TYPE : MCU_HADDR_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HWRITE_EXT
    //TYPE : MCU_HWRITE_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HSEL_EXT
    //TYPE : MCU_HSEL_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HWDATA_EXT
    //TYPE : MCU_HWDATA_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HSIZE_EXT
    //TYPE : MCU_HSIZE_EXT;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN HREADY_IN_EXT
    //TYPE : MCU_HREADY_IN_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SCK
    //TYPE : MCU_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_CS_n
    //TYPE : MCU_FLASH_CS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_TXD
    //TYPE : MCU_UART_TXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_RTS_n
    //TYPE : MCU_UART_RTS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN JTDO
    //TYPE : MCU_JTDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN EXT_RAM_RDATA
    //TYPE : MCU_EXT_RAM_RDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI
    //TYPE : MCU_FLASH_IO0_SI;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO1_SO
    //TYPE : MCU_FLASH_IO1_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO2_WPn
    //TYPE : MCU_FLASH_IO2_WPN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO3_HOLDn
    //TYPE : MCU_FLASH_IO3_HOLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI_i
    //TYPE : MCU_FLASH_IO0_SI_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO1_SO_i
    //TYPE : MCU_FLASH_IO1_SO_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO2_WPn_i
    //TYPE : MCU_FLASH_IO2_WPN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO3_HOLDn_i
    //TYPE : MCU_FLASH_IO3_HOLDN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_SI_OE
    //TYPE : MCU_FLASH_SI_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SO_OE
    //TYPE : MCU_FLASH_SO_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN WPn_IO2_OE
    //TYPE : MCU_WPN_IO2_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HOLDn_IO3_OE
    //TYPE : MCU_HOLDN_IO3_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN GPIO0_I
    //TYPE : MCU_GPIO0_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO1_I
    //TYPE : MCU_GPIO1_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO2_I
    //TYPE : MCU_GPIO2_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO0_O
    //TYPE : MCU_GPIO0_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO1_O
    //TYPE : MCU_GPIO1_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO2_O
    //TYPE : MCU_GPIO2_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN0
    //TYPE : MCU_NGPEN0;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN1
    //TYPE : MCU_NGPEN1;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN2
    //TYPE : MCU_NGPEN2;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_rv32
// SLICE_INFO
  //TYPE : RV32;
  CONFIG
  END_CONFIG
  PIN mem_ahb_hready
    //TYPE : RV32_MEM_AHB_HREADY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hreadyout
    //TYPE : RV32_MEM_AHB_HREADYOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mem_ahb_htrans
    //TYPE : RV32_MEM_AHB_HTRANS;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hsize
    //TYPE : RV32_MEM_AHB_HSIZE;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hburst
    //TYPE : RV32_MEM_AHB_HBURST;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hwrite
    //TYPE : RV32_MEM_AHB_HWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_haddr
    //TYPE : RV32_MEM_AHB_HADDR;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hwdata
    //TYPE : RV32_MEM_AHB_HWDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hresp
    //TYPE : RV32_MEM_AHB_HRESP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mem_ahb_hrdata
    //TYPE : RV32_MEM_AHB_HRDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hsel
    //TYPE : RV32_SLAVE_AHB_HSEL;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hready
    //TYPE : RV32_SLAVE_AHB_HREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hreadyout
    //TYPE : RV32_SLAVE_AHB_HREADYOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN slave_ahb_htrans
    //TYPE : RV32_SLAVE_AHB_HTRANS;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hsize
    //TYPE : RV32_SLAVE_AHB_HSIZE;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hburst
    //TYPE : RV32_SLAVE_AHB_HBURST;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hwrite
    //TYPE : RV32_SLAVE_AHB_HWRITE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_haddr
    //TYPE : RV32_SLAVE_AHB_HADDR;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hwdata
    //TYPE : RV32_SLAVE_AHB_HWDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hresp
    //TYPE : RV32_SLAVE_AHB_HRESP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN slave_ahb_hrdata
    //TYPE : RV32_SLAVE_AHB_HRDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN gpio0_io_in
    //TYPE : RV32_GPIO0_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio0_io_out_data
    //TYPE : RV32_GPIO0_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio0_io_out_en
    //TYPE : RV32_GPIO0_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio1_io_in
    //TYPE : RV32_GPIO1_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio1_io_out_data
    //TYPE : RV32_GPIO1_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio1_io_out_en
    //TYPE : RV32_GPIO1_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_bootLoadn
    //TYPE : RV32_SYS_CTRL_BOOTLOADN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_swjConfig
    //TYPE : RV32_SYS_CTRL_SWJCONFIG;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_clkSource
    //TYPE : RV32_SYS_CTRL_CLKSOURCE;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseEnable
    //TYPE : RV32_SYS_CTRL_HSEENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseBypass
    //TYPE : RV32_SYS_CTRL_HSEBYPASS;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseReady
    //TYPE : RV32_SYS_CTRL_HSEREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_ctrl_pllEnable
    //TYPE : RV32_SYS_CTRL_PLLENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_pllReady
    //TYPE : RV32_SYS_CTRL_PLLREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_ctrl_oscFreq
    //TYPE : RV32_SYS_CTRL_OSCFREQ;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_volCtrl
    //TYPE : RV32_SYS_CTRL_VOLCTRL;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_iwdgStop
    //TYPE : RV32_SYS_CTRL_IWDGSTOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_rtcStop
    //TYPE : RV32_SYS_CTRL_RTCSTOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_sleep
    //TYPE : RV32_SYS_CTRL_SLEEP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_stop
    //TYPE : RV32_SYS_CTRL_STOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_standby
    //TYPE : RV32_SYS_CTRL_STANDBY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN gpio2_io_in
    //TYPE : RV32_GPIO2_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio2_io_out_data
    //TYPE : RV32_GPIO2_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio2_io_out_en
    //TYPE : RV32_GPIO2_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio3_io_in
    //TYPE : RV32_GPIO3_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio3_io_out_data
    //TYPE : RV32_GPIO3_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio3_io_out_en
    //TYPE : RV32_GPIO3_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio4_io_in
    //TYPE : RV32_GPIO4_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio4_io_out_data
    //TYPE : RV32_GPIO4_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio4_io_out_en
    //TYPE : RV32_GPIO4_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio5_io_in
    //TYPE : RV32_GPIO5_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio5_io_out_data
    //TYPE : RV32_GPIO5_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio5_io_out_en
    //TYPE : RV32_GPIO5_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio6_io_in
    //TYPE : RV32_GPIO6_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio6_io_out_data
    //TYPE : RV32_GPIO6_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio6_io_out_en
    //TYPE : RV32_GPIO6_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio7_io_in
    //TYPE : RV32_GPIO7_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio7_io_out_data
    //TYPE : RV32_GPIO7_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio7_io_out_en
    //TYPE : RV32_GPIO7_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio8_io_in
    //TYPE : RV32_GPIO8_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio8_io_out_data
    //TYPE : RV32_GPIO8_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio8_io_out_en
    //TYPE : RV32_GPIO8_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio9_io_in
    //TYPE : RV32_GPIO9_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio9_io_out_data
    //TYPE : RV32_GPIO9_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio9_io_out_en
    //TYPE : RV32_GPIO9_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN boot_mode
    //TYPE : RV32_BOOT_MODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN sys_clk
    //TYPE : RV32_SYS_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_resetn
    //TYPE : RV32_SYS_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN por_resetn
    //TYPE : RV32_POR_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ext_resetn
    //TYPE : RV32_EXT_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn_out
    //TYPE : RV32_RESETN_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN dmactive
    //TYPE : RV32_DMACTIVE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN boot_cfg_0_UARTRXD
    //TYPE : RV32_BOOT_CFG_0_UARTRXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN boot_cfg_0_UARTTXD
    //TYPE : RV32_BOOT_CFG_0_UARTTXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_jtag_TRSTn
    //TYPE : RV32_SWJ_JTAG_TRSTN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TCK
    //TYPE : RV32_SWJ_JTAG_TCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TMS
    //TYPE : RV32_SWJ_JTAG_TMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TDI
    //TYPE : RV32_SWJ_JTAG_TDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TDO_data
    //TYPE : RV32_SWJ_JTAG_TDO_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_jtag_TDO_driven
    //TYPE : RV32_SWJ_JTAG_TDO_DRIVEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_SWDO_data
    //TYPE : RV32_SWJ_SWDO_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_SWDO_driven
    //TYPE : RV32_SWJ_SWDO_DRIVEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGNSW
    //TYPE : RV32_SWJ_JTAGNSW;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGSTATE
    //TYPE : RV32_SWJ_JTAGSTATE;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGIR
    //TYPE : RV32_SWJ_JTAGIR;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SCK
    //TYPE : RV32_XSPI_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_CSn
    //TYPE : RV32_XSPI_FLASH_CSN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SI_IO0_in
    //TYPE : RV32_XSPI_FLASH_SI_IO0_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_SI_IO0_out_data
    //TYPE : RV32_XSPI_FLASH_SI_IO0_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SI_IO0_out_en
    //TYPE : RV32_XSPI_FLASH_SI_IO0_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SO_IO1_in
    //TYPE : RV32_XSPI_FLASH_SO_IO1_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_SO_IO1_out_data
    //TYPE : RV32_XSPI_FLASH_SO_IO1_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SO_IO1_out_en
    //TYPE : RV32_XSPI_FLASH_SO_IO1_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_in
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_out_data
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_out_en
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_in
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_out_data
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_out_en
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_EXT_FLASH_SCK_I
    //TYPE : RV32_XSPI_EXT_FLASH_SCK_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_EXT_FLASH_SREG
    //TYPE : RV32_XSPI_EXT_FLASH_SREG;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_apb_reset
    //TYPE : RV32_AON_IO_APB_RESET;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwaddr
    //TYPE : RV32_AON_IO_APB_PWADDR;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwdata
    //TYPE : RV32_AON_IO_APB_PWDATA;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwrite
    //TYPE : RV32_AON_IO_APB_PWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_wready
    //TYPE : RV32_AON_IO_APB_WREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_apb_praddr
    //TYPE : RV32_AON_IO_APB_PRADDR;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pread
    //TYPE : RV32_AON_IO_APB_PREAD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_prdata
    //TYPE : RV32_AON_IO_APB_PRDATA;
    //SIZE : 16;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_second
    //TYPE : RV32_AON_IO_RTC_SECOND;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_overflow
    //TYPE : RV32_AON_IO_RTC_OVERFLOW;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_alarm
    //TYPE : RV32_AON_IO_RTC_ALARM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_iwdg_rst
    //TYPE : RV32_AON_IO_IWDG_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ext_int
    //TYPE : RV32_EXT_INT;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACBREQ
    //TYPE : RV32_EXT_DMA_DMACBREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACLBREQ
    //TYPE : RV32_EXT_DMA_DMACLBREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACSREQ
    //TYPE : RV32_EXT_DMA_DMACSREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACLSREQ
    //TYPE : RV32_EXT_DMA_DMACLSREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACCLR
    //TYPE : RV32_EXT_DMA_DMACCLR;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN ext_dma_DMACTC
    //TYPE : RV32_EXT_DMA_DMACTC;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_initb
    //TYPE : RV32_FCB0_GLOBAL_INITB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_cfgdone
    //TYPE : RV32_FCB0_GLOBAL_CFGDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_chip_rstb
    //TYPE : RV32_FCB0_GLOBAL_CHIP_RSTB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_devoe
    //TYPE : RV32_FCB0_GLOBAL_DEVOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_init_emb
    //TYPE : RV32_FCB0_GLOBAL_INIT_EMB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_porb_init
    //TYPE : RV32_FCB0_GLOBAL_PORB_INIT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cfgaddr
    //TYPE : RV32_FCB0_DECODER_CFGADDR;
    //SIZE : 10;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_porb_bl
    //TYPE : RV32_FCB0_DECODER_PORB_BL;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bleq
    //TYPE : RV32_FCB0_DECODER_BLEQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cread
    //TYPE : RV32_FCB0_DECODER_CREAD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cshift
    //TYPE : RV32_FCB0_DECODER_CSHIFT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cwrite
    //TYPE : RV32_FCB0_DECODER_CWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cf_clk
    //TYPE : RV32_FCB0_DECODER_CF_CLK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_wl_porb
    //TYPE : RV32_FCB0_DECODER_WL_PORB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_wl_ena
    //TYPE : RV32_FCB0_DECODER_WL_ENA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_ena
    //TYPE : RV32_FCB0_DECODER_BL_ENA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_cfgin
    //TYPE : RV32_FCB0_DECODER_BL_CFGIN;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_cfgout
    //TYPE : RV32_FCB0_DECODER_BL_CFGOUT;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN fcb0_chain_shift
    //TYPE : RV32_FCB0_CHAIN_SHIFT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_shiftin
    //TYPE : RV32_FCB0_CHAIN_SHIFTIN;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_read_en
    //TYPE : RV32_FCB0_CHAIN_READ_EN;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_update
    //TYPE : RV32_FCB0_CHAIN_UPDATE;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_cf_clk
    //TYPE : RV32_FCB0_CHAIN_CF_CLK;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_porb
    //TYPE : RV32_FCB0_CHAIN_PORB;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_rdata
    //TYPE : RV32_FCB0_CHAIN_RDATA;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN local_int
    //TYPE : RV32_LOCAL_INT;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN test_en
    //TYPE : RV32_TEST_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN test_se
    //TYPE : RV32_TEST_SE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN test_mode
    //TYPE : RV32_TEST_MODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN usb0_xcvr_clk
    //TYPE : RV32_USB0_XCVR_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_enable
    //TYPE : RV32_USB0_ENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_en
    //TYPE : RV32_USB0_TX_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_dat
    //TYPE : RV32_USB0_TX_DAT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_se0
    //TYPE : RV32_USB0_TX_SE0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_rx_rcv
    //TYPE : RV32_USB0_RX_RCV;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_rx_dm
    //TYPE : RV32_USB0_RX_DM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_rx_dp
    //TYPE : RV32_USB0_RX_DP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_speed
    //TYPE : RV32_USB0_SPEED;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_id
    //TYPE : RV32_USB0_ID;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_dppullup
    //TYPE : RV32_USB0_DPPULLUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_dppulldn
    //TYPE : RV32_USB0_DPPULLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_dmpulldn
    //TYPE : RV32_USB0_DMPULLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclksw
// SLICE_INFO
  //TYPE : GCLKSW;
  CONFIG
  END_CONFIG
  PIN resetn
    //TYPE : GCLKSW_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin0
    //TYPE : GCLKSW_CLKIN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin1
    //TYPE : GCLKSW_CLKIN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin2
    //TYPE : GCLKSW_CLKIN2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin3
    //TYPE : GCLKSW_CLKIN3;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN select
    //TYPE : GCLKSW_SELECT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKSW_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE


/////////////////////////////////////////////////////////////////////////////


SLICE alta_clkctrl
// SLICE_INFO
  //TYPE : CLKCTRL;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clk_delay_ctrl
// SLICE_INFO
  //TYPE : CLKDELAY;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mac_out
// SLICE_INFO
  //TYPE : MACOUT;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mac_mult
// SLICE_INFO
  //TYPE : MACMULT;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ram_block
// SLICE_INFO
  //TYPE : RAM;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_asmiblock
// SLICE_INFO
  //TYPE : ASMI;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_crcblock
// SLICE_INFO
  //TYPE : CRC;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_jtag
// SLICE_INFO
  //TYPE : JTAG;
  CONFIG
  END_CONFIG
  PIN tdouser
    //TYPE : JTAG_TDOUSER;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tmsutap
    //TYPE : JTAG_TMSUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN tckutap
    //TYPE : JTAG_TCKUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN tdiutap
    //TYPE : JTAG_TDIUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN shiftuser
    //TYPE : JTAG_SHIFTUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkdruser
    //TYPE : JTAG_CLKDRUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN updateuser
    //TYPE : JTAG_UPDATEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN runidleuser
    //TYPE : JTAG_RUNIDLEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usr1user
    //TYPE : JTAG_USR1USER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclksel
// SLICE_INFO
  //TYPE : GCLKSEL;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKSEL_CLKIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN select
    //TYPE : GCLKSEL_SELECT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKSEL_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : select; TO : clkout; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen
// SLICE_INFO
  //TYPE : GCLKGEN;
  CONFIG
    CFG_ENA_REG_MODE : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen2
// SLICE_INFO
  //TYPE : GCLKGEN2;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN2_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN2_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mode
    //TYPE : GCLKGEN2_MODE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN2_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dpclkdel
// SLICE_INFO
  //TYPE : DPCLKDEL;
  CONFIG
    DPCLK_DELAY : 4'bx;
  END_CONFIG
  PIN clkin
    //TYPE : DPCLKDEL_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : DPCLKDEL_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_oct
// SLICE_INFO
  //TYPE : OCT;
  CONFIG
    OCT_EN : 1'bx;
    OCT_CLKDIV : 2'bx;
    OCT_USR : 1'bx;
  END_CONFIG
  PIN clkusr
    //TYPE : OCT_CLKUSR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN rstnusr
    //TYPE : OCT_RSTNUSR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN octdone
    //TYPE : OCT_OCTDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN octdoneuser
    //TYPE : OCT_OCTDONEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rupcompout
    //TYPE : OCT_RUPCOMPOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rdncompout
    //TYPE : OCT_RDNCOMPOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rupoctcalnout
    //TYPE : OCT_RUPOCTCALNOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rdnoctcalnout
    //TYPE : OCT_RDNOCTCALNOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_saradc
// SLICE_INFO
  //TYPE : SARADC;
  CONFIG
    sclkCFG : 2'bx;
  END_CONFIG
  PIN adcenb
    //TYPE : SARADC_ADCENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sclk
    //TYPE : SARADC_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN insel
    //TYPE : SARADC_INSEL;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN refsel
    //TYPE : SARADC_REFSEL;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN divvi8
    //TYPE : SARADC_DIVVI8;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN bgenb
    //TYPE : SARADC_BGENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN db
    //TYPE : SARADC_DB;
    //SIZE : 12;
    //DIR  : output;
  END_PIN
  PIN eoc
    //TYPE : SARADC_EOC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN refin
    //TYPE : SARADC_REFIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ain
    //TYPE : SARADC_AIN;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE


