
---------- Begin Simulation Statistics ----------
final_tick                               1112572822500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100607                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   100901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14322.51                       # Real time elapsed on the host
host_tick_rate                               77680037                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440944231                       # Number of instructions simulated
sim_ops                                    1445149230                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.112573                       # Number of seconds simulated
sim_ticks                                1112572822500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.592290                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              176335527                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           199041617                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25362470                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259010338                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21421144                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22187320                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          766176                       # Number of indirect misses.
system.cpu0.branchPred.lookups              332600900                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149266                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050457                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13286256                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655096                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32130208                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160619                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63387209                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518505                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572252                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2003829289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.624590                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.358766                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1389414763     69.34%     69.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    365162850     18.22%     87.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90644873      4.52%     92.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83966225      4.19%     96.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26640059      1.33%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8387202      0.42%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4698692      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2784417      0.14%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32130208      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2003829289                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112859                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818537                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697353                       # Number of loads committed
system.cpu0.commit.membars                    2104062                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104068      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530925     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747802     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256440     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572252                       # Class of committed instruction
system.cpu0.commit.refs                     536004270                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518505                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572252                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.771878                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.771878                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            277848134                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             12098593                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           172918461                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1342809854                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               783860749                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                944176569                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13294534                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15440828                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3648125                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  332600900                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242717371                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1240866165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7612703                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1371072403                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          352                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               50741610                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150107                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         756590520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         197756671                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.618780                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2022828111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.678321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1045586877     51.69%     51.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               733139983     36.24%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126025582      6.23%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96779822      4.78%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16466632      0.81%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2455563      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268494      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104691      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2022828111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      192937741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13355197                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319207236                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.588571                       # Inst execution rate
system.cpu0.iew.exec_refs                   574800006                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150557780                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              225257999                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            423975949                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056791                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7358105                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151108654                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1314927542                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            424242226                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10763147                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1304134809                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1056966                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5865489                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13294534                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8138915                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       157484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21172719                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        73178                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7664                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4504793                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35278596                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3801737                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7664                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       404045                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12951152                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                588771293                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1291948459                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841846                       # average fanout of values written-back
system.cpu0.iew.wb_producers                495654477                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.583071                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1292009797                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1596828805                       # number of integer regfile reads
system.cpu0.int_regfile_writes              832389932                       # number of integer regfile writes
system.cpu0.ipc                              0.564373                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.564373                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106167      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            720167317     54.77%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848910      0.90%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100408      0.16%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           428896627     32.62%     88.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149778477     11.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1314897956                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1535273                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001168                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 270490     17.62%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1018213     66.32%     83.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               246555     16.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1314327008                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4654277719                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1291948409                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1378290213                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1311766525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1314897956                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161017                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63355287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           118527                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           398                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18912196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2022828111                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.650030                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1100955706     54.43%     54.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          626696800     30.98%     85.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          210687950     10.42%     95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74757454      3.70%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7813195      0.39%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             708882      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             847928      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             213432      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             146764      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2022828111                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.593428                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11081727                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2430557                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           423975949                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151108654                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2215765852                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9379825                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              242434597                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543767                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7385281                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               798940503                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9446275                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19068                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1630874168                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1335722287                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          871371589                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                932012566                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18755328                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13294534                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35970099                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70827818                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1630874124                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        175812                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6268                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16572542                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6260                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3286632217                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2648932355                       # The number of ROB writes
system.cpu0.timesIdled                       22644139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2037                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.454087                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12317075                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13924823                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1797076                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17994718                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668565                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         682645                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14080                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21016789                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42022                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050239                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1328535                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229481                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1978332                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10934945                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67683231                       # Number of instructions committed
system.cpu1.commit.committedOps              68733681                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    308819917                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.222569                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.931851                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    280015118     90.67%     90.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14439064      4.68%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5289713      1.71%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4086150      1.32%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1120249      0.36%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       523063      0.17%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1043822      0.34%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       324406      0.11%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1978332      0.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    308819917                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074944                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65718178                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752597                       # Number of loads committed
system.cpu1.commit.membars                    2100543                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100543      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43604610     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802836     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225548      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68733681                       # Class of committed instruction
system.cpu1.commit.refs                      23028396                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67683231                       # Number of Instructions Simulated
system.cpu1.committedOps                     68733681                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.615138                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.615138                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            249525696                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               497467                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11636387                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84210928                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16860497                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40868066                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1329989                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1234896                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2506469                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21016789                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14679629                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    292424725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               326675                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88303258                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3597064                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067282                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16867442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12985640                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.282690                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         311090717                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.287231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.706522                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               253582175     81.51%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36705371     11.80%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11888042      3.82%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7394231      2.38%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1085680      0.35%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  264988      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169363      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     860      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           311090717                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1276712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1392405                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17793868                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.244124                       # Inst execution rate
system.cpu1.iew.exec_refs                    25886049                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6633597                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              211077863                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19698437                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051083                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1375755                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6979387                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79642488                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19252452                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1313082                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76256457                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                757594                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4892478                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1329989                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6896702                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        70530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          726834                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32408                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2018                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11113                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2945840                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       703588                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2018                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       404181                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988224                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43081739                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75166522                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829439                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35733672                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.240635                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75215472                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                96905449                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50358388                       # number of integer regfile writes
system.cpu1.ipc                              0.216678                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216678                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100766      2.71%      2.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49174891     63.39%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20640557     26.61%     92.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5653167      7.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77569539                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1465672                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018895                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 268625     18.33%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                958982     65.43%     83.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               238061     16.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              76934429                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         467825293                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75166510                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90552708                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76490746                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77569539                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10908806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           129854                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           324                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4880535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    311090717                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.249347                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.714485                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262636304     84.42%     84.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           31356931     10.08%     94.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10400182      3.34%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3603576      1.16%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1983463      0.64%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             379702      0.12%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             453181      0.15%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             168956      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             108422      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      311090717                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.248328                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7333319                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          901360                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19698437                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6979387                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu1.numCycles                       312367429                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1912760782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              226824518                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45690794                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7256494                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18947799                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3466026                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34699                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105578244                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82647680                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55308985                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40498515                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12379228                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1329989                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23463035                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9618191                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105578232                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26861                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15075848                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   386509106                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161614151                       # The number of ROB writes
system.cpu1.timesIdled                          68705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.567563                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11404176                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13485284                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1642443                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16695503                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617658                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         629444                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11786                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19434241                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31389                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050206                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1205757                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15103397                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1873424                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10088966                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64198196                       # Number of instructions committed
system.cpu2.commit.committedOps              65248616                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    292808945                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.222837                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.933619                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    265569081     90.70%     90.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13563431      4.63%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5041822      1.72%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3939898      1.35%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       975693      0.33%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       494182      0.17%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1039125      0.35%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       312289      0.11%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1873424      0.64%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292808945                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013833                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62348997                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15863034                       # Number of loads committed
system.cpu2.commit.membars                    2100505                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100505      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41202116     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913240     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5032611      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65248616                       # Class of committed instruction
system.cpu2.commit.refs                      21945863                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64198196                       # Number of Instructions Simulated
system.cpu2.committedOps                     65248616                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.612318                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.612318                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            237290123                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               460775                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10778778                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79428910                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15969242                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37756128                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1207042                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1150238                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2662487                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19434241                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13887217                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    277200282                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               298420                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83070065                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3287456                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.065633                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16040978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12021834                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.280545                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294885022                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.285269                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.707531                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               240691091     81.62%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34810507     11.80%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11113844      3.77%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6740507      2.29%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1038762      0.35%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  235550      0.08%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  254542      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294885022                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1217468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1263684                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16550053                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.243871                       # Inst execution rate
system.cpu2.iew.exec_refs                    24569853                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6411074                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              200178701                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18535300                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051061                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1251873                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6746359                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75313665                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18158779                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1230510                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72210750                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                852635                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4879440                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1207042                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7047630                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        68925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          632261                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27289                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1842                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12894                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2672266                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       663530                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1842                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       358209                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        905475                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41036149                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71229946                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831006                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34101286                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.240558                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71275622                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                91925267                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47856208                       # number of integer regfile writes
system.cpu2.ipc                              0.216811                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.216811                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100714      2.86%      2.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46389948     63.17%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19514362     26.57%     92.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5436087      7.40%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73441260                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1431612                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019493                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 260129     18.17%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                938442     65.55%     83.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               233037     16.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              72772142                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         443314004                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71229934                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85379994                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72162010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73441260                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151655                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10065048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           114878                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           305                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4440526                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294885022                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.249050                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.715418                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          249151069     84.49%     84.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29501240     10.00%     94.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9851621      3.34%     97.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3392895      1.15%     98.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1936380      0.66%     99.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             356663      0.12%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             433420      0.15%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             165134      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              96600      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294885022                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.248026                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7188228                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          910229                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18535300                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6746359                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu2.numCycles                       296102490                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1929027132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              215595713                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43498970                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6970311                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17891245                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3234440                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                30390                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             99857783                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78028264                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52335883                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37698792                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11854523                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1207042                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22460751                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8836913                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        99857771                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         31479                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               850                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15186092                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           848                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   366272063                       # The number of ROB reads
system.cpu2.rob.rob_writes                  152756129                       # The number of ROB writes
system.cpu2.timesIdled                          70351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            83.274085                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10581090                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12706342                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1462646                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16137596                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515067                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         526849                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11782                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18423965                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19033                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050177                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1030924                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569052                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1820243                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11068929                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58544299                       # Number of instructions committed
system.cpu3.commit.committedOps              59594681                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261939090                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227514                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.956477                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237589024     90.70%     90.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12078469      4.61%     95.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4388662      1.68%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3464240      1.32%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       819609      0.31%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       454290      0.17%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1037533      0.40%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       287020      0.11%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1820243      0.69%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261939090                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865501                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56843422                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731788                       # Number of loads committed
system.cpu3.commit.membars                    2100460                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100460      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37248692     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781965     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463420      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59594681                       # Class of committed instruction
system.cpu3.commit.refs                      20245397                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58544299                       # Number of Instructions Simulated
system.cpu3.committedOps                     59594681                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.526495                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.526495                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            211529564                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               451557                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9787704                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              74526779                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14051588                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35028405                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1031843                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1039791                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2388957                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18423965                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 13333608                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    247596273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               235609                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      81458219                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2927130                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.069524                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14970501                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11096157                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.307389                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         264030357                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.314172                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.739594                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               211175467     79.98%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33278045     12.60%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11374458      4.31%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6524572      2.47%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1234822      0.47%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  247556      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  195202      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     222      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           264030357                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         970107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1077685                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15043798                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.248165                       # Inst execution rate
system.cpu3.iew.exec_refs                    22390970                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5728704                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              174086020                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17845599                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1226454                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1151798                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6309865                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           70642112                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16662266                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           984119                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65763777                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                815206                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              5188785                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1031843                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7246843                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        66553                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          530437                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22598                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1081                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11118                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3113811                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       796256                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1081                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254106                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        823579                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37892249                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64959376                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832740                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31554397                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245129                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64997918                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83564624                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43676432                       # number of integer regfile writes
system.cpu3.ipc                              0.220921                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.220921                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100673      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41971069     62.88%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17945719     26.89%     92.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4730286      7.09%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66747896                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1408842                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021107                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 257100     18.25%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                927636     65.84%     84.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               224102     15.91%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66056049                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         399041347                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64959364                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         81690323                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66964411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66747896                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3677701                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11047430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           106384                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        526404                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5880475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    264030357                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.252804                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.722908                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222182049     84.15%     84.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27747379     10.51%     94.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8211514      3.11%     97.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3013448      1.14%     98.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1839842      0.70%     99.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             369921      0.14%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             420029      0.16%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             161402      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              84773      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      264030357                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.251878                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7888691                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          983175                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17845599                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6309865                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu3.numCycles                       265000464                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1960128833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              189770310                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39880563                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7102792                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15996578                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2845620                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                25653                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             92828760                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              73028492                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49167834                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34813813                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11961791                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1031843                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             22386507                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9287271                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        92828748                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31306                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               889                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14091350                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           886                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   330781209                       # The number of ROB reads
system.cpu3.rob.rob_writes                  143422041                       # The number of ROB writes
system.cpu3.timesIdled                          47340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         11145333                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               232697                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11676697                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                262251                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14771904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29470576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1045837                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       148445                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     54740329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6303396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    110244798                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6451841                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11707347                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3810385                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10888169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              984                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            698                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3062508                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3062484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11707347                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           457                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44240379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44240379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1189133824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1189133824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1399                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14771994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14771994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14771994                       # Request fanout histogram
system.membus.respLayer1.occupancy        76202659383                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48217985678                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7474325162.790698                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   46978434617.519180                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 468686720500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148384876500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 964187946000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13799073                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13799073                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13799073                       # number of overall hits
system.cpu2.icache.overall_hits::total       13799073                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        88144                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88144                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        88144                       # number of overall misses
system.cpu2.icache.overall_misses::total        88144                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1769938498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1769938498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1769938498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1769938498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13887217                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13887217                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13887217                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13887217                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006347                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006347                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006347                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006347                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20080.079166                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20080.079166                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20080.079166                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20080.079166                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    33.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80774                       # number of writebacks
system.cpu2.icache.writebacks::total            80774                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7338                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7338                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7338                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7338                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80806                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80806                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1584644999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1584644999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1584644999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1584644999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005819                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005819                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005819                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005819                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19610.486833                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19610.486833                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19610.486833                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19610.486833                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80774                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13799073                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13799073                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        88144                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88144                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1769938498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1769938498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13887217                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13887217                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006347                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006347                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20080.079166                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20080.079166                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7338                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7338                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1584644999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1584644999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005819                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005819                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19610.486833                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19610.486833                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990317                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13469666                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80774                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           166.757447                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        333710000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990317                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999697                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999697                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27855240                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27855240                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17876222                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17876222                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17876222                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17876222                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4387385                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4387385                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4387385                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4387385                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 506927089253                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 506927089253                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 506927089253                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 506927089253                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22263607                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22263607                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22263607                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22263607                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.197065                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.197065                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.197065                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.197065                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 115541.966172                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115541.966172                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 115541.966172                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115541.966172                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5977426                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       427031                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            73826                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4326                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.966407                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    98.712668                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1374128                       # number of writebacks
system.cpu2.dcache.writebacks::total          1374128                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3426956                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3426956                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3426956                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3426956                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       960429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       960429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       960429                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       960429                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 103631087315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 103631087315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 103631087315                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 103631087315                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043139                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043139                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043139                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043139                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 107900.831103                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107900.831103                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 107900.831103                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107900.831103                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1374128                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14683940                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14683940                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2547474                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2547474                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 261160611000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 261160611000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17231414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17231414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.147839                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.147839                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102517.478490                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102517.478490                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2011675                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2011675                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       535799                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       535799                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  49831420000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49831420000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031094                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031094                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 93003.943643                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93003.943643                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3192282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3192282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1839911                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1839911                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 245766478253                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 245766478253                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032193                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032193                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.365628                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.365628                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 133575.199155                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 133575.199155                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1415281                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1415281                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424630                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424630                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  53799667315                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  53799667315                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084383                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084383                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126697.754080                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126697.754080                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6233000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6233000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.406934                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.406934                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27950.672646                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27950.672646                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3979000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3979000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.200730                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.200730                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 36172.727273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36172.727273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1226000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1226000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.446753                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.446753                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7127.906977                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7127.906977                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1087000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1087000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438961                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438961                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6431.952663                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6431.952663                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       745500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       745500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       715500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       715500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634822                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634822                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415384                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415384                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49616975500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49616975500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395526                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395526                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 119448.451313                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 119448.451313                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415384                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415384                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  49201591500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  49201591500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395526                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395526                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 118448.451313                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 118448.451313                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.919719                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19886917                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1375686                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.456000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        333721500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.919719                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.903741                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.903741                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48005210                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48005210                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8373789811.965812                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   49282384307.514359                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 468686376000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132839414500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 979733408000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     13275995                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13275995                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     13275995                       # number of overall hits
system.cpu3.icache.overall_hits::total       13275995                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57613                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57613                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57613                       # number of overall misses
system.cpu3.icache.overall_misses::total        57613                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1276623000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1276623000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1276623000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1276623000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     13333608                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13333608                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     13333608                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13333608                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004321                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004321                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004321                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004321                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22158.592679                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22158.592679                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22158.592679                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22158.592679                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          497                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.181818                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52873                       # number of writebacks
system.cpu3.icache.writebacks::total            52873                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4708                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4708                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4708                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4708                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52905                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52905                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52905                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52905                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1141891000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1141891000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1141891000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1141891000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003968                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003968                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003968                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003968                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21583.801153                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21583.801153                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21583.801153                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21583.801153                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52873                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     13275995                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13275995                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57613                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57613                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1276623000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1276623000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     13333608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13333608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004321                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004321                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22158.592679                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22158.592679                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4708                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4708                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52905                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52905                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1141891000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1141891000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21583.801153                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21583.801153                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990199                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12870101                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52873                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           243.415373                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        339255000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990199                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         26720121                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        26720121                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16089076                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16089076                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16089076                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16089076                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4224520                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4224520                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4224520                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4224520                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 501677246074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 501677246074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 501677246074                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 501677246074                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20313596                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20313596                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20313596                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20313596                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.207965                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.207965                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.207965                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.207965                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 118753.668127                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118753.668127                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 118753.668127                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118753.668127                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5838438                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       422774                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            71447                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4157                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.717049                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   101.701708                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1253719                       # number of writebacks
system.cpu3.dcache.writebacks::total          1253719                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3328280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3328280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3328280                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3328280                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       896240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       896240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       896240                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       896240                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  97857030416                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  97857030416                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  97857030416                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  97857030416                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044120                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044120                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044120                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044120                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109186.189431                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109186.189431                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109186.189431                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109186.189431                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1253719                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13386943                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13386943                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2463668                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2463668                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 260480142500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 260480142500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15850611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15850611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.155430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.155430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105728.589445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105728.589445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1953347                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1953347                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       510321                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       510321                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48442078000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48442078000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032196                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032196                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 94924.719931                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94924.719931                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2702133                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2702133                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1760852                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1760852                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 241197103574                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 241197103574                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.394546                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.394546                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 136977.499287                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 136977.499287                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1374933                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1374933                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       385919                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       385919                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  49414952416                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49414952416                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086471                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086471                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128044.880962                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128044.880962                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5996500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5996500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.391771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.391771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27381.278539                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27381.278539                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.193202                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.193202                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33662.037037                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33662.037037                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1784000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1784000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          408                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          408                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.463235                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.463235                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9439.153439                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9439.153439                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          186                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          186                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1616000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1616000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.455882                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.455882                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8688.172043                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8688.172043                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       480000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       480000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       462000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       462000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691183                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691183                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358994                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358994                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41440414000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41440414000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050177                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050177                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341841                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341841                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 115434.837351                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 115434.837351                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358994                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358994                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  41081420000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  41081420000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341841                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341841                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 114434.837351                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 114434.837351                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.854241                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18034770                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1255071                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.369522                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        339266500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.854241                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.901695                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.901695                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43984576                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43984576                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       334994250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   536544410.698211                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        85500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1421780000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1107882903000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4689919500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    210910397                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       210910397                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    210910397                       # number of overall hits
system.cpu0.icache.overall_hits::total      210910397                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31806974                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31806974                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31806974                       # number of overall misses
system.cpu0.icache.overall_misses::total     31806974                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 454157360995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 454157360995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 454157360995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 454157360995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242717371                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242717371                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242717371                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242717371                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.131045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.131045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.131045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.131045                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14278.546617                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14278.546617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14278.546617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14278.546617                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3676                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.128205                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     28619455                       # number of writebacks
system.cpu0.icache.writebacks::total         28619455                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3187486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3187486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3187486                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3187486                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     28619488                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     28619488                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     28619488                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     28619488                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 390001958996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 390001958996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 390001958996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 390001958996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.117913                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.117913                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.117913                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.117913                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13627.146614                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13627.146614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13627.146614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13627.146614                       # average overall mshr miss latency
system.cpu0.icache.replacements              28619455                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    210910397                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      210910397                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31806974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31806974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 454157360995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 454157360995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242717371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242717371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.131045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.131045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14278.546617                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14278.546617                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3187486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3187486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     28619488                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     28619488                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 390001958996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 390001958996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.117913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.117913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13627.146614                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13627.146614                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          239528405                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         28619455                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.369426                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        514054229                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       514054229                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    512520149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       512520149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    512520149                       # number of overall hits
system.cpu0.dcache.overall_hits::total      512520149                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31696541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31696541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31696541                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31696541                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1097590790531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1097590790531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1097590790531                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1097590790531                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    544216690                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    544216690                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    544216690                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    544216690                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058243                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058243                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058243                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058243                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34628.093663                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34628.093663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34628.093663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34628.093663                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11636011                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       386247                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           171714                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3715                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.763904                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.969583                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22197349                       # number of writebacks
system.cpu0.dcache.writebacks::total         22197349                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9963606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9963606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9963606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9963606                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21732935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21732935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21732935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21732935                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 438324022661                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 438324022661                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 438324022661                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 438324022661                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039934                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039934                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039934                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039934                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20168.652907                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20168.652907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20168.652907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20168.652907                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22197349                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    373439333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      373439333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24524955                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24524955                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 694692103000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 694692103000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    397964288                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    397964288                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28325.927734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28325.927734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5299589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5299589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19225366                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19225366                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 335355485500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 335355485500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048309                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048309                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17443.386279                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17443.386279                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139080816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139080816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7171586                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7171586                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 402898687531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 402898687531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252402                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252402                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56179.858616                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56179.858616                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4664017                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4664017                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2507569                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2507569                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102968537161                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102968537161                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017145                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017145                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41063.092246                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41063.092246                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2350                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2350                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11963000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11963000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.433189                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.433189                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6660.913140                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6660.913140                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       961500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       961500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006995                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006995                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33155.172414                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33155.172414                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3750                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3750                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          303                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          303                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3325000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3325000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074759                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074759                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10973.597360                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10973.597360                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          301                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          301                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3026000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3026000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10053.156146                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10053.156146                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584707                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584707                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465750                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465750                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  55559690500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  55559690500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050457                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050457                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443378                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443378                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 119290.800859                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 119290.800859                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465750                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465750                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  55093940500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  55093940500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443378                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443378                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 118290.800859                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 118290.800859                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994050                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          535309966                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22198441                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.114755                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994050                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999814                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1112749165                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1112749165                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27962844                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20351616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               74580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              215258                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              206779                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              205668                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49140685                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27962844                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20351616                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              74580                       # number of overall hits
system.l2.overall_hits::.cpu1.data             215258                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75482                       # number of overall hits
system.l2.overall_hits::.cpu2.data             206779                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48458                       # number of overall hits
system.l2.overall_hits::.cpu3.data             205668                       # number of overall hits
system.l2.overall_hits::total                49140685                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            656641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1844851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1237107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1167253                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4447                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1048063                       # number of demand (read+write) misses
system.l2.demand_misses::total                5969473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           656641                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1844851                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5787                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1237107                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5324                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1167253                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4447                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1048063                       # number of overall misses
system.l2.overall_misses::total               5969473                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  51729649974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 203755631575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    632166984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 156487322139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    598819986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 147767669163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    503776482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 134093735434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     695568771737                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  51729649974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 203755631575                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    632166984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 156487322139                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    598819986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 147767669163                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    503776482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 134093735434                       # number of overall miss cycles
system.l2.overall_miss_latency::total    695568771737                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        28619485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22196467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           80367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1452365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1374032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1253731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55110158                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       28619485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22196467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          80367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1452365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1374032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1253731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55110158                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.022944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.072007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.065886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.849509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.084056                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.835955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108319                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.022944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.072007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.065886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.849509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.084056                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.835955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108319                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78779.195899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110445.576133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 109239.153966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126494.573338                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 112475.579639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126594.379422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 113284.569822                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 127944.346317                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116520.967887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78779.195899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110445.576133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 109239.153966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126494.573338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 112475.579639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126594.379422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 113284.569822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 127944.346317                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116520.967887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1371312                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     32306                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.447595                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8841856                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3810385                       # number of writebacks
system.l2.writebacks::total                   3810385                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         333806                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            537                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         149858                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         146977                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            370                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         145897                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              778211                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        333806                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           537                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        149858                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        146977                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           370                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        145897                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             778211                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       656334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1511045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1087249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1020276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       902166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5191262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       656334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1511045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1087249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1020276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       902166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9858702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15049964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  45143314477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 159278563791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    539692985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 127462532840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    514352487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 120196937413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    436737487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 107558143132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 561130274612                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  45143314477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 159278563791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    539692985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 127462532840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    514352487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 120196937413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    436737487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 107558143132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 960752649913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1521882924525                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.022933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.065325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.060206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.742542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.077063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.719585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094198                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.022933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.065325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.060206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.742542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.077063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.719585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68781.008567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105409.543588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 102798.663810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117233.984892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 105725.074409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117808.257190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 107122.268089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119222.120022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108091.303157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68781.008567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105409.543588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 102798.663810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117233.984892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 105725.074409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117808.257190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 107122.268089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119222.120022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97452.245733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101122.030892                       # average overall mshr miss latency
system.l2.replacements                       20827619                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5747241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5747241                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5747242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5747242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     48914098                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48914098                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48914098                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48914098                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9858702                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9858702                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 960752649913                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 960752649913                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97452.245733                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97452.245733                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   58                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                164                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       226500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       376000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.627119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.677419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.828571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.738739                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   824.324324                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5392.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   525.862069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2292.682927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       542500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       751000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       904000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1172999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3370499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.627119                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.645161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.828571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.729730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.592593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20297.297297                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        22600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20224.120690                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20805.549383                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              140                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        90000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        90000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            176                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.865854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.739130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.795455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6428.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   642.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          139                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1407500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       342000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       427000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       683000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2859500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.865854                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.619048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.739130                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.789773                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19823.943662                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 26307.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20088.235294                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20571.942446                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1803718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            53982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            56800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            65170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1979670                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1168069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         837493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         781890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         678734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3466186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 133137322836                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107754300401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 100772588394                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  88321486159                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  429985697790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2971787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       838690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       743904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5445856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.393053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.939446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.932275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.912395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113980.700486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128662.926617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128883.331919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130126.803960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124051.536124                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       196290                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        78939                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        77743                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        77449                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           430421                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       971779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       758554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       704147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       601285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3035765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 105078436085                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  90080166114                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  84088088161                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  72574933874                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 351821624234                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.327002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.850898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.839580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.808283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.557445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108129.972026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118752.476573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119418.371677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120699.724547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115892.246018                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27962844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         74580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28161364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       656641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           672199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  51729649974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    632166984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    598819986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    503776482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  53464413426                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     28619485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        80367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       28833563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.022944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.072007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.065886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.084056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023313                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78779.195899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 109239.153966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 112475.579639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 113284.569822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79536.585782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          537                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          459                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          370                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1673                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       656334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       670526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  45143314477                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    539692985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    514352487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    436737487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  46634097436                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.022933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.065325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.060206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.077063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68781.008567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 102798.663810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 105725.074409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 107122.268089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69548.529715                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18547898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       161276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       149979                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       140498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18999651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       676782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       399614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       385363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       369329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1831088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70618308739                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48733021738                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46995080769                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45772249275                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 212118660521                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19224680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       560890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       535342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       509827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20830739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.719845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.724420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104344.247836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121950.236323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121950.163272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123933.536968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115842.963594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       137516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        70919                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        69234                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        68448                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       346117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       539266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       328695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       316129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       300881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1484971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54200127706                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37382366726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  36108849252                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  34983209258                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 162674552942                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.586024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.590518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.590163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100507.222235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113729.648233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114221.881738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116269.253486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109547.292804                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          149                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               204                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          406                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          137                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          126                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          134                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             803                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8786453                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6014969                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      5136973                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      6771959                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26710354                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          555                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          165                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          144                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1007                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.731532                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.830303                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.881119                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.930556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.797418                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21641.509852                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 43904.883212                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 40769.626984                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 50537.007463                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33263.205479                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          349                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          273                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          454                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5403494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1372492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1275740                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1048491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9100217                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.491892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.412121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.433566                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.354167                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.450844                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19793.018315                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20183.705882                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20576.451613                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20558.647059                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20044.530837                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999951                       # Cycle average of tags in use
system.l2.tags.total_refs                   118571998                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20828169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.692867                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.753929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.596620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.584957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.125935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.059270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.109824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.013384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.116039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.617063                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.353392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 899011489                       # Number of tag accesses
system.l2.tags.data_accesses                899011489                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      42005440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      97284800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        336000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      70064448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        311360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      65749504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        260928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58206336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    611050368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          945269184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     42005440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       336000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       311360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       260928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      42913728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243864640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243864640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         656335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1520075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1094757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1027336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         909474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9547662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14769831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3810385                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3810385                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         37755227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         87441287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           302003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         62975157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           279856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59096809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           234527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52316877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    549222806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849624550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     37755227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       302003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       279856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       234527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38571613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219189823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219189823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219189823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        37755227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        87441287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          302003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        62975157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          279856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59096809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          234527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52316877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    549222806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1068814373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3749966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    656335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1454609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1087206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1018300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    898195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9543233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002993071750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       232048                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       232048                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23373366                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3540396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14769831                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3810385                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14769831                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3810385                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97761                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60419                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            809978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            822446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            887234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1285060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            836127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1157205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            837513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            825586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            825736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            808272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           931306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           806400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           823353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1232582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           817224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           966048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            235264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           241364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           236024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233890                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 727525277027                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                73360350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1002626589527                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49585.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68335.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10856935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1641859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14769831                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3810385                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1601888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1556363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1594074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1432971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1461688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1442921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1208000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1031964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  819383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  568530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 520431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 545819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 361287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 219629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 131266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  73897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  48606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 176012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 230663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 244339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 247526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  29071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  31734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  34558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  37030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     46                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5923208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.048764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.110198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.112520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1971633     33.29%     33.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2987462     50.44%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       411354      6.94%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       204712      3.46%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57590      0.97%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31847      0.54%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27320      0.46%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28048      0.47%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203242      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5923208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       232048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.228526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.059269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    324.831132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       232043    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        232048                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       232048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.160169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.629797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216060     93.11%     93.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1037      0.45%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10688      4.61%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2991      1.29%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              826      0.36%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              276      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              108      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        232048                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              939012480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6256704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239995840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               945269184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243864640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       844.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1112572814500                       # Total gap between requests
system.mem_ctrls.avgGap                      59879.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     42005440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     93094976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       336000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     69581184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       311360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     65171200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       260928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     57484480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    610766912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239995840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 37755227.478603988886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83675400.043308183551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 302002.703288215562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62540790.672603368759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 279855.838380413072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58577019.573026642203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 234526.670724962809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51668060.586658813059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 548968031.258915662766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215712477.553351342678                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       656335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1520075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1094757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1027336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       909474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9547662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3810385                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  18146310608                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  96597383142                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    317131263                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81779781940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    308453694                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  77336968246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    264286902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  69671182767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 658205090965                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26915947907634                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27647.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63547.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     60405.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74701.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     63402.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75279.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     64823.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     76606.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68938.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7063839.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20849028480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11081517645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         51485975940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9813276360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87825294960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     215219908020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     245990146560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       642265147965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.279199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 636923894977                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37151140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 438497787523                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21442698060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11397056715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         53272603860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9761384340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87825294960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     322313045880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     155806451520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       661818535335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.854127                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 401412827439                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37151140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 674008855061                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7029863900.735294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45777865844.124596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 468686591500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156511332000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 956061490500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14591568                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14591568                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14591568                       # number of overall hits
system.cpu1.icache.overall_hits::total       14591568                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88061                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88061                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88061                       # number of overall misses
system.cpu1.icache.overall_misses::total        88061                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1798937000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1798937000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1798937000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1798937000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14679629                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14679629                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14679629                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14679629                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005999                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005999                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005999                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005999                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20428.305379                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20428.305379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20428.305379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20428.305379                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          237                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        80335                       # number of writebacks
system.cpu1.icache.writebacks::total            80335                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7694                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7694                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7694                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7694                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        80367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        80367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        80367                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        80367                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1608799000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1608799000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1608799000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1608799000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005475                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005475                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005475                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005475                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20018.154218                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20018.154218                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20018.154218                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20018.154218                       # average overall mshr miss latency
system.cpu1.icache.replacements                 80335                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14591568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14591568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88061                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88061                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1798937000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1798937000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14679629                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14679629                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005999                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005999                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20428.305379                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20428.305379                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7694                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7694                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        80367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        80367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1608799000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1608799000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005475                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005475                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20018.154218                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20018.154218                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990422                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14078555                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80335                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           175.248086                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327700000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990422                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999701                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999701                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29439625                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29439625                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18901550                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18901550                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18901550                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18901550                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4549819                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4549819                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4549819                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4549819                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 531023127164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 531023127164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 531023127164                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 531023127164                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23451369                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23451369                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23451369                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23451369                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194011                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194011                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194011                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194011                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 116713.022466                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116713.022466                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 116713.022466                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116713.022466                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6073573                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       420031                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            76042                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4405                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.871295                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    95.353235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1452226                       # number of writebacks
system.cpu1.dcache.writebacks::total          1452226                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3542127                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3542127                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3542127                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3542127                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1007692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1007692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1007692                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1007692                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 108812756510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 108812756510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 108812756510                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 108812756510                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042969                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107982.157753                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107982.157753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107982.157753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107982.157753                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1452226                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15587111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15587111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2639113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2639113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 271429428000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 271429428000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18226224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18226224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102848.732889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102848.732889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2077774                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2077774                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       561339                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       561339                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51749116000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51749116000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030798                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030798                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92188.705933                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92188.705933                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3314439                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3314439                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1910706                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1910706                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 259593699164                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 259593699164                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.365675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.365675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 135862.712089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135862.712089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1464353                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1464353                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57063640510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57063640510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085424                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085424                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127844.196208                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127844.196208                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7171000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7171000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.453405                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.453405                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28343.873518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28343.873518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3943000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3943000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.229391                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.229391                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30804.687500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30804.687500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1062000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1062000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.417143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.417143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7273.972603                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7273.972603                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.414286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.414286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6441.379310                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6441.379310                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       352500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       352500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       335500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       335500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603805                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603805                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446434                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446434                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  53405730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  53405730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050239                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050239                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425078                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425078                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 119627.380531                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 119627.380531                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446434                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446434                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52959296000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52959296000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425078                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425078                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 118627.380531                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 118627.380531                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.562456                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20958783                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1453996                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.414608                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327711500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.562456                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.892577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50459056                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50459056                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1112572822500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49666737                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9557627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49363617                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17017234                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15526245                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1039                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           734                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1773                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5449066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5449065                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      28833566                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20833172                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1007                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1007                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     85858427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66593500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       241069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4359256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       242386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4124504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       158683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3763256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165341081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3663292096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2841204288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10284928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185893952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10341120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175882432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6769792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160476992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7054145600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36360962                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244230912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91479345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.341394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               84360798     92.22%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6584499      7.20%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 131719      0.14%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 308703      0.34%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  93624      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91479345                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       110240614247                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2065963273                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         121512330                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1884899610                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79603948                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33300708408                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       42942480436                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2183358874                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         120886751                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1156029443000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 994410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   997206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1552.13                       # Real time elapsed on the host
host_tick_rate                               27998069                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543452158                       # Number of instructions simulated
sim_ops                                    1547793096                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043457                       # Number of seconds simulated
sim_ticks                                 43456620500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.998470                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14567217                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14714588                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1764540                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18230631                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21863                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          38394                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16531                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18343949                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7108                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2184                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1755668                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7230125                       # Number of branches committed
system.cpu0.commit.bw_lim_events               310236                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          69485                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24682878                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26586020                       # Number of instructions committed
system.cpu0.commit.committedOps              26617651                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     74755889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.356061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.940881                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     59302951     79.33%     79.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10120400     13.54%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3036027      4.06%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       731174      0.98%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       668212      0.89%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       456620      0.61%     99.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       118044      0.16%     99.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        12225      0.02%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       310236      0.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     74755889                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44130                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26552110                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5581565                       # Number of loads committed
system.cpu0.commit.membars                      47571                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47994      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18190621     68.34%     68.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4739      0.02%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5583349     20.98%     89.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2787517     10.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26617651                       # Class of committed instruction
system.cpu0.commit.refs                       8371488                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26586020                       # Number of Instructions Simulated
system.cpu0.committedOps                     26617651                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.218052                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.218052                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             28550760                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9319                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13113165                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57212613                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7361373                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 40639065                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1757625                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                18849                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               730526                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18343949                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4579626                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     70888093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                46002                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          402                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63915744                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          880                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3533092                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.214411                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6383347                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14589080                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.747070                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          79039349                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.809664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.766203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                28882809     36.54%     36.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38779591     49.06%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9248290     11.70%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2007262      2.54%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   51069      0.06%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14340      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8556      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9422      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   38010      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            79039349                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1897                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1346                       # number of floating regfile writes
system.cpu0.idleCycles                        6515839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2015785                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12183510                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526476                       # Inst execution rate
system.cpu0.iew.exec_refs                    14948603                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4605618                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17664503                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10484991                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             34612                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1168896                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5697320                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51272473                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10342985                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1338951                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             45042718                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 85373                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2740238                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1757625                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2921227                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        44982                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6793                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4903426                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2907397                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           264                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       916698                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1099087                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 23344927                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42778784                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744580                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 17382169                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.500014                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      43863109                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                66004901                       # number of integer regfile reads
system.cpu0.int_regfile_writes               27071678                       # number of integer regfile writes
system.cpu0.ipc                              0.310747                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.310747                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49766      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30978196     66.79%     66.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5551      0.01%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1381      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                851      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10480095     22.60%     89.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4864447     10.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            434      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           284      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46381669                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2262                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4504                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2198                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2357                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     274735                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005923                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 229210     83.43%     83.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    55      0.02%     83.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    134      0.05%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 20894      7.61%     91.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                24413      8.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46604376                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         172280970                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42776586                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         75925198                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51167103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46381669                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             105370                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24654824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           208052                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         35885                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11752114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     79039349                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.586817                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.918813                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47229525     59.75%     59.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           22693327     28.71%     88.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6091234      7.71%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1452571      1.84%     98.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1086706      1.37%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             198340      0.25%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             215195      0.27%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              61141      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11310      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       79039349                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542126                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            69239                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11345                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10484991                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5697320                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3943                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        85555188                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1358060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               21484883                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16592462                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                517209                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9186574                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1280511                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8392                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81888290                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54660998                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           32955454                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39134906                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                764430                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1757625                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2941608                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16362996                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1958                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81886332                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4533753                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             32073                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2116407                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         32325                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   125725590                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106886099                       # The number of ROB writes
system.cpu0.timesIdled                          77450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1710                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.773865                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14660663                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14693891                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1728619                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17954817                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9782                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14156                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4374                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18016910                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          991                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1843                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1704492                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7038616                       # Number of branches committed
system.cpu1.commit.bw_lim_events               288460                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          67431                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24091945                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25445560                       # Number of instructions committed
system.cpu1.commit.committedOps              25477525                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     70644521                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.360644                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.938790                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55740939     78.90%     78.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9792089     13.86%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2903575      4.11%     96.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       782175      1.11%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       587541      0.83%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       434681      0.62%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       104915      0.15%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10146      0.01%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       288460      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     70644521                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11382                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25419285                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5412144                       # Number of loads committed
system.cpu1.commit.membars                      48051                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48051      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17636734     69.22%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5413987     21.25%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378333      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25477525                       # Class of committed instruction
system.cpu1.commit.refs                       7792320                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25445560                       # Number of Instructions Simulated
system.cpu1.committedOps                     25477525                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.005726                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.005726                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             26571006                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                24344                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13117824                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55427602                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6042940                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39816290                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1705412                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                55021                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               693203                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18016910                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4492722                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     68127746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                36120                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62193706                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3459078                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.235569                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4971505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14670445                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.813177                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          74828851                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.834129                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.769338                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                25888241     34.60%     34.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37982045     50.76%     85.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8861761     11.84%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1956173      2.61%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   31798      0.04%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7145      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63479      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6605      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   31604      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            74828851                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1653518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1954368                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11934763                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.569013                       # Inst execution rate
system.cpu1.iew.exec_refs                    14119252                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4059524                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16988020                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10208417                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             37047                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1156864                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5088505                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49540384                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10059728                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1273316                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43519466                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 82820                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2259094                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1705412                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2441456                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             193                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4796273                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2708329                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       845293                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1109075                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22832415                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41395091                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.745572                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17023198                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.541237                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      42424501                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63764722                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26409827                       # number of integer regfile writes
system.cpu1.ipc                              0.332698                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.332698                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            48965      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30290280     67.62%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 660      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10192825     22.76%     90.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4259772      9.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44792782                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     249056                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005560                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 233150     93.61%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 15210      6.11%     99.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  696      0.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44992873                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         164867016                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41395091                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73603249                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49428597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44792782                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             111787                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24062859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           203545                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         44356                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11192565                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     74828851                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.598603                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.921212                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44069541     58.89%     58.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21895840     29.26%     88.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5979060      7.99%     96.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1409347      1.88%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1031836      1.38%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             158632      0.21%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             213497      0.29%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              59489      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11609      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       74828851                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.585662                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            44059                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1070                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10208417                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5088505                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    914                       # number of misc regfile reads
system.cpu1.numCycles                        76482369                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10352086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20307375                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16035214                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                513458                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7819591                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1259206                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8683                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             79157465                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52883071                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32187134                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38324904                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                103851                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1705412                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2253807                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16151920                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        79157465                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4417762                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             36647                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1848581                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         36645                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   119920097                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103324734                       # The number of ROB writes
system.cpu1.timesIdled                          16386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.678790                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14641641                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14688823                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1532529                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16898125                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              9920                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15507                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5587                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16960952                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1963                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1499841                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7055565                       # Number of branches committed
system.cpu2.commit.bw_lim_events               349463                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          74122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22253315                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25346666                       # Number of instructions committed
system.cpu2.commit.committedOps              25381900                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     69709341                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.364110                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.972723                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     55221830     79.22%     79.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9573326     13.73%     92.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2543023      3.65%     96.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       950848      1.36%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       407326      0.58%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       548775      0.79%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       102149      0.15%     99.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        12601      0.02%     99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       349463      0.50%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     69709341                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11556                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25318754                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5434632                       # Number of loads committed
system.cpu2.commit.membars                      52882                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        52882      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17675430     69.64%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5436595     21.42%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216573      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25381900                       # Class of committed instruction
system.cpu2.commit.refs                       7653168                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25346666                       # Number of Instructions Simulated
system.cpu2.committedOps                     25381900                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.966288                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.966288                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             27103339                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                32921                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13104544                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52690854                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6344871                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37942152                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1500869                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                81287                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               653012                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16960952                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5116816                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     66418745                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                38645                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      59038353                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3067114                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225588                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5591905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14651561                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.785236                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          73544243                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.806124                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.766141                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                26972738     36.68%     36.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                35996788     48.95%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8870997     12.06%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1556967      2.12%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25887      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   15034      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   71295      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6694      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27843      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            73544243                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1641273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1715444                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11621499                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.561564                       # Inst execution rate
system.cpu2.iew.exec_refs                    13500035                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3726948                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17016569                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9901932                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             45001                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           924920                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4513859                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47606367                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9773087                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1136155                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42221443                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 81508                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2323848                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1500869                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2496502                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22435                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             200                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4467300                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2295323                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       643472                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1071972                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 22369584                       # num instructions consuming a value
system.cpu2.iew.wb_count                     40387423                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.742209                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16602914                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.537170                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41296193                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61825005                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25924431                       # number of integer regfile writes
system.cpu2.ipc                              0.337122                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.337122                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            53908      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29568628     68.20%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 819      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     68.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9897242     22.83%     91.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3836721      8.85%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43357598                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     265576                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.006125                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 247676     93.26%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     93.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 17050      6.42%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  850      0.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43569266                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         160714249                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     40387423                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69830836                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47473370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43357598                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             132997                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22224467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           189234                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         58875                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9720825                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     73544243                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.589544                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.930948                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           44089527     59.95%     59.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           20873918     28.38%     88.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5708301      7.76%     96.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1254571      1.71%     97.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1165694      1.59%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             147831      0.20%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             239586      0.33%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              54602      0.07%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              10213      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       73544243                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.576675                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            52513                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1055                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9901932                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4513859                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1026                       # number of misc regfile reads
system.cpu2.numCycles                        75185516                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11647476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               20238373                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16081305                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                419017                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7904650                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1393848                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6435                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             75238948                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50430890                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31175262                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36669063                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                138911                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1500869                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2313303                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15093957                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        75238948                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4917985                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             43275                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1689635                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43303                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   116988671                       # The number of ROB reads
system.cpu2.rob.rob_writes                   99106394                       # The number of ROB writes
system.cpu2.timesIdled                          16338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.518915                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13163560                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13227194                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1076270                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14468402                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11075                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13346                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2271                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14524658                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          939                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1977                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1073305                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7047023                       # Number of branches committed
system.cpu3.commit.bw_lim_events               601209                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77795                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       18210655                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25129681                       # Number of instructions committed
system.cpu3.commit.committedOps              25166790                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     64027902                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.393060                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.110483                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     50961856     79.59%     79.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8596938     13.43%     93.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1838489      2.87%     95.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       968691      1.51%     97.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       268023      0.42%     97.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       671191      1.05%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       101453      0.16%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        20052      0.03%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       601209      0.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     64027902                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11467                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25101124                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5411403                       # Number of loads committed
system.cpu3.commit.membars                      55678                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55678      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17665756     70.19%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5413380     21.51%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031556      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25166790                       # Class of committed instruction
system.cpu3.commit.refs                       7444936                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25129681                       # Number of Instructions Simulated
system.cpu3.committedOps                     25166790                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.734697                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.734697                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             26057051                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 3060                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12004677                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47097143                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6143760                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33186936                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1074305                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 7503                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               602606                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14524658                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5543926                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60009586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                36097                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      51959873                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                2154616                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.211354                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5977431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13174635                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.756087                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          67064658                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.776211                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.751947                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                26152411     39.00%     39.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31071978     46.33%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8795395     13.11%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  967328      1.44%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   24803      0.04%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    5757      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1909      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8486      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   36591      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            67064658                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1657417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1226005                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10741614                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.570533                       # Inst execution rate
system.cpu3.iew.exec_refs                    12375559                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3354076                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               15711856                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9105013                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             36884                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           554723                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3835327                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43347485                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9021483                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           882112                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             39208198                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 95596                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2265862                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1074305                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2431534                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        25078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             164                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3693610                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1801794                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       395009                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        830996                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 21315370                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37858582                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.732598                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15615608                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.550894                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38522580                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                57548142                       # number of integer regfile reads
system.cpu3.int_regfile_writes               24402437                       # number of integer regfile writes
system.cpu3.ipc                              0.365671                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.365671                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56714      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27500776     68.60%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 294      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9123520     22.76%     91.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3408726      8.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              40090310                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     308073                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007684                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 287898     93.45%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19685      6.39%     99.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  490      0.16%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              40341669                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         147713020                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37858582                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61528182                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43228147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 40090310                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             119338                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       18180695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           159669                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         41543                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7277173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     67064658                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.597786                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.972994                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           40618010     60.57%     60.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           18491082     27.57%     88.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5081339      7.58%     95.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1049186      1.56%     97.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1288455      1.92%     99.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             167959      0.25%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             297884      0.44%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              57871      0.09%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              12872      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       67064658                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.583369                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            73353                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           12115                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9105013                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3835327                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    998                       # number of misc regfile reads
system.cpu3.numCycles                        68722075                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18111243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18747853                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16057787                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                315795                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7270302                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1538036                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5888                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67532129                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              45360709                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           28584921                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32359286                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                165475                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1074305                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2352271                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12527134                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67532129                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5260641                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             35331                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1710466                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         35632                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   106798262                       # The number of ROB reads
system.cpu3.rob.rob_writes                   89792375                       # The number of ROB writes
system.cpu3.timesIdled                          16139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3363225                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                24147                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3456584                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              45212                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 80614                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3900094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7756705                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       121055                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84910                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2142184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1812044                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4378325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1896954                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3530764                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       933741                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2923175                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4911                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3410                       # Transaction distribution
system.membus.trans_dist::ReadExReq            360427                       # Transaction distribution
system.membus.trans_dist::ReadExResp           360277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3530767                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           269                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11647746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11647746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    308786368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               308786368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6775                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3899784                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3899784    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3899784                       # Request fanout histogram
system.membus.respLayer1.occupancy        20070850523                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             46.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12447389911                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1064                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          533                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11002117.260788                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19507573.356067                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          533    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    130936500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            533                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    37592492000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5864128500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5100075                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5100075                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5100075                       # number of overall hits
system.cpu2.icache.overall_hits::total        5100075                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16741                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16741                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16741                       # number of overall misses
system.cpu2.icache.overall_misses::total        16741                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1241557498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1241557498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1241557498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1241557498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5116816                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5116816                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5116816                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5116816                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003272                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003272                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003272                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003272                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74162.684308                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74162.684308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74162.684308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74162.684308                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1247                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.880000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15758                       # number of writebacks
system.cpu2.icache.writebacks::total            15758                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          983                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          983                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          983                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          983                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15758                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15758                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15758                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15758                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1159789999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1159789999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1159789999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1159789999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003080                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003080                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003080                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003080                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73600.076088                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73600.076088                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73600.076088                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73600.076088                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15758                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5100075                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5100075                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16741                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16741                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1241557498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1241557498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5116816                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5116816                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003272                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003272                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74162.684308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74162.684308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          983                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          983                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15758                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15758                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1159789999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1159789999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003080                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003080                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73600.076088                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73600.076088                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5526046                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15790                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           349.971248                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10249390                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10249390                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7489278                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7489278                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7489278                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7489278                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4350088                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4350088                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4350088                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4350088                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 374349017641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 374349017641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 374349017641                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 374349017641                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11839366                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11839366                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11839366                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11839366                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.367426                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.367426                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.367426                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.367426                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86055.504542                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86055.504542                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86055.504542                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86055.504542                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1915468                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       263746                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21524                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2740                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    88.992195                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    96.257664                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496383                       # number of writebacks
system.cpu2.dcache.writebacks::total           496383                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3850247                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3850247                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3850247                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3850247                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499841                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499841                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499841                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499841                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  46881023463                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  46881023463                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  46881023463                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  46881023463                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.042219                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.042219                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.042219                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.042219                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93791.872742                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93791.872742                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93791.872742                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93791.872742                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496383                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6142716                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6142716                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3498328                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3498328                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 300094798500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 300094798500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9641044                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9641044                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.362858                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.362858                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 85782.350454                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 85782.350454                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3109867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3109867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388461                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388461                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  35338287500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  35338287500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.040292                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040292                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90969.975107                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90969.975107                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1346562                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1346562                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       851760                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       851760                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  74254219141                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  74254219141                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387459                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387459                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 87177.396380                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87177.396380                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       740380                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       740380                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111380                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111380                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11542735963                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11542735963                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 103633.829799                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103633.829799                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18230                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18230                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          695                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          695                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     25812500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     25812500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.036724                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036724                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37140.287770                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37140.287770                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          550                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          550                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18895000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18895000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.029062                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.029062                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 34354.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34354.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17367                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17367                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          792                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          792                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6894500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6894500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18159                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18159                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.043615                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.043615                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8705.176768                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8705.176768                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          780                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          780                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6184500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6184500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.042954                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.042954                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7928.846154                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7928.846154                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1554000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1554000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1484000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1484000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          644                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            644                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1319                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1319                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14189000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14189000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1963                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1963                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.671931                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.671931                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10757.391964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10757.391964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1318                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1318                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12870000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12870000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.671421                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.671421                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9764.795144                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9764.795144                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.461322                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8029540                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500595                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.039992                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.461322                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983166                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983166                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24257389                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24257389                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1092                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          547                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16628621.572212                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   38532384.263055                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          547    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    258565500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            547                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34360764500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9095856000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5527472                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5527472                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5527472                       # number of overall hits
system.cpu3.icache.overall_hits::total        5527472                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16454                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16454                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16454                       # number of overall misses
system.cpu3.icache.overall_misses::total        16454                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1237035000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1237035000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1237035000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1237035000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5543926                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5543926                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5543926                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5543926                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002968                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002968                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002968                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002968                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 75181.414854                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 75181.414854                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 75181.414854                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 75181.414854                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2285                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    63.472222                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15461                       # number of writebacks
system.cpu3.icache.writebacks::total            15461                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          993                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          993                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          993                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          993                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15461                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15461                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15461                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15461                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1158341500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1158341500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1158341500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1158341500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002789                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002789                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002789                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002789                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 74920.218615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 74920.218615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 74920.218615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 74920.218615                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15461                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5527472                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5527472                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1237035000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1237035000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5543926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5543926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002968                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002968                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 75181.414854                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 75181.414854                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          993                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          993                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15461                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15461                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1158341500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1158341500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002789                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002789                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 74920.218615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 74920.218615                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6001732                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15493                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           387.383463                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11103313                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11103313                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6572801                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6572801                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6572801                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6572801                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4312741                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4312741                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4312741                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4312741                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 368654093259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 368654093259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 368654093259                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 368654093259                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10885542                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10885542                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10885542                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10885542                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.396190                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.396190                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.396190                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.396190                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85480.230150                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85480.230150                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85480.230150                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85480.230150                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2069428                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       306677                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            23845                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3177                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.786664                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    96.530375                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496685                       # number of writebacks
system.cpu3.dcache.writebacks::total           496685                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3812466                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3812466                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3812466                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3812466                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500275                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500275                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500275                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500275                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  46061786959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  46061786959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  46061786959                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  46061786959                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.045958                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045958                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.045958                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045958                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 92072.933804                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92072.933804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 92072.933804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92072.933804                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496685                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5451389                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5451389                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      3421739                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3421739                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 288730889000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 288730889000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8873128                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8873128                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.385629                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.385629                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 84381.330370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84381.330370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3032850                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3032850                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388889                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388889                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  34337004000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  34337004000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.043828                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043828                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 88295.127916                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88295.127916                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1121412                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1121412                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       891002                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       891002                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  79923204259                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  79923204259                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.442753                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.442753                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 89700.364600                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89700.364600                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       779616                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       779616                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111386                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111386                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  11724782959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  11724782959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055349                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055349                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 105262.626892                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 105262.626892                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19062                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19062                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          789                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     34289000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     34289000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039746                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039746                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 43458.808619                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 43458.808619                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          171                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          618                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          618                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     21612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     21612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031132                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031132                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 34971.682848                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34971.682848                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18303                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18303                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          717                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          717                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6597000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6597000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        19020                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19020                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.037697                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037697                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9200.836820                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9200.836820                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          712                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          712                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5942000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5942000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.037434                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.037434                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8345.505618                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8345.505618                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1315000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1315000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1258000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1258000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          649                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            649                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1328                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1328                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     17994500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     17994500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1977                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1977                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.671725                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.671725                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13550.075301                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13550.075301                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1328                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1328                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     16666500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     16666500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.671725                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.671725                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12550.075301                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12550.075301                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.307754                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7116057                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500987                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.204075                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.307754                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978367                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978367                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22353742                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22353742                       # Number of data accesses
system.cpu0.numPwrStateTransitions                250                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         5432740                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13150229.570025                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          125    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     75116000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42777528000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    679092500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4501030                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4501030                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4501030                       # number of overall hits
system.cpu0.icache.overall_hits::total        4501030                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        78596                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         78596                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        78596                       # number of overall misses
system.cpu0.icache.overall_misses::total        78596                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5111086495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5111086495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5111086495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5111086495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4579626                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4579626                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4579626                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4579626                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.017162                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.017162                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.017162                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.017162                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65029.855145                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65029.855145                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65029.855145                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65029.855145                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15301                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              201                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.124378                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73107                       # number of writebacks
system.cpu0.icache.writebacks::total            73107                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5463                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5463                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5463                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5463                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73133                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73133                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4746438996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4746438996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4746438996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4746438996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015969                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015969                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015969                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015969                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64901.467135                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64901.467135                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64901.467135                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64901.467135                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73107                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4501030                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4501030                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        78596                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        78596                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5111086495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5111086495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4579626                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4579626                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.017162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.017162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65029.855145                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65029.855145                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5463                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5463                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4746438996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4746438996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015969                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015969                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64901.467135                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64901.467135                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.961865                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4575641                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73164                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            62.539514                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.961865                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9232384                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9232384                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8321352                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8321352                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8321352                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8321352                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4643929                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4643929                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4643929                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4643929                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 394955444717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 394955444717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 394955444717                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 394955444717                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12965281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12965281                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12965281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12965281                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.358182                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.358182                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.358182                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.358182                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85047.692313                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85047.692313                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85047.692313                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85047.692313                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3121974                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       183488                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            50588                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1796                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.713727                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.164811                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       551833                       # number of writebacks
system.cpu0.dcache.writebacks::total           551833                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4089235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4089235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4089235                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4089235                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       554694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       554694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       554694                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       554694                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51662422907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51662422907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51662422907                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51662422907                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042783                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042783                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93136.797779                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93136.797779                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93136.797779                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93136.797779                       # average overall mshr miss latency
system.cpu0.dcache.replacements                551833                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6641198                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6641198                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3553940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3553940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 304507818000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 304507818000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10195138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10195138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.348592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.348592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85681.755460                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85681.755460                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3148084                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3148084                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       405856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       405856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  37088068500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  37088068500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91382.333882                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91382.333882                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1680154                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1680154                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1089989                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1089989                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  90447626717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  90447626717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2770143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2770143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.393478                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.393478                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82980.311468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82980.311468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       941151                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       941151                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148838                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148838                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14574354407                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14574354407                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97920.923467                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97920.923467                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17090                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17090                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1144                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1144                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27245000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27245000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.062740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.062740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23815.559441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23815.559441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1016                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1016                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          128                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1409000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1409000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007020                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007020                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11007.812500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11007.812500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16047                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16047                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20486500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20486500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17575                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17575                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086942                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086942                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13407.395288                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13407.395288                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1517                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1517                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18975500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18975500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086316                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086316                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12508.569545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12508.569545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          849                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          849                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10918000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10918000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2184                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2184                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.388736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.388736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12859.835100                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12859.835100                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          845                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          845                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10066500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10066500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386905                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386905                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11913.017751                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11913.017751                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.920299                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8913667                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           554510                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.074853                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.920299                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997509                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997509                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26561026                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26561026                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               28004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               84797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               81720                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               84569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               95515                       # number of demand (read+write) hits
system.l2.demand_hits::total                   390565                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              28004                       # number of overall hits
system.l2.overall_hits::.cpu0.data              84797                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5248                       # number of overall hits
system.l2.overall_hits::.cpu1.data              81720                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5444                       # number of overall hits
system.l2.overall_hits::.cpu2.data              84569                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5268                       # number of overall hits
system.l2.overall_hits::.cpu3.data              95515                       # number of overall hits
system.l2.overall_hits::total                  390565                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            465536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            412853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            412385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            401796                       # number of demand (read+write) misses
system.l2.demand_misses::total                1768592                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45101                       # number of overall misses
system.l2.overall_misses::.cpu0.data           465536                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10414                       # number of overall misses
system.l2.overall_misses::.cpu1.data           412853                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10314                       # number of overall misses
system.l2.overall_misses::.cpu2.data           412385                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10193                       # number of overall misses
system.l2.overall_misses::.cpu3.data           401796                       # number of overall misses
system.l2.overall_misses::total               1768592                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4323942890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  49674263478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1087908414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  44584708989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1066434916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  45049230503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1066889418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  44114928601                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190968307209                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4323942890                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  49674263478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1087908414                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  44584708989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1066434916                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  45049230503                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1066889418                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  44114928601                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190968307209                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          550333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          494573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2159157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         550333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         494573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2159157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.616935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.845917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.664921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.834767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.654525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.829825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.659272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.807937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819112                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.616935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.845917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.664921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.834767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.654525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.829825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.659272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.807937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819112                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95872.439414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106703.377350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104465.951027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107991.728264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103396.831103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109240.710751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 104668.833317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 109794.344894                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107977.593028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95872.439414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106703.377350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104465.951027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107991.728264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103396.831103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109240.710751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 104668.833317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 109794.344894                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107977.593028                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1352716                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     67278                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.106365                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2282953                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              933738                       # number of writebacks
system.l2.writebacks::total                    933738                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            601                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         145467                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2573                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         119308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         118488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2739                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         118159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              510005                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           601                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        145467                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2573                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        119308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        118488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2739                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        118159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             510005                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       320069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       293545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       293897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       283637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1258587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       320069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       293545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       293897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       283637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2679214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3937801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3832767410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  36124863626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    758294944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  33448687640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    741390440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  33726193671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    729476445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  33058784764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 142420458940                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3832767410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  36124863626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    758294944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  33448687640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    741390440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  33726193671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    729476445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  33058784764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 261845712114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 404266171054                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.608713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.581592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.500638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.593532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.485087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.591397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.482116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.570341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.582907                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.608713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.581592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.500638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.593532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.485087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.591397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.482116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.570341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.823768                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86129.604719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112865.862130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96708.958551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113947.393551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96989.853480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114755.147793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97863.757043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 116553.146324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113159.010017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86129.604719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112865.862130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96708.958551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113947.393551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96989.853480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114755.147793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97863.757043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 116553.146324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97732.287198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102662.925591                       # average overall mshr miss latency
system.l2.replacements                        5678838                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       937565                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           937565                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       937567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       937567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1160454                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1160454                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1160459                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1160459                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2679214                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2679214                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 261845712114                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 261845712114                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97732.287198                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97732.287198                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  178                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           272                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           209                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                853                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       546000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       288500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       210000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       200500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1245000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          327                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          247                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.827225                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.831804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.804511                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.827352                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3455.696203                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1060.661765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   981.308411                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   959.330144                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1459.554513                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          269                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          207                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           848                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3230999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5498000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4347500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4290500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17366999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.827225                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.822630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.804511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.838057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.822502                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20449.360759                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20438.661710                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20315.420561                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20727.053140                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20479.951651                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                181                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          455                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          137                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          129                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              846                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2317500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       302500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        85000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2764000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          558                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          153                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1027                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.815412                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.810651                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.816993                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.877551                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.823759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5093.406593                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   430.656934                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         2420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   658.914729                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3267.139480                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          449                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          137                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          121                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          834                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9333000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2752500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2565499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2617000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17267999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.804659                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.810651                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.790850                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.863946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.812074                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20786.191537                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20091.240876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21202.471074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20606.299213                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20705.034772                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            15653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            15870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65044                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         129137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          94712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          94982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          94704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              413535                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14086138343                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11208791371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11188546824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  11369443350                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47852919888                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            478579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.878148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.858567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.858517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.856476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109079.027258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118346.052992                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117796.496431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120052.409085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115716.734709                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31827                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6462                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6390                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         9230                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            53909                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        97310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        88250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        88592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        85474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         359626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10877119377                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9966634899                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   9940558369                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   9969563382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40753876027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.661721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.799989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.800759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.773003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.751445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111778.022577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112936.372793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112206.049858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116638.549524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113322.941131                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         28004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              43964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            76022                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4323942890                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1087908414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1066434916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1066889418                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7545175638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.616935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.664921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.654525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.659272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.633591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95872.439414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104465.951027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103396.831103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 104668.833317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99249.896583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          601                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2573                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2670                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2739                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8583                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3832767410                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    758294944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    741390440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    729476445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6061929239                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.608713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.500638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.485087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.482116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.562057                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86129.604719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96708.958551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96989.853480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97863.757043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89887.590845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        66878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        66118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        68916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        79645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            281557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       336399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       318141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       317403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       307092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1279035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  35588125135                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  33375917618                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  33860683679                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  32745485251                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135570211683                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       403277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1560592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.834164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.827934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.821609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.794059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.819583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105791.411791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104909.199437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106680.414738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106630.863881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105994.137520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       113640                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       112846                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       112098                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       108929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       447513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       222759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       205295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       205305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       198163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       831522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  25247744249                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23482052741                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  23785635302                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  23089221382                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95604653674                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.552372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.534262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.531439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.512397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.532825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113341.073757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114382.000248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115855.119466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116516.309210                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114975.495145                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          203                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               211                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          693                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             791                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     34669000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        26000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     34695000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          896                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1002                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.773438                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.945946                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.914286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.911765                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.789421                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 50027.417027                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data   812.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 43862.199747                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          561                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          562                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          229                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3062960                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       693998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       626500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       614999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4998457                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.147321                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.945946                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.885714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.911765                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.228543                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 23204.242424                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19828.514286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20209.677419                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19838.677419                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21827.323144                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999745                       # Cycle average of tags in use
system.l2.tags.total_refs                     6380467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5679635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.123394                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.350125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.212216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.281735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.142745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.198472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.124081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.214472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.163785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.208024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    54.104089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.130471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.004402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.003250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.845376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39761531                       # Number of tag accesses
system.l2.tags.data_accesses                 39761531                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2848128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      20528512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        501888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      18793216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        489216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      18813632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        477120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      18157120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    168417984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          249026816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2848128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       501888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       489216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       477120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4316352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59759424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59759424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         320758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         293644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         293963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         283705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2631531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3891044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       933741                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             933741                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         65539565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        472390898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11549172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        432459215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         11257571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        432929017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10979225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        417821722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3875542600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5730468986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     65539565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11549172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     11257571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10979225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         99325533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1375151204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1375151204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1375151204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        65539565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       472390898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11549172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       432459215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        11257571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       432929017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10979225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       417821722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3875542600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7105620190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    930298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    316306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    291665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    292013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    281970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2629040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082558750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57024                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57024                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5678385                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             880646                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3891044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     933746                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3891044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   933746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12607                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3448                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            225699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            265137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            250084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            236483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            280335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            241946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            258159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            233798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            239896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            233169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           266986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           234567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           225025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           234959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           227035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           225159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56658                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 195923843096                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19392185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            268644536846                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50516.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69266.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3074816                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  849635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3891044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               933746                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  194264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  235105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  295602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  297736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  307630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  315193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  308610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  293228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  261123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  226886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 223180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 308398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 310982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 117537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  48854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  31103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  54840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  62065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  63683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       884288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.027140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   234.016612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.665008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       146458     16.56%     16.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       312075     35.29%     51.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       209002     23.64%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27403      3.10%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15324      1.73%     80.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9126      1.03%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8593      0.97%     82.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6834      0.77%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149473     16.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       884288                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.013819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.282315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.188927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20254     35.52%     35.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13882     24.34%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          9864     17.30%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5662      9.93%     87.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3062      5.37%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         1867      3.27%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1037      1.82%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          501      0.88%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          291      0.51%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          188      0.33%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          157      0.28%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          110      0.19%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           66      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           38      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           15      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57024                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.314394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.279432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52266     91.66%     91.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              710      1.25%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1063      1.86%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              932      1.63%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              685      1.20%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              483      0.85%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              292      0.51%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              198      0.35%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              107      0.19%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               91      0.16%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               59      0.10%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               47      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               32      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               23      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               16      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57024                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              248219968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  806848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59539968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               249026816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59759744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5711.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1370.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5730.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1375.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    44.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43456592000                       # Total gap between requests
system.mem_ctrls.avgGap                       9006.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2848128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     20243584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       501888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     18666560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       489216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     18688832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       477120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     18046080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    168258560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59539968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 65539564.909332975745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 465834291.002909421921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11549172.352231116965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 429544676.627580821514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 11257571.214034004137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 430057187.718957543373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10979224.673027668148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 415266529.987070679665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3871874022.049183368683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1370101202.416326761246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       320758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       293644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       293963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       283705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2631531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       933746                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1980569668                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  22786797016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    427470938                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21216388872                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    418244441                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  21475888294                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    414551626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  21226101857                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 178698524134                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1196626381824                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44505.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71040.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54510.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72252.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54715.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     73056.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55607.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     74817.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67906.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1281533.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3038933940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1615212720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13471723440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2413717560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3430305840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19588441020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191813280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43750147800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1006.754490                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    289073918                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1451060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41716486582                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3274953780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1740660240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14220316740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2442511080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3430305840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19594601010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        186625920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44889974610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1032.983561                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    277956157                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1451060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41727604343                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                992                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          497                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10494335.010060                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   14566157.814771                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          497    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     73781000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            497                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    38240936000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5215684500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4476200                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4476200                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4476200                       # number of overall hits
system.cpu1.icache.overall_hits::total        4476200                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16520                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16520                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16520                       # number of overall misses
system.cpu1.icache.overall_misses::total        16520                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1258153000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1258153000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1258153000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1258153000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4492720                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4492720                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4492720                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4492720                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003677                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003677                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003677                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003677                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76159.382567                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76159.382567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76159.382567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76159.382567                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1479                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    44.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15662                       # number of writebacks
system.cpu1.icache.writebacks::total            15662                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          858                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          858                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          858                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          858                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15662                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15662                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1179061000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1179061000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1179061000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1179061000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003486                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003486                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003486                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003486                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75281.637083                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75281.637083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75281.637083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75281.637083                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15662                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4476200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4476200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1258153000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1258153000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4492720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4492720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003677                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003677                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76159.382567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76159.382567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          858                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          858                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1179061000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1179061000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75281.637083                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75281.637083                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5085242                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15694                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           324.024595                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9001102                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9001102                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7942811                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7942811                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7942811                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7942811                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4353764                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4353764                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4353764                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4353764                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 369670999788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 369670999788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 369670999788                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 369670999788                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12296575                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12296575                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12296575                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12296575                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.354063                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.354063                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.354063                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.354063                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84908.368894                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84908.368894                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84908.368894                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84908.368894                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1963600                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       148782                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1547                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.662121                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.174531                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493756                       # number of writebacks
system.cpu1.dcache.writebacks::total           493756                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3856597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3856597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3856597                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3856597                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497167                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497167                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46377549974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46377549974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46377549974                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46377549974                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.040431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.040431                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040431                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93283.645081                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93283.645081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93283.645081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93283.645081                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493756                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6433559                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6433559                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3501306                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3501306                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 295131534500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 295131534500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9934865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9934865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.352426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.352426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84291.842672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84291.842672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3115206                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3115206                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  34816784500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  34816784500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90175.562031                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90175.562031                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1509252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1509252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       852458                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       852458                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  74539465288                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  74539465288                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361710                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361710                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.360949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.360949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 87440.630844                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87440.630844                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       741391                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       741391                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11560765474                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11560765474                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104088.212286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104088.212286                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16601                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16601                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          661                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          661                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     31375500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     31375500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038292                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038292                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47466.717095                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47466.717095                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          525                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          525                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030414                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030414                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 42279.047619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42279.047619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          772                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          772                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      7237000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7237000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9374.352332                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9374.352332                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          765                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          765                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6519000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6519000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.046168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8521.568627                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8521.568627                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1218500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1218500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1184                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1184                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     15748000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     15748000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1843                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1843                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.642431                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.642431                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13300.675676                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13300.675676                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1183                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1183                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     14564000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     14564000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.641888                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.641888                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12311.073542                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12311.073542                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.499486                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8477683                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497744                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.032215                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.499486                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984359                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984359                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25162216                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25162216                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43456620500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1691138                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1221078                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4745102                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4132384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5089                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3594                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8683                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           481400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          481401                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1571136                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1002                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1002                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1661014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1488548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1496325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1497403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6503277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9357568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70538688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2004736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63253056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2017024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63573568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1979008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63615744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276339392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9831421                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60627840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12015145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.459493                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10030010     83.48%     83.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1850714     15.40%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  53179      0.44%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  59331      0.49%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  21911      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12015145                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4365788962                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         752874621                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24960073                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753420297                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24536590                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         832981893                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109902534                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         748617607                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24742784                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
