
                         Lattice Mapping Report File

Design:  fftfull
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Sun Nov 16 20:01:30 2025

Design Information
------------------

Command line:   map -i proj_fft_fft_syn.udb -o proj_fft_fft_map.udb -mp
     proj_fft_fft.mrp -hierrpt -gui -msgset
     C:/Users/jgong/my_designs/proj_fft/promote.xml

Design Summary
--------------

   Number of slice registers: 222 out of  5280 (4%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           949 out of  5280 (18%)
      Number of logic LUT4s:             628
      Number of inserted feedthru LUT4s:  43
      Number of ripple logic:            139 (278 LUT4s)
   Number of IO sites used:   30 out of 39 (77%)
      Number of IO sites used for general PIO: 30
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 30 out of 36 (83%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 30 out of 39 (77%)
   Number of DSPs:             6 out of 8 (75%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             16 out of 30 (53%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 235 loads, 235 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  11
      Net fft.iCE40UP.rd_data_corr_w_0__N_1687: 8 loads, 0 SLICEs
      Net fft.mem_write1: 8 loads, 0 SLICEs
      Net fft.mem_write0: 8 loads, 0 SLICEs
      Net fft.iCE40UP.rd_data_corr_w_0__N_1623: 8 loads, 0 SLICEs
      Net fft.addctrl_inst.n2640: 1 loads, 1 SLICEs
      Net fft.addctrl_inst.addgen.n5091: 5 loads, 5 SLICEs
      Net fft.addctrl_inst.addgen.n2840: 9 loads, 9 SLICEs
      Net n2858: 9 loads, 9 SLICEs
      Net n2823: 16 loads, 16 SLICEs
      Net n2824: 5 loads, 5 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n2856: 9 loads, 9 SLICEs
   Number of LSRs:  1
      Net n608: 54 loads, 54 SLICEs
   Top 10 highest fanout non-clock nets:
      Net reset_c: 120 loads
      Net fft_load_c: 100 loads
      Net fft.read_sel: 99 loads
      Net n608: 54 loads
      Net fft_done: 27 loads
      Net frequency[8]: 23 loads
      Net frequency[5]: 21 loads
      Net frequency[4]: 17 loads
      Net frequency[6]: 17 loads
      Net frequency[9]: 17 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| noted               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[5]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[4]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[3]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[2]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[1]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[0]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[2]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[1]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[0]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[6]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[7]           | INPUT     |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| add_rd[8]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[10]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[9]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[6]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[3]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[4]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[5]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[11]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[12]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[7]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[8]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| fft_load            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| fft_start           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[13]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[14]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din[15]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block add_bitrev_pad[3].vlo_inst was optimized away.

ASIC Components
---------------

Instance Name: fft/ram1_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[3].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram1_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[2].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram1_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[1].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram1_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[0].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst

                                    Page 3





ASIC Components (cont)
----------------------
         Type: EBR
Instance Name: fft/ram1_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[3].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram1_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[2].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram1_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[1].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram1_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[0].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[3].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[2].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[1].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_b/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[0].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[3].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[2].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[1].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/ram0_a/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDA
     TA[0].no_mem_file.mem0/iCE40UP.sp4k.ebr_inst
         Type: EBR
Instance Name: fft/butterfly_inst/tw_mult/mult4/img_b_0__I_0
         Type: DSP
Instance Name: fft/butterfly_inst/tw_mult/mult2/real_b_0__I_0
         Type: DSP
Instance Name: fft/butterfly_inst/tw_mult/mult1/real_b_0__I_0_2
         Type: DSP
Instance Name: fftdec/mult_13
         Type: DSP
Instance Name: fftdec/mag_real/dout_16__I_0
         Type: DSP
Instance Name: fftdec/mag_img/dout_0__I_0
         Type: DSP

Constraint Summary
------------------

   Total number of constraints: 1
   Total number of constraints dropped: 0



                                    Page 4





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 78 MB
Checksum -- map: 4b71145348871cfb68a1e6f126d7ba10a1b4536f





















































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
