;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMN 300, 95
	JMZ <13, 0
	JMZ <13, 0
	ADD #13, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB #80, @0
	ADD #23, -0
	ADD #23, -0
	ADD 290, 150
	SUB -8, -0
	CMP <-311, 9
	ADD 270, 60
	CMP <-311, 9
	CMP -207, <-120
	SLT 12, @10
	CMP -207, <-120
	SPL 0, <-2
	SLT 130, 9
	SPL 0, <-2
	SUB -207, <-120
	SUB -207, <-120
	CMP #80, @0
	CMP #80, @0
	SUB @-127, 100
	MOV -1, <-20
	SUB @121, 106
	ADD <-30, 9
	ADD <-30, 9
	SPL 502, <-2
	JMZ 130, 9
	JMZ 130, 9
	SPL 0, <-2
	MOV -1, <-20
	JMZ <13, 0
	MOV -1, <-20
	JMZ <13, 0
	SLT 290, 150
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
