Real time: Nov/23/2014 21:30:03

Profiler Stats
--------------
Elapsed_time_in_seconds: 156
Elapsed_time_in_minutes: 2.6
Elapsed_time_in_hours: 0.0433333
Elapsed_time_in_days: 0.00180556

Virtual_time_in_seconds: 155.64
Virtual_time_in_minutes: 2.594
Virtual_time_in_hours:   0.0432333
Virtual_time_in_days:    0.0432333

Ruby_current_time: 3341998
Ruby_start_time: 1
Ruby_cycles: 3341997

mbytes_resident: 3225.77
mbytes_total: 3274.08
resident_ratio: 0.985244

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.342e+06 [ 3.342e+06 3.342e+06 3.342e+06 3.342e+06 3.342e+06 3.342e+06 3.342e+06 3.342e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 213471
  L1D_cache_total_misses: 49766	(23.3128%)
  L1D_cache_total_demand_misses: 49766
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 49766
  L1D_cache_misses_per_instruction: 49766
  L1D_cache_instructions_per_misses: 2.0094e-05

  L1D_cache_request_type_LD:   90321	(42.3107)%
  L1D_cache_request_type_ST:   123150	(57.6893)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 213471 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 213471 ]

  L1D_cache_miss_type_LD:   22654	(45.521)%
  L1D_cache_miss_type_ST:   27112	(54.479)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 196484
  L1T_cache_total_misses: 49748	(25.3191%)
  L1T_cache_total_demand_misses: 49748
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 49748
  L1T_cache_misses_per_instruction: 49748
  L1T_cache_instructions_per_misses: 2.01013e-05

  L1T_cache_request_type_LD:   148932	(75.7985)%
  L1T_cache_request_type_ST:   47552	(24.2015)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 196484 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 196484 ]

  L1T_cache_miss_type_LD:   25475	(51.2081)%
  L1T_cache_miss_type_ST:   24273	(48.7919)%

L2_cache cache stats: 
  L2_cache_total_requests: 65166
  L2_cache_total_misses: 5216	(8.00417%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   22654	(34.7635)%
  L2_cache_request_type_ST:   42512	(65.2365)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 65166 average:     8 | standard deviation: 0 | 0 0 0 0 65166 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 73027
  L2T_cache_total_misses: 15400	(21.0881%)
  L2T_cache_total_demand_misses: 15400
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 15400
  L2T_cache_misses_per_instruction: 15400
  L2T_cache_instructions_per_misses: 6.49351e-05

  L2T_cache_request_type_LD:   25475	(34.8844)%
  L2T_cache_request_type_ST:   47552	(65.1156)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 73027 average: 23.6278 | standard deviation: 11.4386 | 0 0 0 0 25475 0 47552 ]

  L2T_cache_miss_type_LD:   10035	(65.1623)%
  L2T_cache_miss_type_ST:   5365	(34.8377)%


TBE Queries: 232290
Busy TBE Counts: 44985
Busy Controller Counts:
L1TCache-0:20  L1TCache-1:11  L1TCache-2:14  L1TCache-3:0  L1TCache-4:21  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:1161  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 187305 average: 26.2419 | standard deviation: 36.8691 | 86750 15088 5427 4445 4687 4538 4644 4768 4620 4149 4334 4456 3211 2649 2702 2731 1686 1663 1670 1571 1539 1415 1318 1033 999 966 935 890 883 833 791 9914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 128 count: 409955 average: 13.2979 | standard deviation: 20.3888 | 199119 90604 16784 8707 6832 6957 7880 6860 6895 7009 6756 7094 7026 5863 5401 4656 2789 2116 1916 1770 1563 1173 844 661 505 450 331 356 307 292 268 166 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1250 count: 409955 average: 60.136 | standard deviation: 148.665 | 286820 0 0 46972 10446 172 14 206 3835 214 476 504 418 585 1354 4070 4920 1004 741 803 972 1095 993 1103 982 826 653 586 656 742 690 592 666 648 704 589 986 1493 708 3587 1188 666 725 613 553 953 609 566 542 614 582 577 488 523 502 468 456 452 450 449 434 415 421 452 445 469 469 454 421 399 391 322 317 330 327 315 312 313 303 284 295 290 282 288 277 255 286 240 240 180 183 184 188 180 202 159 188 173 174 158 166 162 162 123 148 149 143 130 147 123 135 137 102 115 89 91 76 100 70 71 71 83 62 61 53 45 63 46 55 42 30 14 12 7 5 6 4 2 4 3 3 4 3 0 2 3 0 3 2 2 1 2 2 1 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 1250 count: 239253 average: 59.3869 | standard deviation: 159.916 | 209649 8644 5936 5256 4195 2739 1635 992 185 22 ]
miss_latency_ST: [binsize: 128 max: 1086 count: 170702 average: 61.186 | standard deviation: 131.277 | 146437 8714 9318 2569 1676 990 783 206 9 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1192 count: 80127 average: 125.293 | standard deviation: 236.247 | 58139 0 0 0 0 0 0 49 164 59 124 141 131 167 125 701 500 321 226 292 339 492 498 636 496 260 180 167 165 177 192 164 141 130 162 150 145 183 171 169 170 185 173 167 167 178 169 204 240 280 246 289 230 259 257 242 251 254 254 243 232 241 208 222 225 220 200 209 216 196 231 187 209 205 209 210 210 206 218 212 198 201 222 214 207 191 215 184 168 110 118 119 117 104 120 96 109 106 108 103 117 107 106 90 96 105 105 75 99 78 84 90 68 77 63 67 62 79 56 60 58 67 54 53 45 37 56 42 46 38 26 11 6 3 2 0 1 0 1 0 0 2 1 0 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1250 count: 329828 average: 44.3071 | standard deviation: 112.383 | 228681 0 0 46972 10446 172 14 157 3671 155 352 363 287 418 1229 3369 4420 683 515 511 633 603 495 467 486 566 473 419 491 565 498 428 525 518 542 439 841 1310 537 3418 1018 481 552 446 386 775 440 362 302 334 336 288 258 264 245 226 205 198 196 206 202 174 213 230 220 249 269 245 205 203 160 135 108 125 118 105 102 107 85 72 97 89 60 74 70 64 71 56 72 70 65 65 71 76 82 63 79 67 66 55 49 55 56 33 52 44 38 55 48 45 51 47 34 38 26 24 14 21 14 11 13 16 8 8 8 8 7 4 9 4 4 3 6 4 3 6 3 2 3 3 3 2 2 0 1 2 0 2 2 1 1 2 2 1 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 128 count: 409955 average: 13.2979 | standard deviation: 20.3888 | 199119 90604 16784 8707 6832 6957 7880 6860 6895 7009 6756 7094 7026 5863 5401 4656 2789 2116 1916 1770 1563 1173 844 661 505 450 331 356 307 292 268 166 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 83762 average: 2.15371 | standard deviation: 0.591241 | 0 7430 57568 17444 1099 221 ]
Sequencer_1: [binsize: 4 max: 128 count: 129709 average: 33.4467 | standard deviation: 25.5858 | 15129 9520 8526 7781 6272 6271 7146 6139 6179 6321 6416 6852 6798 5609 5207 4215 2605 2116 1916 1770 1563 1173 844 661 505 450 331 356 307 292 268 166 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 9797 average: 7.79422 | standard deviation: 10.3446 | 38 215 6571 2132 34 23 23 26 24 25 22 30 24 26 32 23 28 27 24 29 25 38 44 37 29 36 30 46 32 29 29 39 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 1 max: 43 count: 24808 average: 3.21255 | standard deviation: 3.50269 | 0 1550 7976 11028 2563 855 248 25 16 22 28 24 20 15 18 22 21 30 22 20 18 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 1 ]
SequencerACC_2: [binsize: 2 max: 64 count: 28401 average: 4.3877 | standard deviation: 7.00881 | 3423 10260 11360 2587 84 27 17 14 22 23 19 19 36 34 14 13 13 13 12 12 13 14 8 12 18 14 17 12 16 25 47 120 83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 55 count: 61852 average: 7.37577 | standard deviation: 5.96121 | 639 2862 14928 31521 6817 1105 546 177 159 165 230 261 249 260 251 283 294 240 262 238 114 36 36 36 36 36 53 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 64 count: 71626 average: 2.73547 | standard deviation: 5.58822 | 22742 40815 5525 1449 51 27 24 24 25 24 24 24 26 27 28 25 25 24 27 32 33 27 36 33 30 29 35 43 43 49 62 144 94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 677 count: 278106 average: 87.7999 | standard deviation: 123.157 | 2 169689 24003 7159 4941 4560 4072 4573 5371 4832 3308 3212 3169 2898 2837 2631 2220 1896 1703 1652 1652 1614 1540 1322 1129 1063 1067 1162 3225 5563 2310 821 494 158 88 69 39 27 17 9 5 2 2 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 677 count: 110754 average: 54.4186 | standard deviation: 73.5488 | 0 76288 14312 2216 1139 1165 1060 1202 1219 1144 1012 1048 1164 1148 1240 1139 814 546 467 437 441 434 362 220 145 107 82 47 28 20 18 16 12 14 11 7 7 6 2 6 5 2 2 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 638 count: 167352 average: 109.892 | standard deviation: 142.829 | 2 93401 9691 4943 3802 3395 3012 3371 4152 3688 2296 2164 2005 1750 1597 1492 1406 1350 1236 1215 1211 1180 1178 1102 984 956 985 1115 3197 5543 2292 805 482 144 77 62 32 21 15 3 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 4 max: 179 count: 19702 average: 21.0904 | standard deviation: 11.3898 | 0 0 0 0 12554 6490 94 121 85 66 34 35 9 5 3 3 2 5 10 8 6 9 5 7 3 5 2 7 3 0 0 0 2 4 24 24 27 20 6 10 10 3 0 0 1 0 0 0 0 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 677 count: 91052 average: 61.6302 | standard deviation: 79.117 | 0 57029 14092 2196 1114 1138 1043 1199 1165 1081 999 1047 1164 1148 1240 1139 814 546 467 437 441 434 362 220 145 107 82 47 28 20 18 16 12 14 11 7 7 6 2 6 5 2 2 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 152
system_time: 2
page_reclaims: 826131
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 600

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 15400
L2_DATA_GX = 73135
L2T_TO_L1T_DATA = 101900
L1_DATA_GX = 19520
L2_TO_L2T_ACK = 16740
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 152675
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 18348
L1_DATA_F = 3430
L1_DATA_PX = 176205
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 1354
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 28510
L2_ATOMIC = 0
L2_TO_L2T_DATA = 77000
L1_DATA = 0
L1_COHMSG = 138856
L1_COHMSG_INVACK = 14
L1T_TO_L2T_MSG = 25475
----------------------
total_flits_messages = 1113217
----------------------

DMA = 400635
DATA_GX_OW = 108392
DATA_PX_C = 140964
DATA_PX_D = 35241
DATA_GX_C = 27098
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.45406 | standard deviation: 0.673516 | 0 53699 22739 6678 646 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:129709 full:0 size:[binsize: 2 max: 96 count: 129709 average: 27.1259 | standard deviation: 21.6631 | 16849 10538 5171 4397 3872 3773 4012 4022 3061 2399 2372 2247 2294 2381 2715 3109 3081 3256 3520 3396 3361 3492 3483 3482 4069 4073 3636 3312 3008 2562 2209 1986 1037 450 450 446 382 318 308 224 143 137 135 134 134 134 134 4 1 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18963 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=41863 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=39172 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=31085 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=84600 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=31732 [L2TCache]=0 [L2Cache]=144 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=117720 [L2TCache]=0 [L2Cache]=73552 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=45 [Directory]=9 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=48 [L2Cache]=0 [L1Cache]=240 [Directory]=12 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=38962 [L2Cache]=0 [L1Cache]=273732 [Directory]=5194 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=6795 [L2Cache]=30870 [L1Cache]=22710 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=63335 [L2Cache]=211312 [L1Cache]=254 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0169006 flits/cycle
total_flits_on_link = 3727793
-------------
Total VC Load [0] = 227118 flits
Total VC Load [1] = 217518 flits
Total VC Load [2] = 209942 flits
Total VC Load [3] = 197068 flits
Total VC Load [4] = 35617 flits
Total VC Load [5] = 35180 flits
Total VC Load [6] = 35090 flits
Total VC Load [7] = 34521 flits
Total VC Load [8] = 4548 flits
Total VC Load [9] = 4578 flits
Total VC Load [10] = 4569 flits
Total VC Load [11] = 4559 flits
Total VC Load [12] = 446360 flits
Total VC Load [13] = 440478 flits
Total VC Load [14] = 427672 flits
Total VC Load [15] = 412046 flits
Total VC Load [16] = 65194 flits
Total VC Load [17] = 65251 flits
Total VC Load [18] = 65117 flits
Total VC Load [19] = 65097 flits
Total VC Load [20] = 108063 flits
Total VC Load [21] = 107871 flits
Total VC Load [22] = 107715 flits
Total VC Load [23] = 107717 flits
Total VC Load [24] = 74971 flits
Total VC Load [25] = 74372 flits
Total VC Load [26] = 74828 flits
Total VC Load [27] = 74733 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0679588 flits/cycle 
Average VC Load [1] = 0.0650862 flits/cycle 
Average VC Load [2] = 0.0628193 flits/cycle 
Average VC Load [3] = 0.0589671 flits/cycle 
Average VC Load [4] = 0.0106574 flits/cycle 
Average VC Load [5] = 0.0105266 flits/cycle 
Average VC Load [6] = 0.0104997 flits/cycle 
Average VC Load [7] = 0.0103295 flits/cycle 
Average VC Load [8] = 0.00136086 flits/cycle 
Average VC Load [9] = 0.00136984 flits/cycle 
Average VC Load [10] = 0.00136715 flits/cycle 
Average VC Load [11] = 0.00136415 flits/cycle 
Average VC Load [12] = 0.133561 flits/cycle 
Average VC Load [13] = 0.131801 flits/cycle 
Average VC Load [14] = 0.127969 flits/cycle 
Average VC Load [15] = 0.123293 flits/cycle 
Average VC Load [16] = 0.0195075 flits/cycle 
Average VC Load [17] = 0.0195246 flits/cycle 
Average VC Load [18] = 0.0194845 flits/cycle 
Average VC Load [19] = 0.0194785 flits/cycle 
Average VC Load [20] = 0.0323349 flits/cycle 
Average VC Load [21] = 0.0322774 flits/cycle 
Average VC Load [22] = 0.0322307 flits/cycle 
Average VC Load [23] = 0.0322313 flits/cycle 
Average VC Load [24] = 0.022433 flits/cycle 
Average VC Load [25] = 0.0222538 flits/cycle 
Average VC Load [26] = 0.0223902 flits/cycle 
Average VC Load [27] = 0.0223618 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 21.4936
-------------
Dynamic_Link_Power = 0.1236
Static_Link_Power = 0.733365
Total_Link_Power = 0.856966
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00723997, Crossbar: 0.00812678, VC allocator: 0.000924948, SW allocator: 0.00335011, Clock: 0.153216, Total: 0.172858
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.71177
Dynamic_Router_Power = 0.172858
Static_Router_Power = 1.53891
Total_Router_Power = 1.71177
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.296458
Total_Static_Power = 2.27227
Total_Power = 2.56873
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  148932
L1_WThru  47552
L1_Atomic  0
L1_Replacement  4479
Data  0
Data_Done  25475
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  25475
I  L1_WThru  24273
I  L1_Atomic  0 <-- 
I  L1_Replacement  4435

S  Load  123457
S  L1_WThru  23279
S  L1_Atomic  0 <-- 
S  L1_Replacement  44

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  25475

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  25398
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  22154

 --- L2TCache ---
 - Event Counts -
L1_GETS  25475
L1_Write  24273
L1_Upgrade_T  22312
L1_Upgrade_NT  967
L2_Atomic  0
L2_Expire  121
L2_Replacement  0
L2_Replacement_clean  0
Data  656
Data_all_Acks  14744
Ack  684
Ack_all  656
WB_Ack  15400
Fwd_GETX  8567
Fwd_GETS  6833
Inv  0

 - Transitions -
NP  L1_GETS  10035
NP  L1_Write  5365
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  15430
E  L1_Write  18908
E  L1_Upgrade_NT  967
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  8546
E  Fwd_GETS  6733
E  Inv  0 <-- 

S  L1_GETS  10
S  L1_Upgrade_T  22312
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  21
S  Fwd_GETS  100
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  656
IS  Data_all_Acks  9379
IS  Ack  684
IS  Ack_all  656

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  5365
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  121
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  15400
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  22654
L1_GETX  42498
L1_UPGRADE  14
L1_PUTX  28496
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  686
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  686
Unblock_Cancel  0
Exclusive_Unblock  64478
PUTX_ACC  8526
DATA_ACC  6874

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  670
SS  L1_UPGRADE  14
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  14145
M  L1_GETX  11373
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  7519
MT  L1_GETX  26229
MT  L1_PUTX  28496
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  684

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  63794
MT_MB  PUTX_ACC  1694
MT_MB  DATA_ACC  6873

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  608
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  78
MT_IIB  PUTX_ACC  6832
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  78
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  608

 --- L1Cache ---
 - Event Counts -
Load  90321
Ifetch  0
Store  123150
Inv  1354
L1_Replacement  31799
Fwd_GETX  17662
Fwd_GETS  686
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  30535
DataS_fromL1  686
Data_all_Acks  18531
Ack  14
Ack_all  14
WB_Ack  28496

 - Transitions -
NP  Load  17362
NP  Ifetch  0 <-- 
NP  Store  18533
NP  Inv  8
NP  L1_Replacement  0 <-- 

I  Load  5292
I  Ifetch  0 <-- 
I  Store  8565
I  Inv  0 <-- 
I  L1_Replacement  3294

S  Load  50
S  Ifetch  0 <-- 
S  Store  14
S  Inv  1346
S  L1_Replacement  9

E  Load  7351
E  Ifetch  0 <-- 
E  Store  3997
E  Inv  0 <-- 
E  L1_Replacement  10652
E  Fwd_GETX  6660
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  60266
M  Ifetch  0 <-- 
M  Store  92041
M  Inv  0 <-- 
M  L1_Replacement  17844
M  Fwd_GETX  11002
M  Fwd_GETS  685
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  21968
IS  DataS_fromL1  686
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  8567
IM  Data_all_Acks  18531
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  14
SM  Ack_all  14

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  28496

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5739 full:0 size:[binsize: 2 max: 60 count: 5739 average: 3.95104 | standard deviation: 10.0547 | 4654 547 20 18 18 18 18 18 18 18 18 18 18 18 27 32 23 18 18 18 18 18 21 22 19 18 18 17 15 13 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:12634 full:0 size:[binsize: 1 max: 39 count: 12634 average: 1.9575 | standard deviation: 4.5947 | 0 10863 1221 27 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 13 13 13 13 13 13 13 13 13 13 26 26 26 26 13 13 13 13 13 13 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:12730 full:0 size:[binsize: 2 max: 60 count: 12730 average: 1.789 | standard deviation: 4.992 | 11029 1339 59 32 19 16 14 12 15 13 10 8 8 8 8 8 8 8 8 8 8 8 8 16 16 8 8 8 8 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:16628 full:0 size:[binsize: 2 max: 51 count: 16628 average: 4.88676 | standard deviation: 9.2146 | 11822 1565 293 275 213 167 154 180 198 167 144 148 171 198 185 154 136 118 82 36 39 48 45 36 36 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:25296 full:0 size:[binsize: 2 max: 59 count: 25296 average: 2.08721 | standard deviation: 4.84782 | 16559 7920 68 50 48 49 42 43 43 32 28 28 28 28 29 30 29 28 28 28 28 26 32 24 8 8 8 8 8 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5739 full:0 size:[binsize: 1 max: 2 count: 5739 average: 1.03136 | standard deviation: 0.174638 | 0 5559 180 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:12634 full:0 size:[binsize: 1 max: 2 count: 12634 average: 1.01021 | standard deviation: 0.100659 | 0 12505 129 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:12730 full:0 size:[binsize: 1 max: 2 count: 12730 average: 1.01712 | standard deviation: 0.129964 | 0 12512 218 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:16628 full:0 size:[binsize: 1 max: 2 count: 16628 average: 1.01479 | standard deviation: 0.120892 | 0 16382 246 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:25296 full:0 size:[binsize: 1 max: 2 count: 25296 average: 1.00217 | standard deviation: 0.0466298 | 0 25241 55 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:21772 full:0 size:[binsize: 1 max: 3 count: 21772 average: 1.03527 | standard deviation: 0.213568 | 0 21130 516 126 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:51255 full:0 size:[binsize: 1 max: 5 count: 51255 average: 1.1444 | standard deviation: 0.370904 | 0 44192 6744 302 15 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:21772 full:0 size:[binsize: 1 max: 2 count: 21772 average: 1.01291 | standard deviation: 0.113001 | 0 21491 281 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:51255 full:0 size:[binsize: 1 max: 3 count: 51255 average: 1.07543 | standard deviation: 0.264177 | 0 47390 3864 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:30 full:0 size:[binsize: 1 max: 3 count: 30 average: 1.16667 | standard deviation: 0.491304 | 0 26 3 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:23896 full:0 size:[binsize: 1 max: 36 count: 23896 average: 4.19991 | standard deviation: 6.49566 | 0 13597 3639 1320 537 271 230 387 444 147 149 125 123 240 230 339 148 129 135 140 350 283 97 81 89 124 118 109 101 57 42 37 40 18 10 7 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:6856 full:0 size:[binsize: 1 max: 47 count: 6856 average: 14.6332 | standard deviation: 9.82679 | 0 247 284 391 390 224 168 218 251 232 255 219 258 248 239 238 268 247 260 239 254 260 196 180 123 116 90 84 78 61 56 46 48 36 31 25 32 40 29 29 30 21 24 29 30 17 11 4 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.04167 | standard deviation: 0.208514 | 0 23 1 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:15376 full:0 size:[binsize: 1 max: 3 count: 15376 average: 1.0372 | standard deviation: 0.191698 | 0 14811 558 7 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:15376 full:0 size:[binsize: 1 max: 2 count: 15376 average: 1.24005 | standard deviation: 0.427129 | 0 11685 3691 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:32092 full:0 size:[binsize: 1 max: 2 count: 32092 average: 1.05366 | standard deviation: 0.225373 | 0 30370 1722 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.16667 | standard deviation: 0.426401 | 0 10 2 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:5194 full:0 size:[binsize: 1 max: 1 count: 5194 average:     1 | standard deviation: 0 | 0 5194 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 3 count: 48 average: 1.10417 | standard deviation: 0.385922 | 0 44 3 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:34384 full:0 size:[binsize: 1 max: 44 count: 34384 average: 5.2851 | standard deviation: 8.13182 | 0 17735 6348 1974 219 332 469 262 161 293 457 416 346 276 339 363 252 255 270 268 287 268 248 279 286 250 226 202 192 175 178 179 139 129 109 72 52 28 15 8 6 10 6 3 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:72 full:0 size:[binsize: 1 max: 3 count: 72 average: 1.41667 | standard deviation: 0.55665 | 0 44 26 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:90632 full:0 size:[binsize: 4 max: 102 count: 90632 average: 10.3461 | standard deviation: 18.627 | 60476 10978 2118 1049 1173 1245 1038 1051 1047 954 989 1167 1339 1403 869 576 445 526 528 532 506 340 137 77 50 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:64 full:0 size:[binsize: 1 max: 1 count: 64 average:     1 | standard deviation: 0 | 0 64 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:65090 full:0 size:[binsize: 1 max: 2 count: 65090 average: 1.08342 | standard deviation: 0.27655 | 0 59660 5430 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 1 count: 78 average:     1 | standard deviation: 0 | 0 78 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:102100 full:0 size:[binsize: 1 max: 2 count: 102100 average: 1.17992 | standard deviation: 0.384126 | 0 83730 18370 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:30 full:0 size:[binsize: 1 max: 1 count: 30 average:     1 | standard deviation: 0 | 0 30 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:12736 full:0 size:[binsize: 1 max: 2 count: 12736 average: 1.04342 | standard deviation: 0.203811 | 0 12183 553 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:11329 full:0 size:[binsize: 1 max: 4 count: 11329 average: 1.23753 | standard deviation: 0.426439 | 0 8641 2686 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:66933 full:0 size:[binsize: 4 max: 124 count: 66933 average: 55.4567 | standard deviation: 38.5789 | 4861 2846 2639 2622 2439 2167 2948 3604 2550 1891 2024 2138 1828 1724 1699 1665 1594 1560 1552 1569 1471 1403 1613 1345 969 931 961 5232 5358 843 723 164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:7125 full:0 size:[binsize: 4 max: 101 count: 7125 average: 8.69249 | standard deviation: 16.2201 | 5338 165 130 144 149 129 150 122 117 99 97 95 97 99 69 33 18 22 11 11 9 5 5 4 5 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:13263 full:0 size:[binsize: 2 max: 50 count: 13263 average: 6.62678 | standard deviation: 8.19026 | 5774 1762 668 615 717 735 675 659 489 229 155 131 111 99 75 59 68 54 42 34 40 43 17 5 5 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:8645 full:0 size:[binsize: 1 max: 2 count: 8645 average: 1.00012 | standard deviation: 0.0107558 | 0 8644 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:41121 full:0 size:[binsize: 1 max: 3 count: 41121 average: 1.18219 | standard deviation: 0.411531 | 0 34047 6656 418 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:6441 full:0 size:[binsize: 1 max: 2 count: 6441 average: 1.10092 | standard deviation: 0.301394 | 0 5791 650 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:13261 full:0 size:[binsize: 1 max: 2 count: 13261 average: 1.19433 | standard deviation: 0.395773 | 0 10684 2577 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:11338 full:0 size:[binsize: 1 max: 1 count: 11338 average:     1 | standard deviation: 0 | 0 11338 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:66938 full:0 size:[binsize: 1 max: 2 count: 66938 average: 1.15513 | standard deviation: 0.362048 | 0 56554 10384 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.01073 | standard deviation: 0.103616 | 0 1291 14 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00613 | standard deviation: 0.078326 | 0 1297 8 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00844 | standard deviation: 0.0919159 | 0 1292 11 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00691 | standard deviation: 0.0831411 | 0 1294 9 ]
