// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max2_PE_4u_16u_s (
        ap_ready,
        data0_V,
        data1_V,
        ap_return
);


output   ap_ready;
input  [63:0] data0_V;
input  [63:0] data1_V;
output  [63:0] ap_return;

wire   [3:0] trunc_ln647_12_fu_86_p1;
wire   [3:0] trunc_ln647_fu_82_p1;
wire   [0:0] icmp_ln895_fu_90_p2;
wire   [3:0] p_Result_117_1_fu_114_p4;
wire   [3:0] p_Result_116_1_fu_104_p4;
wire   [0:0] icmp_ln895_1_fu_124_p2;
wire   [3:0] p_Result_117_2_fu_148_p4;
wire   [3:0] p_Result_116_2_fu_138_p4;
wire   [0:0] icmp_ln895_2_fu_158_p2;
wire   [3:0] p_Result_117_3_fu_182_p4;
wire   [3:0] p_Result_116_3_fu_172_p4;
wire   [0:0] icmp_ln895_3_fu_192_p2;
wire   [3:0] p_Result_117_4_fu_216_p4;
wire   [3:0] p_Result_116_4_fu_206_p4;
wire   [0:0] icmp_ln895_4_fu_226_p2;
wire   [3:0] p_Result_117_5_fu_250_p4;
wire   [3:0] p_Result_116_5_fu_240_p4;
wire   [0:0] icmp_ln895_5_fu_260_p2;
wire   [3:0] p_Result_117_6_fu_284_p4;
wire   [3:0] p_Result_116_6_fu_274_p4;
wire   [0:0] icmp_ln895_6_fu_294_p2;
wire   [3:0] p_Result_117_7_fu_318_p4;
wire   [3:0] p_Result_116_7_fu_308_p4;
wire   [0:0] icmp_ln895_7_fu_328_p2;
wire   [3:0] p_Result_117_8_fu_352_p4;
wire   [3:0] p_Result_116_8_fu_342_p4;
wire   [0:0] icmp_ln895_8_fu_362_p2;
wire   [3:0] p_Result_117_9_fu_386_p4;
wire   [3:0] p_Result_116_9_fu_376_p4;
wire   [0:0] icmp_ln895_9_fu_396_p2;
wire   [3:0] p_Result_117_s_fu_420_p4;
wire   [3:0] p_Result_116_s_fu_410_p4;
wire   [0:0] icmp_ln895_10_fu_430_p2;
wire   [3:0] p_Result_117_10_fu_454_p4;
wire   [3:0] p_Result_116_10_fu_444_p4;
wire   [0:0] icmp_ln895_11_fu_464_p2;
wire   [3:0] p_Result_117_11_fu_488_p4;
wire   [3:0] p_Result_116_11_fu_478_p4;
wire   [0:0] icmp_ln895_12_fu_498_p2;
wire   [3:0] p_Result_117_12_fu_522_p4;
wire   [3:0] p_Result_116_12_fu_512_p4;
wire   [0:0] icmp_ln895_13_fu_532_p2;
wire   [3:0] p_Result_117_13_fu_556_p4;
wire   [3:0] p_Result_116_13_fu_546_p4;
wire   [0:0] icmp_ln895_14_fu_566_p2;
wire   [3:0] p_Result_117_14_fu_590_p4;
wire   [3:0] p_Result_116_14_fu_580_p4;
wire   [0:0] icmp_ln895_15_fu_600_p2;
wire   [3:0] select_ln18_25_fu_606_p3;
wire   [3:0] select_ln18_24_fu_572_p3;
wire   [3:0] select_ln18_23_fu_538_p3;
wire   [3:0] select_ln18_22_fu_504_p3;
wire   [3:0] select_ln18_21_fu_470_p3;
wire   [3:0] select_ln18_20_fu_436_p3;
wire   [3:0] select_ln18_19_fu_402_p3;
wire   [3:0] select_ln18_18_fu_368_p3;
wire   [3:0] select_ln18_17_fu_334_p3;
wire   [3:0] select_ln18_16_fu_300_p3;
wire   [3:0] select_ln18_15_fu_266_p3;
wire   [3:0] select_ln18_14_fu_232_p3;
wire   [3:0] select_ln18_13_fu_198_p3;
wire   [3:0] select_ln18_12_fu_164_p3;
wire   [3:0] select_ln18_11_fu_130_p3;
wire   [3:0] select_ln18_fu_96_p3;

assign ap_ready = 1'b1;

assign ap_return = {{{{{{{{{{{{{{{{select_ln18_25_fu_606_p3}, {select_ln18_24_fu_572_p3}}, {select_ln18_23_fu_538_p3}}, {select_ln18_22_fu_504_p3}}, {select_ln18_21_fu_470_p3}}, {select_ln18_20_fu_436_p3}}, {select_ln18_19_fu_402_p3}}, {select_ln18_18_fu_368_p3}}, {select_ln18_17_fu_334_p3}}, {select_ln18_16_fu_300_p3}}, {select_ln18_15_fu_266_p3}}, {select_ln18_14_fu_232_p3}}, {select_ln18_13_fu_198_p3}}, {select_ln18_12_fu_164_p3}}, {select_ln18_11_fu_130_p3}}, {select_ln18_fu_96_p3}};

assign icmp_ln895_10_fu_430_p2 = ((p_Result_117_s_fu_420_p4 > p_Result_116_s_fu_410_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_464_p2 = ((p_Result_117_10_fu_454_p4 > p_Result_116_10_fu_444_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_498_p2 = ((p_Result_117_11_fu_488_p4 > p_Result_116_11_fu_478_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_532_p2 = ((p_Result_117_12_fu_522_p4 > p_Result_116_12_fu_512_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_566_p2 = ((p_Result_117_13_fu_556_p4 > p_Result_116_13_fu_546_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_600_p2 = ((p_Result_117_14_fu_590_p4 > p_Result_116_14_fu_580_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_124_p2 = ((p_Result_117_1_fu_114_p4 > p_Result_116_1_fu_104_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_158_p2 = ((p_Result_117_2_fu_148_p4 > p_Result_116_2_fu_138_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_192_p2 = ((p_Result_117_3_fu_182_p4 > p_Result_116_3_fu_172_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_226_p2 = ((p_Result_117_4_fu_216_p4 > p_Result_116_4_fu_206_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_260_p2 = ((p_Result_117_5_fu_250_p4 > p_Result_116_5_fu_240_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_294_p2 = ((p_Result_117_6_fu_284_p4 > p_Result_116_6_fu_274_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_328_p2 = ((p_Result_117_7_fu_318_p4 > p_Result_116_7_fu_308_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_362_p2 = ((p_Result_117_8_fu_352_p4 > p_Result_116_8_fu_342_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_396_p2 = ((p_Result_117_9_fu_386_p4 > p_Result_116_9_fu_376_p4) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_90_p2 = ((trunc_ln647_12_fu_86_p1 > trunc_ln647_fu_82_p1) ? 1'b1 : 1'b0);

assign p_Result_116_10_fu_444_p4 = {{data0_V[47:44]}};

assign p_Result_116_11_fu_478_p4 = {{data0_V[51:48]}};

assign p_Result_116_12_fu_512_p4 = {{data0_V[55:52]}};

assign p_Result_116_13_fu_546_p4 = {{data0_V[59:56]}};

assign p_Result_116_14_fu_580_p4 = {{data0_V[63:60]}};

assign p_Result_116_1_fu_104_p4 = {{data0_V[7:4]}};

assign p_Result_116_2_fu_138_p4 = {{data0_V[11:8]}};

assign p_Result_116_3_fu_172_p4 = {{data0_V[15:12]}};

assign p_Result_116_4_fu_206_p4 = {{data0_V[19:16]}};

assign p_Result_116_5_fu_240_p4 = {{data0_V[23:20]}};

assign p_Result_116_6_fu_274_p4 = {{data0_V[27:24]}};

assign p_Result_116_7_fu_308_p4 = {{data0_V[31:28]}};

assign p_Result_116_8_fu_342_p4 = {{data0_V[35:32]}};

assign p_Result_116_9_fu_376_p4 = {{data0_V[39:36]}};

assign p_Result_116_s_fu_410_p4 = {{data0_V[43:40]}};

assign p_Result_117_10_fu_454_p4 = {{data1_V[47:44]}};

assign p_Result_117_11_fu_488_p4 = {{data1_V[51:48]}};

assign p_Result_117_12_fu_522_p4 = {{data1_V[55:52]}};

assign p_Result_117_13_fu_556_p4 = {{data1_V[59:56]}};

assign p_Result_117_14_fu_590_p4 = {{data1_V[63:60]}};

assign p_Result_117_1_fu_114_p4 = {{data1_V[7:4]}};

assign p_Result_117_2_fu_148_p4 = {{data1_V[11:8]}};

assign p_Result_117_3_fu_182_p4 = {{data1_V[15:12]}};

assign p_Result_117_4_fu_216_p4 = {{data1_V[19:16]}};

assign p_Result_117_5_fu_250_p4 = {{data1_V[23:20]}};

assign p_Result_117_6_fu_284_p4 = {{data1_V[27:24]}};

assign p_Result_117_7_fu_318_p4 = {{data1_V[31:28]}};

assign p_Result_117_8_fu_352_p4 = {{data1_V[35:32]}};

assign p_Result_117_9_fu_386_p4 = {{data1_V[39:36]}};

assign p_Result_117_s_fu_420_p4 = {{data1_V[43:40]}};

assign select_ln18_11_fu_130_p3 = ((icmp_ln895_1_fu_124_p2[0:0] === 1'b1) ? p_Result_117_1_fu_114_p4 : p_Result_116_1_fu_104_p4);

assign select_ln18_12_fu_164_p3 = ((icmp_ln895_2_fu_158_p2[0:0] === 1'b1) ? p_Result_117_2_fu_148_p4 : p_Result_116_2_fu_138_p4);

assign select_ln18_13_fu_198_p3 = ((icmp_ln895_3_fu_192_p2[0:0] === 1'b1) ? p_Result_117_3_fu_182_p4 : p_Result_116_3_fu_172_p4);

assign select_ln18_14_fu_232_p3 = ((icmp_ln895_4_fu_226_p2[0:0] === 1'b1) ? p_Result_117_4_fu_216_p4 : p_Result_116_4_fu_206_p4);

assign select_ln18_15_fu_266_p3 = ((icmp_ln895_5_fu_260_p2[0:0] === 1'b1) ? p_Result_117_5_fu_250_p4 : p_Result_116_5_fu_240_p4);

assign select_ln18_16_fu_300_p3 = ((icmp_ln895_6_fu_294_p2[0:0] === 1'b1) ? p_Result_117_6_fu_284_p4 : p_Result_116_6_fu_274_p4);

assign select_ln18_17_fu_334_p3 = ((icmp_ln895_7_fu_328_p2[0:0] === 1'b1) ? p_Result_117_7_fu_318_p4 : p_Result_116_7_fu_308_p4);

assign select_ln18_18_fu_368_p3 = ((icmp_ln895_8_fu_362_p2[0:0] === 1'b1) ? p_Result_117_8_fu_352_p4 : p_Result_116_8_fu_342_p4);

assign select_ln18_19_fu_402_p3 = ((icmp_ln895_9_fu_396_p2[0:0] === 1'b1) ? p_Result_117_9_fu_386_p4 : p_Result_116_9_fu_376_p4);

assign select_ln18_20_fu_436_p3 = ((icmp_ln895_10_fu_430_p2[0:0] === 1'b1) ? p_Result_117_s_fu_420_p4 : p_Result_116_s_fu_410_p4);

assign select_ln18_21_fu_470_p3 = ((icmp_ln895_11_fu_464_p2[0:0] === 1'b1) ? p_Result_117_10_fu_454_p4 : p_Result_116_10_fu_444_p4);

assign select_ln18_22_fu_504_p3 = ((icmp_ln895_12_fu_498_p2[0:0] === 1'b1) ? p_Result_117_11_fu_488_p4 : p_Result_116_11_fu_478_p4);

assign select_ln18_23_fu_538_p3 = ((icmp_ln895_13_fu_532_p2[0:0] === 1'b1) ? p_Result_117_12_fu_522_p4 : p_Result_116_12_fu_512_p4);

assign select_ln18_24_fu_572_p3 = ((icmp_ln895_14_fu_566_p2[0:0] === 1'b1) ? p_Result_117_13_fu_556_p4 : p_Result_116_13_fu_546_p4);

assign select_ln18_25_fu_606_p3 = ((icmp_ln895_15_fu_600_p2[0:0] === 1'b1) ? p_Result_117_14_fu_590_p4 : p_Result_116_14_fu_580_p4);

assign select_ln18_fu_96_p3 = ((icmp_ln895_fu_90_p2[0:0] === 1'b1) ? trunc_ln647_12_fu_86_p1 : trunc_ln647_fu_82_p1);

assign trunc_ln647_12_fu_86_p1 = data1_V[3:0];

assign trunc_ln647_fu_82_p1 = data0_V[3:0];

endmodule //max2_PE_4u_16u_s
