vhdl xil_defaultlib  \
"../../../bd/system/ip/system_sys_rstgen_0/sim/system_sys_rstgen_0.vhd" \
"../../../bd/system/ip/system_sys_250m_rstgen_0/sim/system_sys_250m_rstgen_0.vhd" \
"../../../bd/system/ip/system_sys_500m_rstgen_0/sim/system_sys_500m_rstgen_0.vhd" \
"../../../bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/sim/bd_a17c_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_fir_interpolation_0_0/sim/system_fir_interpolation_0_0.vhd" \
"../../../bd/system/ip/system_fir_interpolation_1_0/sim/system_fir_interpolation_1_0.vhd" \
"../../../bd/system/ip/system_fir_interpolation_2_0/sim/system_fir_interpolation_2_0.vhd" \
"../../../bd/system/ip/system_fir_interpolation_3_0/sim/system_fir_interpolation_3_0.vhd" \
"../../../bd/system/ip/system_fir_decimation_0_0/sim/system_fir_decimation_0_0.vhd" \
"../../../bd/system/ip/system_fir_decimation_1_0/sim/system_fir_decimation_1_0.vhd" \
"../../../bd/system/ip/system_fir_decimation_2_0/sim/system_fir_decimation_2_0.vhd" \
"../../../bd/system/ip/system_fir_decimation_3_0/sim/system_fir_decimation_3_0.vhd" \
"../../../bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/sim/system_adrv9009_tx_device_clk_rstgen_0.vhd" \
"../../../bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/sim/system_adrv9009_rx_device_clk_rstgen_0.vhd" \
"../../../bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/sim/system_adrv9009_rx_os_device_clk_rstgen_0.vhd" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/sim/bd_31bd_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/sim/bd_c0fd_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/sim/bd_503c_psr_aclk_0.vhd" \

nosort
