#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x144661240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144675240 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x144674450 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1446b3930_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x1446bd590_0 .var "out", 31 0;
S_0x1446a96b0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1446bd650_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1446bd6f0_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1446bd7a0_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x1446bd850_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1446bd900_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1446bd9e0_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x1446a8440 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x1446bdb20_0 .net "clk", 0 0, o0x148050310;  0 drivers
v0x1446bdbd0_0 .var "curr_addr", 31 0;
o0x148050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x1446bdc80_0 .net "enable", 0 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1446bdd30_0 .net "next_addr", 31 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1446bdde0_0 .net "reset", 0 0, o0x1480503d0;  0 drivers
E_0x1446944c0 .event posedge, v0x1446bdb20_0;
S_0x14469a010 .scope module, "sllv_tb" "sllv_tb" 7 1;
 .timescale 0 0;
v0x1446cac10_0 .net "active", 0 0, L_0x1446d3550;  1 drivers
v0x1446cacc0_0 .var "clk", 0 0;
v0x1446cadd0_0 .var "clk_enable", 0 0;
v0x1446cae60_0 .net "data_address", 31 0, v0x1446c89f0_0;  1 drivers
v0x1446caef0_0 .net "data_read", 0 0, L_0x1446d2cb0;  1 drivers
v0x1446caf80_0 .var "data_readdata", 31 0;
v0x1446cb010_0 .net "data_write", 0 0, L_0x1446d2660;  1 drivers
v0x1446cb0a0_0 .net "data_writedata", 31 0, v0x1446c1690_0;  1 drivers
v0x1446cb170_0 .net "instr_address", 31 0, L_0x1446d3680;  1 drivers
v0x1446cb280_0 .var "instr_readdata", 31 0;
v0x1446cb310_0 .net "register_v0", 31 0, L_0x1446d10d0;  1 drivers
v0x1446cb3e0_0 .var "reset", 0 0;
S_0x1446bdf40 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x14469a010;
 .timescale 0 0;
v0x1446be110_0 .var "expected", 31 0;
v0x1446be1d0_0 .var "funct", 5 0;
v0x1446be280_0 .var "i", 4 0;
v0x1446be340_0 .var "imm", 15 0;
v0x1446be3f0_0 .var "imm_instr", 31 0;
v0x1446be4e0_0 .var "opcode", 5 0;
v0x1446be590_0 .var "r_instr", 31 0;
v0x1446be640_0 .var "rd", 4 0;
v0x1446be6f0_0 .var "rs", 4 0;
v0x1446be800_0 .var "rt", 4 0;
v0x1446be8b0_0 .var "shamt", 4 0;
v0x1446be960_0 .var "test", 31 0;
E_0x1446a6e70 .event posedge, v0x1446c1a00_0;
S_0x1446bea10 .scope module, "dut" "mips_cpu_harvard" 7 126, 8 1 0, S_0x14469a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1446cc040 .functor OR 1, L_0x1446cbcf0, L_0x1446cbf00, C4<0>, C4<0>;
L_0x1446cc130 .functor BUFZ 1, L_0x1446cb7e0, C4<0>, C4<0>, C4<0>;
L_0x1446cc4c0 .functor BUFZ 1, L_0x1446cb900, C4<0>, C4<0>, C4<0>;
L_0x1446cc610 .functor AND 1, L_0x1446cb7e0, L_0x1446cc760, C4<1>, C4<1>;
L_0x1446cc900 .functor OR 1, L_0x1446cc610, L_0x1446cc680, C4<0>, C4<0>;
L_0x1446cca40 .functor OR 1, L_0x1446cc900, L_0x1446cc3e0, C4<0>, C4<0>;
L_0x1446ccb30 .functor OR 1, L_0x1446cca40, L_0x1446cddd0, C4<0>, C4<0>;
L_0x1446ccc20 .functor OR 1, L_0x1446ccb30, L_0x1446cd8b0, C4<0>, C4<0>;
L_0x1446cd770 .functor AND 1, L_0x1446cd280, L_0x1446cd3a0, C4<1>, C4<1>;
L_0x1446cd8b0 .functor OR 1, L_0x1446cd020, L_0x1446cd770, C4<0>, C4<0>;
L_0x1446cddd0 .functor AND 1, L_0x1446cd550, L_0x1446cda40, C4<1>, C4<1>;
L_0x1446ce350 .functor OR 1, L_0x1446cdc70, L_0x1446ce000, C4<0>, C4<0>;
L_0x1446cb590 .functor OR 1, L_0x1446ce6e0, L_0x1446ce990, C4<0>, C4<0>;
L_0x1446ced70 .functor AND 1, L_0x1446cc2e0, L_0x1446cb590, C4<1>, C4<1>;
L_0x1446cef00 .functor OR 1, L_0x1446ceb50, L_0x1446cf040, C4<0>, C4<0>;
L_0x1446ced00 .functor OR 1, L_0x1446cef00, L_0x1446cf2f0, C4<0>, C4<0>;
L_0x1446cf450 .functor AND 1, L_0x1446cb7e0, L_0x1446ced00, C4<1>, C4<1>;
L_0x1446cf120 .functor AND 1, L_0x1446cb7e0, L_0x1446cf610, C4<1>, C4<1>;
L_0x1446cd690 .functor AND 1, L_0x1446cb7e0, L_0x1446cf190, C4<1>, C4<1>;
L_0x1446d0060 .functor AND 1, v0x1446c88d0_0, v0x1446ca910_0, C4<1>, C4<1>;
L_0x1446d00d0 .functor AND 1, L_0x1446d0060, L_0x1446ccc20, C4<1>, C4<1>;
L_0x1446d03d0 .functor OR 1, L_0x1446cd8b0, L_0x1446cddd0, C4<0>, C4<0>;
L_0x1446d1140 .functor BUFZ 32, L_0x1446d0d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1446d12f0 .functor BUFZ 32, L_0x1446d1020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1446d1f90 .functor AND 1, v0x1446cadd0_0, L_0x1446cf450, C4<1>, C4<1>;
L_0x1446d20d0 .functor AND 1, L_0x1446d1f90, v0x1446c88d0_0, C4<1>, C4<1>;
L_0x1446d0a90 .functor AND 1, L_0x1446d20d0, L_0x1446d2220, C4<1>, C4<1>;
L_0x1446d25f0 .functor AND 1, v0x1446c88d0_0, v0x1446ca910_0, C4<1>, C4<1>;
L_0x1446d2660 .functor AND 1, L_0x1446d25f0, L_0x1446ccdb0, C4<1>, C4<1>;
L_0x1446d2340 .functor OR 1, L_0x1446d2510, L_0x1446d2800, C4<0>, C4<0>;
L_0x1446d2b40 .functor AND 1, L_0x1446d2340, L_0x1446d2430, C4<1>, C4<1>;
L_0x1446d2cb0 .functor OR 1, L_0x1446cc3e0, L_0x1446d2b40, C4<0>, C4<0>;
L_0x1446d3550 .functor BUFZ 1, v0x1446c88d0_0, C4<0>, C4<0>, C4<0>;
L_0x1446d3680 .functor BUFZ 32, v0x1446c8960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1446c3a40_0 .net *"_ivl_102", 31 0, L_0x1446cd9a0;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c3ad0_0 .net *"_ivl_105", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c3b60_0 .net/2u *"_ivl_106", 31 0, L_0x148088520;  1 drivers
v0x1446c3bf0_0 .net *"_ivl_108", 0 0, L_0x1446cd550;  1 drivers
v0x1446c3c80_0 .net *"_ivl_111", 5 0, L_0x1446cdbd0;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1446c3d20_0 .net/2u *"_ivl_112", 5 0, L_0x148088568;  1 drivers
v0x1446c3dd0_0 .net *"_ivl_114", 0 0, L_0x1446cda40;  1 drivers
v0x1446c3e70_0 .net *"_ivl_118", 31 0, L_0x1446cdf60;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1446c3f20_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c4030_0 .net *"_ivl_121", 25 0, L_0x1480885b0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1446c40e0_0 .net/2u *"_ivl_122", 31 0, L_0x1480885f8;  1 drivers
v0x1446c4190_0 .net *"_ivl_124", 0 0, L_0x1446cdc70;  1 drivers
v0x1446c4230_0 .net *"_ivl_126", 31 0, L_0x1446ce130;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c42e0_0 .net *"_ivl_129", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1446c4390_0 .net/2u *"_ivl_130", 31 0, L_0x148088688;  1 drivers
v0x1446c4440_0 .net *"_ivl_132", 0 0, L_0x1446ce000;  1 drivers
v0x1446c44e0_0 .net *"_ivl_136", 31 0, L_0x1446ce440;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c4670_0 .net *"_ivl_139", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c4700_0 .net/2u *"_ivl_140", 31 0, L_0x148088718;  1 drivers
v0x1446c47b0_0 .net *"_ivl_142", 0 0, L_0x1446cc2e0;  1 drivers
v0x1446c4850_0 .net *"_ivl_145", 5 0, L_0x1446ce7f0;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1446c4900_0 .net/2u *"_ivl_146", 5 0, L_0x148088760;  1 drivers
v0x1446c49b0_0 .net *"_ivl_148", 0 0, L_0x1446ce6e0;  1 drivers
v0x1446c4a50_0 .net *"_ivl_151", 5 0, L_0x1446ceab0;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1446c4b00_0 .net/2u *"_ivl_152", 5 0, L_0x1480887a8;  1 drivers
v0x1446c4bb0_0 .net *"_ivl_154", 0 0, L_0x1446ce990;  1 drivers
v0x1446c4c50_0 .net *"_ivl_157", 0 0, L_0x1446cb590;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1446c4cf0_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
v0x1446c4da0_0 .net *"_ivl_161", 1 0, L_0x1446cee20;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1446c4e50_0 .net/2u *"_ivl_162", 1 0, L_0x1480887f0;  1 drivers
v0x1446c4f00_0 .net *"_ivl_164", 0 0, L_0x1446ceb50;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1446c4fa0_0 .net/2u *"_ivl_166", 5 0, L_0x148088838;  1 drivers
v0x1446c5050_0 .net *"_ivl_168", 0 0, L_0x1446cf040;  1 drivers
v0x1446c4580_0 .net *"_ivl_171", 0 0, L_0x1446cef00;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1446c52e0_0 .net/2u *"_ivl_172", 5 0, L_0x148088880;  1 drivers
v0x1446c5370_0 .net *"_ivl_174", 0 0, L_0x1446cf2f0;  1 drivers
v0x1446c5400_0 .net *"_ivl_177", 0 0, L_0x1446ced00;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1446c5490_0 .net/2u *"_ivl_180", 5 0, L_0x1480888c8;  1 drivers
v0x1446c5530_0 .net *"_ivl_182", 0 0, L_0x1446cf610;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1446c55d0_0 .net/2u *"_ivl_186", 5 0, L_0x148088910;  1 drivers
v0x1446c5680_0 .net *"_ivl_188", 0 0, L_0x1446cf190;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1446c5720_0 .net/2u *"_ivl_196", 4 0, L_0x148088958;  1 drivers
v0x1446c57d0_0 .net *"_ivl_199", 4 0, L_0x1446cf750;  1 drivers
v0x1446c5880_0 .net *"_ivl_20", 31 0, L_0x1446cbb50;  1 drivers
v0x1446c5930_0 .net *"_ivl_201", 4 0, L_0x1446cfd10;  1 drivers
v0x1446c59e0_0 .net *"_ivl_202", 4 0, L_0x1446cfdb0;  1 drivers
v0x1446c5a90_0 .net *"_ivl_207", 0 0, L_0x1446d0060;  1 drivers
v0x1446c5b30_0 .net *"_ivl_211", 0 0, L_0x1446d03d0;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1446c5bd0_0 .net/2u *"_ivl_212", 31 0, L_0x1480889a0;  1 drivers
v0x1446c5c80_0 .net *"_ivl_214", 31 0, L_0x1446d04c0;  1 drivers
v0x1446c5d30_0 .net *"_ivl_216", 31 0, L_0x1446cfe50;  1 drivers
v0x1446c5de0_0 .net *"_ivl_218", 31 0, L_0x1446d0760;  1 drivers
v0x1446c5e90_0 .net *"_ivl_220", 31 0, L_0x1446d0620;  1 drivers
v0x1446c5f40_0 .net *"_ivl_229", 0 0, L_0x1446d1f90;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c5fe0_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x1446c6090_0 .net *"_ivl_231", 0 0, L_0x1446d20d0;  1 drivers
v0x1446c6130_0 .net *"_ivl_232", 31 0, L_0x1446d2140;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c61e0_0 .net *"_ivl_235", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1446c6290_0 .net/2u *"_ivl_236", 31 0, L_0x148088b08;  1 drivers
v0x1446c6340_0 .net *"_ivl_238", 0 0, L_0x1446d2220;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1446c63e0_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x1446c6490_0 .net *"_ivl_243", 0 0, L_0x1446d25f0;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1446c6530_0 .net/2u *"_ivl_246", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1446c65e0_0 .net/2u *"_ivl_250", 5 0, L_0x148088b98;  1 drivers
v0x1446c6690_0 .net *"_ivl_257", 0 0, L_0x1446d2430;  1 drivers
v0x1446c50f0_0 .net *"_ivl_259", 0 0, L_0x1446d2b40;  1 drivers
v0x1446c5190_0 .net *"_ivl_26", 0 0, L_0x1446cbcf0;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1446c5230_0 .net/2u *"_ivl_262", 5 0, L_0x148088be0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1446c6720_0 .net/2u *"_ivl_266", 5 0, L_0x148088c28;  1 drivers
v0x1446c67d0_0 .net *"_ivl_271", 15 0, L_0x1446d31f0;  1 drivers
v0x1446c6880_0 .net *"_ivl_272", 17 0, L_0x1446d2da0;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1446c6930_0 .net *"_ivl_275", 1 0, L_0x148088cb8;  1 drivers
v0x1446c69e0_0 .net *"_ivl_278", 15 0, L_0x1446d34b0;  1 drivers
v0x1446c6a90_0 .net *"_ivl_28", 31 0, L_0x1446cbe10;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1446c6b40_0 .net *"_ivl_280", 1 0, L_0x148088d00;  1 drivers
v0x1446c6bf0_0 .net *"_ivl_283", 0 0, L_0x1446d33d0;  1 drivers
L_0x148088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1446c6ca0_0 .net/2u *"_ivl_284", 13 0, L_0x148088d48;  1 drivers
L_0x148088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c6d50_0 .net/2u *"_ivl_286", 13 0, L_0x148088d90;  1 drivers
v0x1446c6e00_0 .net *"_ivl_288", 13 0, L_0x1446d3770;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c6eb0_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1446c6f60_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x1446c7010_0 .net *"_ivl_34", 0 0, L_0x1446cbf00;  1 drivers
v0x1446c70b0_0 .net *"_ivl_4", 31 0, L_0x1446cb6b0;  1 drivers
v0x1446c7160_0 .net *"_ivl_41", 2 0, L_0x1446cc1e0;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1446c7210_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x1446c72c0_0 .net *"_ivl_49", 2 0, L_0x1446cc570;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1446c7370_0 .net/2u *"_ivl_50", 2 0, L_0x148088298;  1 drivers
v0x1446c7420_0 .net *"_ivl_55", 0 0, L_0x1446cc760;  1 drivers
v0x1446c74c0_0 .net *"_ivl_57", 0 0, L_0x1446cc610;  1 drivers
v0x1446c7560_0 .net *"_ivl_59", 0 0, L_0x1446cc900;  1 drivers
v0x1446c7600_0 .net *"_ivl_61", 0 0, L_0x1446cca40;  1 drivers
v0x1446c76a0_0 .net *"_ivl_63", 0 0, L_0x1446ccb30;  1 drivers
v0x1446c7740_0 .net *"_ivl_67", 2 0, L_0x1446cccf0;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1446c77f0_0 .net/2u *"_ivl_68", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c78a0_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x1446c7950_0 .net *"_ivl_72", 31 0, L_0x1446ccf80;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c7a00_0 .net *"_ivl_75", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1446c7ab0_0 .net/2u *"_ivl_76", 31 0, L_0x148088370;  1 drivers
v0x1446c7b60_0 .net *"_ivl_78", 0 0, L_0x1446cd020;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c7c00_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
v0x1446c7cb0_0 .net *"_ivl_80", 31 0, L_0x1446cd1e0;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c7d60_0 .net *"_ivl_83", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1446c7e10_0 .net/2u *"_ivl_84", 31 0, L_0x148088400;  1 drivers
v0x1446c7ec0_0 .net *"_ivl_86", 0 0, L_0x1446cd280;  1 drivers
v0x1446c7f60_0 .net *"_ivl_89", 0 0, L_0x1446cd140;  1 drivers
v0x1446c8010_0 .net *"_ivl_90", 31 0, L_0x1446cd450;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446c80c0_0 .net *"_ivl_93", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1446c8170_0 .net/2u *"_ivl_94", 31 0, L_0x148088490;  1 drivers
v0x1446c8220_0 .net *"_ivl_96", 0 0, L_0x1446cd3a0;  1 drivers
v0x1446c82c0_0 .net *"_ivl_99", 0 0, L_0x1446cd770;  1 drivers
v0x1446c8360_0 .net "active", 0 0, L_0x1446d3550;  alias, 1 drivers
v0x1446c8400_0 .net "alu_op1", 31 0, L_0x1446d1140;  1 drivers
v0x1446c84a0_0 .net "alu_op2", 31 0, L_0x1446d12f0;  1 drivers
v0x1446c8540_0 .net "alui_instr", 0 0, L_0x1446cc680;  1 drivers
v0x1446c85e0_0 .net "b_flag", 0 0, v0x1446bf670_0;  1 drivers
v0x1446c8690_0 .net "b_imm", 17 0, L_0x1446d32b0;  1 drivers
v0x1446c8720_0 .net "b_offset", 31 0, L_0x1446d38f0;  1 drivers
v0x1446c87b0_0 .net "clk", 0 0, v0x1446cacc0_0;  1 drivers
v0x1446c8840_0 .net "clk_enable", 0 0, v0x1446cadd0_0;  1 drivers
v0x1446c88d0_0 .var "cpu_active", 0 0;
v0x1446c8960_0 .var "curr_addr", 31 0;
v0x1446c89f0_0 .var "data_address", 31 0;
v0x1446c8a90_0 .net "data_read", 0 0, L_0x1446d2cb0;  alias, 1 drivers
v0x1446c8b30_0 .net "data_readdata", 31 0, v0x1446caf80_0;  1 drivers
v0x1446c8c10_0 .net "data_write", 0 0, L_0x1446d2660;  alias, 1 drivers
v0x1446c8cb0_0 .net "data_writedata", 31 0, v0x1446c1690_0;  alias, 1 drivers
v0x1446c8d50_0 .var "delay_slot", 31 0;
v0x1446c8df0_0 .net "effective_addr", 31 0, v0x1446bfa30_0;  1 drivers
v0x1446c8e90_0 .net "funct_code", 5 0, L_0x1446cb610;  1 drivers
v0x1446c8f40_0 .net "hi_out", 31 0, v0x1446c1a90_0;  1 drivers
v0x1446c9000_0 .net "hl_reg_enable", 0 0, L_0x1446d0a90;  1 drivers
v0x1446c90d0_0 .net "instr_address", 31 0, L_0x1446d3680;  alias, 1 drivers
v0x1446c9170_0 .net "instr_opcode", 5 0, L_0x1446cb4f0;  1 drivers
v0x1446c9210_0 .net "instr_readdata", 31 0, v0x1446cb280_0;  1 drivers
v0x1446c92e0_0 .net "j_imm", 0 0, L_0x1446ce350;  1 drivers
v0x1446c9380_0 .net "j_reg", 0 0, L_0x1446ced70;  1 drivers
v0x1446c9420_0 .net "link_const", 0 0, L_0x1446cd8b0;  1 drivers
v0x1446c94c0_0 .net "link_reg", 0 0, L_0x1446cddd0;  1 drivers
v0x1446c9560_0 .net "lo_out", 31 0, v0x1446c21a0_0;  1 drivers
v0x1446c9600_0 .net "load_data", 31 0, v0x1446c0ae0_0;  1 drivers
v0x1446c96b0_0 .net "load_instr", 0 0, L_0x1446cc3e0;  1 drivers
v0x1446c9740_0 .net "lw", 0 0, L_0x1446cb900;  1 drivers
v0x1446c97e0_0 .net "lwl", 0 0, L_0x1446d2750;  1 drivers
v0x1446c9880_0 .net "lwr", 0 0, L_0x1446d28e0;  1 drivers
v0x1446c9920_0 .net "mem_to_reg", 0 0, L_0x1446cc4c0;  1 drivers
v0x1446c99c0_0 .net "mfhi", 0 0, L_0x1446cf120;  1 drivers
v0x1446c9a60_0 .net "mflo", 0 0, L_0x1446cd690;  1 drivers
v0x1446c9b00_0 .net "movefrom", 0 0, L_0x1446cc040;  1 drivers
v0x1446c9ba0_0 .net "muldiv", 0 0, L_0x1446cf450;  1 drivers
v0x1446c9c40_0 .var "next_delay_slot", 31 0;
v0x1446c9cf0_0 .net "partial_store", 0 0, L_0x1446d2340;  1 drivers
v0x1446c9d90_0 .net "r_format", 0 0, L_0x1446cb7e0;  1 drivers
v0x1446c9e30_0 .net "reg_a_read_data", 31 0, L_0x1446d0d70;  1 drivers
v0x1446c9ef0_0 .net "reg_a_read_index", 4 0, L_0x1446cfab0;  1 drivers
v0x1446c9fa0_0 .net "reg_b_read_data", 31 0, L_0x1446d1020;  1 drivers
v0x1446ca070_0 .net "reg_b_read_index", 4 0, L_0x1446cf6b0;  1 drivers
v0x1446ca110_0 .net "reg_dst", 0 0, L_0x1446cc130;  1 drivers
v0x1446ca1a0_0 .net "reg_write", 0 0, L_0x1446ccc20;  1 drivers
v0x1446ca240_0 .net "reg_write_data", 31 0, L_0x1446d09f0;  1 drivers
v0x1446ca300_0 .net "reg_write_enable", 0 0, L_0x1446d00d0;  1 drivers
v0x1446ca3b0_0 .net "reg_write_index", 4 0, L_0x1446cfc10;  1 drivers
v0x1446ca460_0 .net "register_v0", 31 0, L_0x1446d10d0;  alias, 1 drivers
v0x1446ca510_0 .net "reset", 0 0, v0x1446cb3e0_0;  1 drivers
v0x1446ca5a0_0 .net "result", 31 0, v0x1446bfe80_0;  1 drivers
v0x1446ca650_0 .net "result_hi", 31 0, v0x1446bf820_0;  1 drivers
v0x1446ca720_0 .net "result_lo", 31 0, v0x1446bf980_0;  1 drivers
v0x1446ca7f0_0 .net "sb", 0 0, L_0x1446d2510;  1 drivers
v0x1446ca880_0 .net "sh", 0 0, L_0x1446d2800;  1 drivers
v0x1446ca910_0 .var "state", 0 0;
v0x1446ca9b0_0 .net "store_instr", 0 0, L_0x1446ccdb0;  1 drivers
v0x1446caa50_0 .net "sw", 0 0, L_0x1446cba70;  1 drivers
E_0x1446be480/0 .event edge, v0x1446bf670_0, v0x1446c8d50_0, v0x1446c8720_0, v0x1446c92e0_0;
E_0x1446be480/1 .event edge, v0x1446bf8d0_0, v0x1446c9380_0, v0x1446c2e60_0, v0x1446c8960_0;
E_0x1446be480 .event/or E_0x1446be480/0, E_0x1446be480/1;
E_0x1446beda0 .event edge, v0x1446c97e0_0, v0x1446c9880_0, v0x1446c1390_0, v0x1446bfa30_0;
L_0x1446cb4f0 .part v0x1446cb280_0, 26, 6;
L_0x1446cb610 .part v0x1446cb280_0, 0, 6;
L_0x1446cb6b0 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x148088010;
L_0x1446cb7e0 .cmp/eq 32, L_0x1446cb6b0, L_0x148088058;
L_0x1446cb900 .cmp/eq 6, L_0x1446cb4f0, L_0x1480880a0;
L_0x1446cba70 .cmp/eq 6, L_0x1446cb4f0, L_0x1480880e8;
L_0x1446cbb50 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x148088130;
L_0x1446cbcf0 .cmp/eq 32, L_0x1446cbb50, L_0x148088178;
L_0x1446cbe10 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x1480881c0;
L_0x1446cbf00 .cmp/eq 32, L_0x1446cbe10, L_0x148088208;
L_0x1446cc1e0 .part L_0x1446cb4f0, 3, 3;
L_0x1446cc3e0 .cmp/eq 3, L_0x1446cc1e0, L_0x148088250;
L_0x1446cc570 .part L_0x1446cb4f0, 3, 3;
L_0x1446cc680 .cmp/eq 3, L_0x1446cc570, L_0x148088298;
L_0x1446cc760 .reduce/nor L_0x1446cf450;
L_0x1446cccf0 .part L_0x1446cb4f0, 3, 3;
L_0x1446ccdb0 .cmp/eq 3, L_0x1446cccf0, L_0x1480882e0;
L_0x1446ccf80 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x148088328;
L_0x1446cd020 .cmp/eq 32, L_0x1446ccf80, L_0x148088370;
L_0x1446cd1e0 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x1480883b8;
L_0x1446cd280 .cmp/eq 32, L_0x1446cd1e0, L_0x148088400;
L_0x1446cd140 .part v0x1446cb280_0, 20, 1;
L_0x1446cd450 .concat [ 1 31 0 0], L_0x1446cd140, L_0x148088448;
L_0x1446cd3a0 .cmp/eq 32, L_0x1446cd450, L_0x148088490;
L_0x1446cd9a0 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x1480884d8;
L_0x1446cd550 .cmp/eq 32, L_0x1446cd9a0, L_0x148088520;
L_0x1446cdbd0 .part v0x1446cb280_0, 0, 6;
L_0x1446cda40 .cmp/eq 6, L_0x1446cdbd0, L_0x148088568;
L_0x1446cdf60 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x1480885b0;
L_0x1446cdc70 .cmp/eq 32, L_0x1446cdf60, L_0x1480885f8;
L_0x1446ce130 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x148088640;
L_0x1446ce000 .cmp/eq 32, L_0x1446ce130, L_0x148088688;
L_0x1446ce440 .concat [ 6 26 0 0], L_0x1446cb4f0, L_0x1480886d0;
L_0x1446cc2e0 .cmp/eq 32, L_0x1446ce440, L_0x148088718;
L_0x1446ce7f0 .part v0x1446cb280_0, 0, 6;
L_0x1446ce6e0 .cmp/eq 6, L_0x1446ce7f0, L_0x148088760;
L_0x1446ceab0 .part v0x1446cb280_0, 0, 6;
L_0x1446ce990 .cmp/eq 6, L_0x1446ceab0, L_0x1480887a8;
L_0x1446cee20 .part L_0x1446cb610, 3, 2;
L_0x1446ceb50 .cmp/eq 2, L_0x1446cee20, L_0x1480887f0;
L_0x1446cf040 .cmp/eq 6, L_0x1446cb610, L_0x148088838;
L_0x1446cf2f0 .cmp/eq 6, L_0x1446cb610, L_0x148088880;
L_0x1446cf610 .cmp/eq 6, L_0x1446cb610, L_0x1480888c8;
L_0x1446cf190 .cmp/eq 6, L_0x1446cb610, L_0x148088910;
L_0x1446cfab0 .part v0x1446cb280_0, 21, 5;
L_0x1446cf6b0 .part v0x1446cb280_0, 16, 5;
L_0x1446cf750 .part v0x1446cb280_0, 11, 5;
L_0x1446cfd10 .part v0x1446cb280_0, 16, 5;
L_0x1446cfdb0 .functor MUXZ 5, L_0x1446cfd10, L_0x1446cf750, L_0x1446cc130, C4<>;
L_0x1446cfc10 .functor MUXZ 5, L_0x1446cfdb0, L_0x148088958, L_0x1446cd8b0, C4<>;
L_0x1446d04c0 .arith/sum 32, v0x1446c8d50_0, L_0x1480889a0;
L_0x1446cfe50 .functor MUXZ 32, v0x1446bfe80_0, v0x1446c0ae0_0, L_0x1446cc4c0, C4<>;
L_0x1446d0760 .functor MUXZ 32, L_0x1446cfe50, v0x1446c21a0_0, L_0x1446cd690, C4<>;
L_0x1446d0620 .functor MUXZ 32, L_0x1446d0760, v0x1446c1a90_0, L_0x1446cf120, C4<>;
L_0x1446d09f0 .functor MUXZ 32, L_0x1446d0620, L_0x1446d04c0, L_0x1446d03d0, C4<>;
L_0x1446d2140 .concat [ 1 31 0 0], v0x1446ca910_0, L_0x148088ac0;
L_0x1446d2220 .cmp/eq 32, L_0x1446d2140, L_0x148088b08;
L_0x1446d2510 .cmp/eq 6, L_0x1446cb4f0, L_0x148088b50;
L_0x1446d2800 .cmp/eq 6, L_0x1446cb4f0, L_0x148088b98;
L_0x1446d2430 .reduce/nor v0x1446ca910_0;
L_0x1446d2750 .cmp/eq 6, L_0x1446cb4f0, L_0x148088be0;
L_0x1446d28e0 .cmp/eq 6, L_0x1446cb4f0, L_0x148088c28;
L_0x1446d31f0 .part v0x1446cb280_0, 0, 16;
L_0x1446d2da0 .concat [ 16 2 0 0], L_0x1446d31f0, L_0x148088cb8;
L_0x1446d34b0 .part L_0x1446d2da0, 0, 16;
L_0x1446d32b0 .concat [ 2 16 0 0], L_0x148088d00, L_0x1446d34b0;
L_0x1446d33d0 .part L_0x1446d32b0, 17, 1;
L_0x1446d3770 .functor MUXZ 14, L_0x148088d90, L_0x148088d48, L_0x1446d33d0, C4<>;
L_0x1446d38f0 .concat [ 18 14 0 0], L_0x1446d32b0, L_0x1446d3770;
S_0x1446bedf0 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x1446bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1446bf140_0 .net *"_ivl_10", 15 0, L_0x1446d1bd0;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446bf200_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x1446bf2b0_0 .net *"_ivl_17", 15 0, L_0x1446d1d10;  1 drivers
v0x1446bf370_0 .net *"_ivl_5", 0 0, L_0x1446ce890;  1 drivers
v0x1446bf420_0 .net *"_ivl_6", 15 0, L_0x1446d1720;  1 drivers
v0x1446bf510_0 .net *"_ivl_9", 15 0, L_0x1446d18d0;  1 drivers
v0x1446bf5c0_0 .net "addr_rt", 4 0, L_0x1446d1ef0;  1 drivers
v0x1446bf670_0 .var "b_flag", 0 0;
v0x1446bf710_0 .net "funct", 5 0, L_0x1446d1480;  1 drivers
v0x1446bf820_0 .var "hi", 31 0;
v0x1446bf8d0_0 .net "instructionword", 31 0, v0x1446cb280_0;  alias, 1 drivers
v0x1446bf980_0 .var "lo", 31 0;
v0x1446bfa30_0 .var "memaddroffset", 31 0;
v0x1446bfae0_0 .var "multresult", 63 0;
v0x1446bfb90_0 .net "op1", 31 0, L_0x1446d1140;  alias, 1 drivers
v0x1446bfc40_0 .net "op2", 31 0, L_0x1446d12f0;  alias, 1 drivers
v0x1446bfcf0_0 .net "opcode", 5 0, L_0x1446d13e0;  1 drivers
v0x1446bfe80_0 .var "result", 31 0;
v0x1446bff10_0 .net "shamt", 4 0, L_0x1446d1e50;  1 drivers
v0x1446bffc0_0 .net/s "sign_op1", 31 0, L_0x1446d1140;  alias, 1 drivers
v0x1446c0080_0 .net/s "sign_op2", 31 0, L_0x1446d12f0;  alias, 1 drivers
v0x1446c0110_0 .net "simmediatedata", 31 0, L_0x1446d1c70;  1 drivers
v0x1446c01a0_0 .net "simmediatedatas", 31 0, L_0x1446d1c70;  alias, 1 drivers
v0x1446c0230_0 .net "uimmediatedata", 31 0, L_0x1446d1db0;  1 drivers
v0x1446c02c0_0 .net "unsign_op1", 31 0, L_0x1446d1140;  alias, 1 drivers
v0x1446c0390_0 .net "unsign_op2", 31 0, L_0x1446d12f0;  alias, 1 drivers
v0x1446c0470_0 .var "unsigned_result", 31 0;
E_0x1446bf0b0/0 .event edge, v0x1446bfcf0_0, v0x1446bf710_0, v0x1446bfc40_0, v0x1446bff10_0;
E_0x1446bf0b0/1 .event edge, v0x1446bfb90_0, v0x1446bfae0_0, v0x1446bf5c0_0, v0x1446c0110_0;
E_0x1446bf0b0/2 .event edge, v0x1446c0230_0, v0x1446c0470_0;
E_0x1446bf0b0 .event/or E_0x1446bf0b0/0, E_0x1446bf0b0/1, E_0x1446bf0b0/2;
L_0x1446d13e0 .part v0x1446cb280_0, 26, 6;
L_0x1446d1480 .part v0x1446cb280_0, 0, 6;
L_0x1446ce890 .part v0x1446cb280_0, 15, 1;
LS_0x1446d1720_0_0 .concat [ 1 1 1 1], L_0x1446ce890, L_0x1446ce890, L_0x1446ce890, L_0x1446ce890;
LS_0x1446d1720_0_4 .concat [ 1 1 1 1], L_0x1446ce890, L_0x1446ce890, L_0x1446ce890, L_0x1446ce890;
LS_0x1446d1720_0_8 .concat [ 1 1 1 1], L_0x1446ce890, L_0x1446ce890, L_0x1446ce890, L_0x1446ce890;
LS_0x1446d1720_0_12 .concat [ 1 1 1 1], L_0x1446ce890, L_0x1446ce890, L_0x1446ce890, L_0x1446ce890;
L_0x1446d1720 .concat [ 4 4 4 4], LS_0x1446d1720_0_0, LS_0x1446d1720_0_4, LS_0x1446d1720_0_8, LS_0x1446d1720_0_12;
L_0x1446d18d0 .part v0x1446cb280_0, 0, 16;
L_0x1446d1bd0 .concat [ 16 0 0 0], L_0x1446d18d0;
L_0x1446d1c70 .concat [ 16 16 0 0], L_0x1446d1bd0, L_0x1446d1720;
L_0x1446d1d10 .part v0x1446cb280_0, 0, 16;
L_0x1446d1db0 .concat [ 16 16 0 0], L_0x1446d1d10, L_0x148088a78;
L_0x1446d1e50 .part v0x1446cb280_0, 6, 5;
L_0x1446d1ef0 .part v0x1446cb280_0, 16, 5;
S_0x1446c05c0 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x1446bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1446c0810_0 .net "address", 31 0, v0x1446bfa30_0;  alias, 1 drivers
v0x1446c08d0_0 .net "datafromMem", 31 0, v0x1446caf80_0;  alias, 1 drivers
v0x1446c0970_0 .net "instr_word", 31 0, v0x1446cb280_0;  alias, 1 drivers
v0x1446c0a40_0 .net "opcode", 5 0, L_0x1446cfa10;  1 drivers
v0x1446c0ae0_0 .var "out_transformed", 31 0;
v0x1446c0bd0_0 .net "whichbyte", 1 0, L_0x1446d02b0;  1 drivers
E_0x1446c07e0 .event edge, v0x1446c0a40_0, v0x1446c08d0_0, v0x1446c0bd0_0, v0x1446bf8d0_0;
L_0x1446cfa10 .part v0x1446cb280_0, 26, 6;
L_0x1446d02b0 .part v0x1446bfa30_0, 0, 2;
S_0x1446c0cc0 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x1446bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1446c0f90_0 .net *"_ivl_1", 1 0, L_0x1446d29c0;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1446c1050_0 .net *"_ivl_5", 0 0, L_0x148088c70;  1 drivers
v0x1446c1100_0 .net "bytenum", 2 0, L_0x1446d2f90;  1 drivers
v0x1446c11c0_0 .net "dataword", 31 0, v0x1446caf80_0;  alias, 1 drivers
v0x1446c1280_0 .net "eff_addr", 31 0, v0x1446bfa30_0;  alias, 1 drivers
v0x1446c1390_0 .net "opcode", 5 0, L_0x1446cb4f0;  alias, 1 drivers
v0x1446c1420_0 .net "regbyte", 7 0, L_0x1446d3070;  1 drivers
v0x1446c14d0_0 .net "reghalfword", 15 0, L_0x1446d3130;  1 drivers
v0x1446c1580_0 .net "regword", 31 0, L_0x1446d1020;  alias, 1 drivers
v0x1446c1690_0 .var "storedata", 31 0;
E_0x1446c0f30/0 .event edge, v0x1446c1390_0, v0x1446c1580_0, v0x1446c1100_0, v0x1446c1420_0;
E_0x1446c0f30/1 .event edge, v0x1446c08d0_0, v0x1446c14d0_0;
E_0x1446c0f30 .event/or E_0x1446c0f30/0, E_0x1446c0f30/1;
L_0x1446d29c0 .part v0x1446bfa30_0, 0, 2;
L_0x1446d2f90 .concat [ 2 1 0 0], L_0x1446d29c0, L_0x148088c70;
L_0x1446d3070 .part L_0x1446d1020, 0, 8;
L_0x1446d3130 .part L_0x1446d1020, 0, 16;
S_0x1446c17c0 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x1446bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1446c1a00_0 .net "clk", 0 0, v0x1446cacc0_0;  alias, 1 drivers
v0x1446c1a90_0 .var "data", 31 0;
v0x1446c1b20_0 .net "data_in", 31 0, v0x1446bf820_0;  alias, 1 drivers
v0x1446c1bf0_0 .net "data_out", 31 0, v0x1446c1a90_0;  alias, 1 drivers
v0x1446c1c90_0 .net "enable", 0 0, L_0x1446d0a90;  alias, 1 drivers
v0x1446c1d70_0 .net "reset", 0 0, v0x1446cb3e0_0;  alias, 1 drivers
S_0x1446c1e90 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x1446bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1446c2110_0 .net "clk", 0 0, v0x1446cacc0_0;  alias, 1 drivers
v0x1446c21a0_0 .var "data", 31 0;
v0x1446c2230_0 .net "data_in", 31 0, v0x1446bf980_0;  alias, 1 drivers
v0x1446c2300_0 .net "data_out", 31 0, v0x1446c21a0_0;  alias, 1 drivers
v0x1446c23a0_0 .net "enable", 0 0, L_0x1446d0a90;  alias, 1 drivers
v0x1446c2470_0 .net "reset", 0 0, v0x1446cb3e0_0;  alias, 1 drivers
S_0x1446c2580 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x1446bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1446d0d70 .functor BUFZ 32, L_0x1446d0900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1446d1020 .functor BUFZ 32, L_0x1446d0e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1446c31e0_2 .array/port v0x1446c31e0, 2;
L_0x1446d10d0 .functor BUFZ 32, v0x1446c31e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1446c28b0_0 .net *"_ivl_0", 31 0, L_0x1446d0900;  1 drivers
v0x1446c2970_0 .net *"_ivl_10", 6 0, L_0x1446d0f00;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1446c2a10_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x1446c2ab0_0 .net *"_ivl_2", 6 0, L_0x1446d0c50;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1446c2b60_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x1446c2c50_0 .net *"_ivl_8", 31 0, L_0x1446d0e60;  1 drivers
v0x1446c2d00_0 .net "r_clk", 0 0, v0x1446cacc0_0;  alias, 1 drivers
v0x1446c2dd0_0 .net "r_clk_enable", 0 0, v0x1446cadd0_0;  alias, 1 drivers
v0x1446c2e60_0 .net "read_data1", 31 0, L_0x1446d0d70;  alias, 1 drivers
v0x1446c2f70_0 .net "read_data2", 31 0, L_0x1446d1020;  alias, 1 drivers
v0x1446c3020_0 .net "read_reg1", 4 0, L_0x1446cfab0;  alias, 1 drivers
v0x1446c30b0_0 .net "read_reg2", 4 0, L_0x1446cf6b0;  alias, 1 drivers
v0x1446c3140_0 .net "register_v0", 31 0, L_0x1446d10d0;  alias, 1 drivers
v0x1446c31e0 .array "registers", 0 31, 31 0;
v0x1446c3580_0 .net "reset", 0 0, v0x1446cb3e0_0;  alias, 1 drivers
v0x1446c3650_0 .net "write_control", 0 0, L_0x1446d00d0;  alias, 1 drivers
v0x1446c36f0_0 .net "write_data", 31 0, L_0x1446d09f0;  alias, 1 drivers
v0x1446c3880_0 .net "write_reg", 4 0, L_0x1446cfc10;  alias, 1 drivers
L_0x1446d0900 .array/port v0x1446c31e0, L_0x1446d0c50;
L_0x1446d0c50 .concat [ 5 2 0 0], L_0x1446cfab0, L_0x1480889e8;
L_0x1446d0e60 .array/port v0x1446c31e0, L_0x1446d0f00;
L_0x1446d0f00 .concat [ 5 2 0 0], L_0x1446cf6b0, L_0x148088a30;
    .scope S_0x1446a8440;
T_0 ;
    %wait E_0x1446944c0;
    %load/vec4 v0x1446bdde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1446bdbd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1446bdc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1446bdd30_0;
    %assign/vec4 v0x1446bdbd0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1446c05c0;
T_1 ;
    %wait E_0x1446c07e0;
    %load/vec4 v0x1446c0a40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x1446c0bd0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x1446c0bd0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x1446c0bd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x1446c0bd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1446c08d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1446c0970_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1446c0ae0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1446c2580;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1446c31e0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x1446c2580;
T_3 ;
    %wait E_0x1446a6e70;
    %load/vec4 v0x1446c3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1446c2dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1446c3650_0;
    %load/vec4 v0x1446c3880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x1446c36f0_0;
    %load/vec4 v0x1446c3880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1446c31e0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1446bedf0;
T_4 ;
    %wait E_0x1446bf0b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %load/vec4 v0x1446bfcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x1446bf710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x1446c0080_0;
    %ix/getv 4, v0x1446bff10_0;
    %shiftl 4;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x1446c0080_0;
    %ix/getv 4, v0x1446bff10_0;
    %shiftr 4;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x1446c0080_0;
    %ix/getv 4, v0x1446bff10_0;
    %shiftr/s 4;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x1446c0080_0;
    %load/vec4 v0x1446c02c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x1446c0080_0;
    %load/vec4 v0x1446c02c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x1446c0080_0;
    %load/vec4 v0x1446c02c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x1446bffc0_0;
    %pad/s 64;
    %load/vec4 v0x1446c0080_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1446bfae0_0, 0, 64;
    %load/vec4 v0x1446bfae0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1446bf820_0, 0, 32;
    %load/vec4 v0x1446bfae0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1446bf980_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x1446c02c0_0;
    %pad/u 64;
    %load/vec4 v0x1446c0390_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1446bfae0_0, 0, 64;
    %load/vec4 v0x1446bfae0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1446bf820_0, 0, 32;
    %load/vec4 v0x1446bfae0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1446bf980_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0080_0;
    %mod/s;
    %store/vec4 v0x1446bf820_0, 0, 32;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0080_0;
    %div/s;
    %store/vec4 v0x1446bf980_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %mod;
    %store/vec4 v0x1446bf820_0, 0, 32;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %div;
    %store/vec4 v0x1446bf980_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x1446bfb90_0;
    %store/vec4 v0x1446bf820_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x1446bfb90_0;
    %store/vec4 v0x1446bf980_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0080_0;
    %add;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %add;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %sub;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %and;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %or;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %xor;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %or;
    %inv;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0080_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x1446bf5c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x1446bffc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x1446bffc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x1446bffc0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x1446bffc0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0080_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446bfc40_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x1446bffc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x1446bffc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446bf670_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c01a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0230_0;
    %and;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0230_0;
    %or;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x1446c02c0_0;
    %load/vec4 v0x1446c0230_0;
    %xor;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x1446c0230_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1446c0470_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x1446bffc0_0;
    %load/vec4 v0x1446c0110_0;
    %add;
    %store/vec4 v0x1446bfa30_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1446c0470_0;
    %store/vec4 v0x1446bfe80_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1446c1e90;
T_5 ;
    %wait E_0x1446a6e70;
    %load/vec4 v0x1446c2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1446c21a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1446c23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1446c2230_0;
    %assign/vec4 v0x1446c21a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1446c17c0;
T_6 ;
    %wait E_0x1446a6e70;
    %load/vec4 v0x1446c1d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1446c1a90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1446c1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1446c1b20_0;
    %assign/vec4 v0x1446c1a90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1446c0cc0;
T_7 ;
    %wait E_0x1446c0f30;
    %load/vec4 v0x1446c1390_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1446c1580_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1446c1690_0, 4, 8;
    %load/vec4 v0x1446c1580_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1446c1690_0, 4, 8;
    %load/vec4 v0x1446c1580_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1446c1690_0, 4, 8;
    %load/vec4 v0x1446c1580_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1446c1690_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1446c1390_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1446c1100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1446c1420_0;
    %load/vec4 v0x1446c11c0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c1690_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1446c11c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1446c1420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446c11c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1446c1690_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1446c11c0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1446c1420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446c11c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c1690_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1446c11c0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1446c1420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c1690_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1446c1390_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1446c1100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x1446c14d0_0;
    %load/vec4 v0x1446c11c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c1690_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1446c11c0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1446c14d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446c1690_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1446bea10;
T_8 ;
    %wait E_0x1446beda0;
    %load/vec4 v0x1446c97e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1446c9880_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1446c9170_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1446c8df0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1446c89f0_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1446bea10;
T_9 ;
    %wait E_0x1446be480;
    %load/vec4 v0x1446c85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1446c8d50_0;
    %load/vec4 v0x1446c8720_0;
    %add;
    %store/vec4 v0x1446c9c40_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1446c92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1446c8d50_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1446c9210_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1446c9c40_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1446c9380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1446c9e30_0;
    %store/vec4 v0x1446c9c40_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1446c8960_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1446c9c40_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1446bea10;
T_10 ;
    %wait E_0x1446a6e70;
    %load/vec4 v0x1446c8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1446ca510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1446c8960_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1446c8d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1446c88d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1446ca910_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1446c88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1446ca910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1446ca910_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1446ca910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1446ca910_0, 0;
    %load/vec4 v0x1446c8d50_0;
    %assign/vec4 v0x1446c8960_0, 0;
    %load/vec4 v0x1446c9c40_0;
    %assign/vec4 v0x1446c8d50_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x1446c8d50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1446c88d0_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14469a010;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446cacc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1446cacc0_0;
    %inv;
    %store/vec4 v0x1446cacc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x14469a010;
T_12 ;
    %fork t_1, S_0x1446bdf40;
    %jmp t_0;
    .scope S_0x1446bdf40;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446cb3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1446cadd0_0, 0, 1;
    %wait E_0x1446a6e70;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1446cb3e0_0, 0, 1;
    %wait E_0x1446a6e70;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1446be280_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1446caf80_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1446be4e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1446be6f0_0, 0, 5;
    %load/vec4 v0x1446be280_0;
    %store/vec4 v0x1446be800_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1446be340_0, 0, 16;
    %load/vec4 v0x1446be4e0_0;
    %load/vec4 v0x1446be6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446be3f0_0, 0, 32;
    %load/vec4 v0x1446be3f0_0;
    %store/vec4 v0x1446cb280_0, 0, 32;
    %load/vec4 v0x1446caf80_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1446caf80_0, 0, 32;
    %vpi_call/w 7 76 "$display", "%h", v0x1446caf80_0 {0 0 0};
    %wait E_0x1446a6e70;
    %delay 2, 0;
    %load/vec4 v0x1446cb010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1446caef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x1446be280_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1446be280_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1446be280_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1446be4e0_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x1446be1d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1446be8b0_0, 0, 5;
    %load/vec4 v0x1446be280_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1446be6f0_0, 0, 5;
    %load/vec4 v0x1446be280_0;
    %store/vec4 v0x1446be800_0, 0, 5;
    %load/vec4 v0x1446be280_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1446be640_0, 0, 5;
    %load/vec4 v0x1446be4e0_0;
    %load/vec4 v0x1446be6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be1d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446be590_0, 0, 32;
    %load/vec4 v0x1446be590_0;
    %store/vec4 v0x1446cb280_0, 0, 32;
    %wait E_0x1446a6e70;
    %delay 2, 0;
    %load/vec4 v0x1446be280_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1446be280_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1446be280_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1446be960_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1446be4e0_0, 0, 6;
    %load/vec4 v0x1446be280_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1446be6f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1446be800_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1446be340_0, 0, 16;
    %load/vec4 v0x1446be4e0_0;
    %load/vec4 v0x1446be6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1446be340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1446be3f0_0, 0, 32;
    %load/vec4 v0x1446be3f0_0;
    %store/vec4 v0x1446cb280_0, 0, 32;
    %wait E_0x1446a6e70;
    %delay 2, 0;
    %vpi_call/w 7 117 "$display", "test = %h", v0x1446be960_0 {0 0 0};
    %load/vec4 v0x1446be960_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x1446be280_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x1446be960_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1446be110_0, 0, 32;
    %load/vec4 v0x1446be280_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %load/vec4 v0x1446be960_0;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %load/vec4 v0x1446be960_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 7 119 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x1446cb310_0;
    %load/vec4 v0x1446be110_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1446be110_0, v0x1446cb310_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x1446be280_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1446be280_0, 0, 5;
    %load/vec4 v0x1446be960_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1446be960_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14469a010;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sllv_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
