
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010d68 <.init>:
   10d68:	push	{r3, lr}
   10d6c:	bl	11028 <__lxstat64@plt+0x48>
   10d70:	pop	{r3, pc}

Disassembly of section .plt:

00010d74 <calloc@plt-0x14>:
   10d74:	push	{lr}		; (str lr, [sp, #-4]!)
   10d78:	ldr	lr, [pc, #4]	; 10d84 <calloc@plt-0x4>
   10d7c:	add	lr, pc, lr
   10d80:	ldr	pc, [lr, #8]!
   10d84:	andeq	r7, r1, ip, ror r2

00010d88 <calloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #636]!	; 0x27c

00010d94 <fputs_unlocked@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #628]!	; 0x274

00010da0 <raise@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #620]!	; 0x26c

00010dac <strcmp@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #612]!	; 0x264

00010db8 <strtol@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #604]!	; 0x25c

00010dc4 <fflush@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #596]!	; 0x254

00010dd0 <free@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #588]!	; 0x24c

00010ddc <_exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #580]!	; 0x244

00010de8 <memcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #572]!	; 0x23c

00010df4 <mbsinit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #564]!	; 0x234

00010e00 <memcmp@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #556]!	; 0x22c

00010e0c <dcgettext@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #548]!	; 0x224

00010e18 <realloc@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #540]!	; 0x21c

00010e24 <textdomain@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #532]!	; 0x214

00010e30 <geteuid@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #94208	; 0x17000
   10e38:	ldr	pc, [ip, #524]!	; 0x20c

00010e3c <iswprint@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #94208	; 0x17000
   10e44:	ldr	pc, [ip, #516]!	; 0x204

00010e48 <getegid@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #94208	; 0x17000
   10e50:	ldr	pc, [ip, #508]!	; 0x1fc

00010e54 <lseek64@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #94208	; 0x17000
   10e5c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e60 <__ctype_get_mb_cur_max@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #94208	; 0x17000
   10e68:	ldr	pc, [ip, #492]!	; 0x1ec

00010e6c <__fpending@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #94208	; 0x17000
   10e74:	ldr	pc, [ip, #484]!	; 0x1e4

00010e78 <ferror_unlocked@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #94208	; 0x17000
   10e80:	ldr	pc, [ip, #476]!	; 0x1dc

00010e84 <mbrtowc@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #94208	; 0x17000
   10e8c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e90 <error@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #94208	; 0x17000
   10e98:	ldr	pc, [ip, #460]!	; 0x1cc

00010e9c <malloc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #94208	; 0x17000
   10ea4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ea8 <error_at_line@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #94208	; 0x17000
   10eb0:	ldr	pc, [ip, #444]!	; 0x1bc

00010eb4 <__libc_start_main@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #94208	; 0x17000
   10ebc:	ldr	pc, [ip, #436]!	; 0x1b4

00010ec0 <__freading@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #94208	; 0x17000
   10ec8:	ldr	pc, [ip, #428]!	; 0x1ac

00010ecc <__gmon_start__@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #94208	; 0x17000
   10ed4:	ldr	pc, [ip, #420]!	; 0x1a4

00010ed8 <__ctype_b_loc@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #94208	; 0x17000
   10ee0:	ldr	pc, [ip, #412]!	; 0x19c

00010ee4 <exit@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #94208	; 0x17000
   10eec:	ldr	pc, [ip, #404]!	; 0x194

00010ef0 <strlen@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #94208	; 0x17000
   10ef8:	ldr	pc, [ip, #396]!	; 0x18c

00010efc <__errno_location@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #94208	; 0x17000
   10f04:	ldr	pc, [ip, #388]!	; 0x184

00010f08 <__cxa_atexit@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #94208	; 0x17000
   10f10:	ldr	pc, [ip, #380]!	; 0x17c

00010f14 <__vasprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #94208	; 0x17000
   10f1c:	ldr	pc, [ip, #372]!	; 0x174

00010f20 <memset@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #94208	; 0x17000
   10f28:	ldr	pc, [ip, #364]!	; 0x16c

00010f2c <__printf_chk@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #94208	; 0x17000
   10f34:	ldr	pc, [ip, #356]!	; 0x164

00010f38 <fileno@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #94208	; 0x17000
   10f40:	ldr	pc, [ip, #348]!	; 0x15c

00010f44 <__fprintf_chk@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #94208	; 0x17000
   10f4c:	ldr	pc, [ip, #340]!	; 0x154

00010f50 <fclose@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #94208	; 0x17000
   10f58:	ldr	pc, [ip, #332]!	; 0x14c

00010f5c <fseeko64@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #94208	; 0x17000
   10f64:	ldr	pc, [ip, #324]!	; 0x144

00010f68 <setlocale@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #94208	; 0x17000
   10f70:	ldr	pc, [ip, #316]!	; 0x13c

00010f74 <strrchr@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #94208	; 0x17000
   10f7c:	ldr	pc, [ip, #308]!	; 0x134

00010f80 <nl_langinfo@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #94208	; 0x17000
   10f88:	ldr	pc, [ip, #300]!	; 0x12c

00010f8c <euidaccess@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #94208	; 0x17000
   10f94:	ldr	pc, [ip, #292]!	; 0x124

00010f98 <bindtextdomain@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #94208	; 0x17000
   10fa0:	ldr	pc, [ip, #284]!	; 0x11c

00010fa4 <__xstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #94208	; 0x17000
   10fac:	ldr	pc, [ip, #276]!	; 0x114

00010fb0 <isatty@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #94208	; 0x17000
   10fb8:	ldr	pc, [ip, #268]!	; 0x10c

00010fbc <fputs@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #94208	; 0x17000
   10fc4:	ldr	pc, [ip, #260]!	; 0x104

00010fc8 <strncmp@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #94208	; 0x17000
   10fd0:	ldr	pc, [ip, #252]!	; 0xfc

00010fd4 <abort@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #94208	; 0x17000
   10fdc:	ldr	pc, [ip, #244]!	; 0xf4

00010fe0 <__lxstat64@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #94208	; 0x17000
   10fe8:	ldr	pc, [ip, #236]!	; 0xec

Disassembly of section .text:

00010fec <.text>:
   10fec:	mov	fp, #0
   10ff0:	mov	lr, #0
   10ff4:	pop	{r1}		; (ldr r1, [sp], #4)
   10ff8:	mov	r2, sp
   10ffc:	push	{r2}		; (str r2, [sp, #-4]!)
   11000:	push	{r0}		; (str r0, [sp, #-4]!)
   11004:	ldr	ip, [pc, #16]	; 1101c <__lxstat64@plt+0x3c>
   11008:	push	{ip}		; (str ip, [sp, #-4]!)
   1100c:	ldr	r0, [pc, #12]	; 11020 <__lxstat64@plt+0x40>
   11010:	ldr	r3, [pc, #12]	; 11024 <__lxstat64@plt+0x44>
   11014:	bl	10eb4 <__libc_start_main@plt>
   11018:	bl	10fd4 <abort@plt>
   1101c:	andeq	r5, r1, r0, asr #26
   11020:	andeq	r1, r1, r0, lsl #9
   11024:	andeq	r5, r1, r0, ror #25
   11028:	ldr	r3, [pc, #20]	; 11044 <__lxstat64@plt+0x64>
   1102c:	ldr	r2, [pc, #20]	; 11048 <__lxstat64@plt+0x68>
   11030:	add	r3, pc, r3
   11034:	ldr	r2, [r3, r2]
   11038:	cmp	r2, #0
   1103c:	bxeq	lr
   11040:	b	10ecc <__gmon_start__@plt>
   11044:	andeq	r6, r1, r8, asr #31
   11048:	ldrdeq	r0, [r0], -r8
   1104c:	ldr	r0, [pc, #24]	; 1106c <__lxstat64@plt+0x8c>
   11050:	ldr	r3, [pc, #24]	; 11070 <__lxstat64@plt+0x90>
   11054:	cmp	r3, r0
   11058:	bxeq	lr
   1105c:	ldr	r3, [pc, #16]	; 11074 <__lxstat64@plt+0x94>
   11060:	cmp	r3, #0
   11064:	bxeq	lr
   11068:	bx	r3
   1106c:	andeq	r8, r2, r0, lsr r1
   11070:	andeq	r8, r2, r0, lsr r1
   11074:	andeq	r0, r0, r0
   11078:	ldr	r0, [pc, #36]	; 110a4 <__lxstat64@plt+0xc4>
   1107c:	ldr	r1, [pc, #36]	; 110a8 <__lxstat64@plt+0xc8>
   11080:	sub	r1, r1, r0
   11084:	asr	r1, r1, #2
   11088:	add	r1, r1, r1, lsr #31
   1108c:	asrs	r1, r1, #1
   11090:	bxeq	lr
   11094:	ldr	r3, [pc, #16]	; 110ac <__lxstat64@plt+0xcc>
   11098:	cmp	r3, #0
   1109c:	bxeq	lr
   110a0:	bx	r3
   110a4:	andeq	r8, r2, r0, lsr r1
   110a8:	andeq	r8, r2, r0, lsr r1
   110ac:	andeq	r0, r0, r0
   110b0:	push	{r4, lr}
   110b4:	ldr	r4, [pc, #24]	; 110d4 <__lxstat64@plt+0xf4>
   110b8:	ldrb	r3, [r4]
   110bc:	cmp	r3, #0
   110c0:	popne	{r4, pc}
   110c4:	bl	1104c <__lxstat64@plt+0x6c>
   110c8:	mov	r3, #1
   110cc:	strb	r3, [r4]
   110d0:	pop	{r4, pc}
   110d4:	andeq	r8, r2, r0, asr #2
   110d8:	b	11078 <__lxstat64@plt+0x98>
   110dc:	push	{fp, lr}
   110e0:	mov	fp, sp
   110e4:	sub	sp, sp, #56	; 0x38
   110e8:	mov	r8, r0
   110ec:	cmp	r0, #0
   110f0:	bne	11440 <__lxstat64@plt+0x460>
   110f4:	movw	r1, #23987	; 0x5db3
   110f8:	mov	r0, #0
   110fc:	mov	r2, #5
   11100:	movt	r1, #1
   11104:	bl	10e0c <dcgettext@plt>
   11108:	movw	r9, #33084	; 0x813c
   1110c:	movt	r9, #2
   11110:	ldr	r1, [r9]
   11114:	bl	10d94 <fputs_unlocked@plt>
   11118:	movw	r1, #24072	; 0x5e08
   1111c:	mov	r0, #0
   11120:	mov	r2, #5
   11124:	movt	r1, #1
   11128:	bl	10e0c <dcgettext@plt>
   1112c:	ldr	r1, [r9]
   11130:	bl	10d94 <fputs_unlocked@plt>
   11134:	movw	r1, #24121	; 0x5e39
   11138:	mov	r0, #0
   1113c:	mov	r2, #5
   11140:	movt	r1, #1
   11144:	bl	10e0c <dcgettext@plt>
   11148:	ldr	r1, [r9]
   1114c:	bl	10d94 <fputs_unlocked@plt>
   11150:	movw	r1, #24166	; 0x5e66
   11154:	mov	r0, #0
   11158:	mov	r2, #5
   1115c:	movt	r1, #1
   11160:	bl	10e0c <dcgettext@plt>
   11164:	ldr	r1, [r9]
   11168:	bl	10d94 <fputs_unlocked@plt>
   1116c:	movw	r1, #24220	; 0x5e9c
   11170:	mov	r0, #0
   11174:	mov	r2, #5
   11178:	movt	r1, #1
   1117c:	bl	10e0c <dcgettext@plt>
   11180:	ldr	r1, [r9]
   11184:	bl	10d94 <fputs_unlocked@plt>
   11188:	movw	r1, #24340	; 0x5f14
   1118c:	mov	r0, #0
   11190:	mov	r2, #5
   11194:	movt	r1, #1
   11198:	bl	10e0c <dcgettext@plt>
   1119c:	ldr	r1, [r9]
   111a0:	bl	10d94 <fputs_unlocked@plt>
   111a4:	movw	r1, #24589	; 0x600d
   111a8:	mov	r0, #0
   111ac:	mov	r2, #5
   111b0:	movt	r1, #1
   111b4:	bl	10e0c <dcgettext@plt>
   111b8:	ldr	r1, [r9]
   111bc:	bl	10d94 <fputs_unlocked@plt>
   111c0:	movw	r1, #24839	; 0x6107
   111c4:	mov	r0, #0
   111c8:	mov	r2, #5
   111cc:	movt	r1, #1
   111d0:	bl	10e0c <dcgettext@plt>
   111d4:	ldr	r1, [r9]
   111d8:	bl	10d94 <fputs_unlocked@plt>
   111dc:	movw	r1, #25215	; 0x627f
   111e0:	mov	r0, #0
   111e4:	mov	r2, #5
   111e8:	movt	r1, #1
   111ec:	bl	10e0c <dcgettext@plt>
   111f0:	ldr	r1, [r9]
   111f4:	bl	10d94 <fputs_unlocked@plt>
   111f8:	movw	r1, #25404	; 0x633c
   111fc:	mov	r0, #0
   11200:	mov	r2, #5
   11204:	movt	r1, #1
   11208:	bl	10e0c <dcgettext@plt>
   1120c:	ldr	r1, [r9]
   11210:	bl	10d94 <fputs_unlocked@plt>
   11214:	movw	r1, #25575	; 0x63e7
   11218:	mov	r0, #0
   1121c:	mov	r2, #5
   11220:	movt	r1, #1
   11224:	bl	10e0c <dcgettext@plt>
   11228:	ldr	r1, [r9]
   1122c:	bl	10d94 <fputs_unlocked@plt>
   11230:	movw	r1, #25850	; 0x64fa
   11234:	mov	r0, #0
   11238:	mov	r2, #5
   1123c:	movt	r1, #1
   11240:	bl	10e0c <dcgettext@plt>
   11244:	ldr	r1, [r9]
   11248:	bl	10d94 <fputs_unlocked@plt>
   1124c:	movw	r1, #26210	; 0x6662
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10e0c <dcgettext@plt>
   11260:	ldr	r1, [r9]
   11264:	bl	10d94 <fputs_unlocked@plt>
   11268:	movw	r1, #26497	; 0x6781
   1126c:	mov	r0, #0
   11270:	mov	r2, #5
   11274:	movt	r1, #1
   11278:	bl	10e0c <dcgettext@plt>
   1127c:	ldr	r1, [r9]
   11280:	bl	10d94 <fputs_unlocked@plt>
   11284:	movw	r1, #26722	; 0x6862
   11288:	mov	r0, #0
   1128c:	mov	r2, #5
   11290:	movt	r1, #1
   11294:	bl	10e0c <dcgettext@plt>
   11298:	ldr	r1, [r9]
   1129c:	bl	10d94 <fputs_unlocked@plt>
   112a0:	movw	r1, #26844	; 0x68dc
   112a4:	mov	r0, #0
   112a8:	mov	r2, #5
   112ac:	movt	r1, #1
   112b0:	bl	10e0c <dcgettext@plt>
   112b4:	ldr	r1, [r9]
   112b8:	bl	10d94 <fputs_unlocked@plt>
   112bc:	movw	r1, #26980	; 0x6964
   112c0:	mov	r0, #0
   112c4:	mov	r2, #5
   112c8:	movt	r1, #1
   112cc:	bl	10e0c <dcgettext@plt>
   112d0:	movw	r1, #27171	; 0x6a23
   112d4:	mov	r5, r0
   112d8:	mov	r0, #0
   112dc:	mov	r2, #5
   112e0:	movt	r1, #1
   112e4:	bl	10e0c <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f2c <__printf_chk@plt>
   112f8:	movw	r0, #27904	; 0x6d00
   112fc:	mov	r6, sp
   11300:	movt	r0, #1
   11304:	mov	r1, r6
   11308:	ldm	r0!, {r2, r3, r4, r5}
   1130c:	stmia	r1!, {r2, r3, r4, r5}
   11310:	ldm	r0!, {r2, r3, r4, r5, r7}
   11314:	stmia	r1!, {r2, r3, r4, r5, r7}
   11318:	ldm	r0, {r2, r3, r4, r5, r7}
   1131c:	stm	r1, {r2, r3, r4, r5, r7}
   11320:	movw	r5, #27183	; 0x6a2f
   11324:	movt	r5, #1
   11328:	mov	r1, r5
   1132c:	mov	r0, r5
   11330:	bl	10dac <strcmp@plt>
   11334:	cmp	r0, #0
   11338:	ldrne	r1, [r6, #8]!
   1133c:	cmpne	r1, #0
   11340:	bne	1132c <__lxstat64@plt+0x34c>
   11344:	ldr	r5, [r6, #4]
   11348:	movw	r1, #27398	; 0x6b06
   1134c:	mov	r0, #0
   11350:	mov	r2, #5
   11354:	movt	r1, #1
   11358:	bl	10e0c <dcgettext@plt>
   1135c:	movw	r2, #27226	; 0x6a5a
   11360:	movw	r3, #27421	; 0x6b1d
   11364:	mov	r1, r0
   11368:	mov	r0, #1
   1136c:	movt	r2, #1
   11370:	movt	r3, #1
   11374:	bl	10f2c <__printf_chk@plt>
   11378:	movw	r6, #27183	; 0x6a2f
   1137c:	cmp	r5, #0
   11380:	mov	r0, #5
   11384:	mov	r1, #0
   11388:	movt	r6, #1
   1138c:	moveq	r5, r6
   11390:	bl	10f68 <setlocale@plt>
   11394:	cmp	r0, #0
   11398:	beq	113d0 <__lxstat64@plt+0x3f0>
   1139c:	movw	r1, #27461	; 0x6b45
   113a0:	mov	r2, #3
   113a4:	movt	r1, #1
   113a8:	bl	10fc8 <strncmp@plt>
   113ac:	cmp	r0, #0
   113b0:	beq	113d0 <__lxstat64@plt+0x3f0>
   113b4:	movw	r1, #27465	; 0x6b49
   113b8:	mov	r0, #0
   113bc:	mov	r2, #5
   113c0:	movt	r1, #1
   113c4:	bl	10e0c <dcgettext@plt>
   113c8:	ldr	r1, [r9]
   113cc:	bl	10d94 <fputs_unlocked@plt>
   113d0:	movw	r1, #27536	; 0x6b90
   113d4:	mov	r0, #0
   113d8:	mov	r2, #5
   113dc:	movt	r1, #1
   113e0:	bl	10e0c <dcgettext@plt>
   113e4:	movw	r2, #27421	; 0x6b1d
   113e8:	mov	r1, r0
   113ec:	mov	r0, #1
   113f0:	mov	r3, r6
   113f4:	movt	r2, #1
   113f8:	bl	10f2c <__printf_chk@plt>
   113fc:	movw	r1, #27563	; 0x6bab
   11400:	mov	r0, #0
   11404:	mov	r2, #5
   11408:	movt	r1, #1
   1140c:	bl	10e0c <dcgettext@plt>
   11410:	movw	r3, #24120	; 0x5e38
   11414:	mov	r1, r0
   11418:	movw	r0, #27331	; 0x6ac3
   1141c:	cmp	r5, r6
   11420:	mov	r2, r5
   11424:	movt	r0, #1
   11428:	movt	r3, #1
   1142c:	moveq	r3, r0
   11430:	mov	r0, #1
   11434:	bl	10f2c <__printf_chk@plt>
   11438:	mov	r0, r8
   1143c:	bl	10ee4 <exit@plt>
   11440:	movw	r0, #33080	; 0x8138
   11444:	movw	r1, #23948	; 0x5d8c
   11448:	mov	r2, #5
   1144c:	movt	r0, #2
   11450:	movt	r1, #1
   11454:	ldr	r5, [r0]
   11458:	mov	r0, #0
   1145c:	bl	10e0c <dcgettext@plt>
   11460:	mov	r2, r0
   11464:	movw	r0, #33112	; 0x8158
   11468:	mov	r1, #1
   1146c:	movt	r0, #2
   11470:	ldr	r3, [r0]
   11474:	mov	r0, r5
   11478:	bl	10f44 <__fprintf_chk@plt>
   1147c:	b	11438 <__lxstat64@plt+0x458>
   11480:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11484:	add	fp, sp, #24
   11488:	sub	sp, sp, #16
   1148c:	mov	r4, r0
   11490:	ldr	r0, [r1]
   11494:	mov	r5, r1
   11498:	bl	12d6c <__lxstat64@plt+0x1d8c>
   1149c:	movw	r1, #24120	; 0x5e38
   114a0:	mov	r0, #6
   114a4:	movt	r1, #1
   114a8:	bl	10f68 <setlocale@plt>
   114ac:	movw	r6, #27230	; 0x6a5e
   114b0:	movw	r1, #27185	; 0x6a31
   114b4:	movt	r6, #1
   114b8:	movt	r1, #1
   114bc:	mov	r0, r6
   114c0:	bl	10f98 <bindtextdomain@plt>
   114c4:	mov	r0, r6
   114c8:	bl	10e24 <textdomain@plt>
   114cc:	movw	r0, #33004	; 0x80ec
   114d0:	mov	r1, #2
   114d4:	movt	r0, #2
   114d8:	str	r1, [r0]
   114dc:	movw	r0, #11304	; 0x2c28
   114e0:	movt	r0, #1
   114e4:	bl	15d44 <__lxstat64@plt+0x4d64>
   114e8:	movw	r8, #33092	; 0x8144
   114ec:	cmp	r4, #2
   114f0:	movt	r8, #2
   114f4:	str	r5, [r8]
   114f8:	bne	1157c <__lxstat64@plt+0x59c>
   114fc:	ldr	r6, [r5, #4]
   11500:	movw	r1, #27209	; 0x6a49
   11504:	movt	r1, #1
   11508:	mov	r0, r6
   1150c:	bl	10dac <strcmp@plt>
   11510:	cmp	r0, #0
   11514:	beq	1160c <__lxstat64@plt+0x62c>
   11518:	movw	r1, #27216	; 0x6a50
   1151c:	mov	r0, r6
   11520:	movt	r1, #1
   11524:	bl	10dac <strcmp@plt>
   11528:	cmp	r0, #0
   1152c:	bne	11580 <__lxstat64@plt+0x5a0>
   11530:	movw	r0, #33000	; 0x80e8
   11534:	movw	r1, #27257	; 0x6a79
   11538:	movw	r2, #27240	; 0x6a68
   1153c:	mov	r5, #0
   11540:	movt	r0, #2
   11544:	movt	r2, #1
   11548:	movt	r1, #1
   1154c:	ldr	r3, [r0]
   11550:	movw	r0, #33084	; 0x813c
   11554:	str	r2, [sp]
   11558:	movw	r2, #27226	; 0x6a5a
   1155c:	movt	r0, #2
   11560:	movt	r2, #1
   11564:	ldr	r0, [r0]
   11568:	stmib	sp, {r1, r5}
   1156c:	movw	r1, #27183	; 0x6a2f
   11570:	movt	r1, #1
   11574:	bl	14f74 <__lxstat64@plt+0x3f94>
   11578:	b	115dc <__lxstat64@plt+0x5fc>
   1157c:	blt	115e8 <__lxstat64@plt+0x608>
   11580:	sub	r7, r4, #1
   11584:	movw	r1, #27274	; 0x6a8a
   11588:	ldr	r0, [r5, r7, lsl #2]
   1158c:	movt	r1, #1
   11590:	bl	10dac <strcmp@plt>
   11594:	cmp	r0, #0
   11598:	bne	115e8 <__lxstat64@plt+0x608>
   1159c:	movw	r9, #33100	; 0x814c
   115a0:	movw	r6, #33096	; 0x8148
   115a4:	mov	r5, #1
   115a8:	cmp	r4, #3
   115ac:	movt	r9, #2
   115b0:	movt	r6, #2
   115b4:	str	r5, [r9]
   115b8:	str	r7, [r6]
   115bc:	blt	115dc <__lxstat64@plt+0x5fc>
   115c0:	sub	r0, r4, #2
   115c4:	bl	11684 <__lxstat64@plt+0x6a4>
   115c8:	ldr	r1, [r6]
   115cc:	ldr	r2, [r9]
   115d0:	cmp	r2, r1
   115d4:	bne	11614 <__lxstat64@plt+0x634>
   115d8:	eor	r5, r0, #1
   115dc:	mov	r0, r5
   115e0:	sub	sp, fp, #24
   115e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   115e8:	movw	r1, #27276	; 0x6a8c
   115ec:	mov	r0, #0
   115f0:	mov	r2, #5
   115f4:	movt	r1, #1
   115f8:	bl	10e0c <dcgettext@plt>
   115fc:	mov	r4, r0
   11600:	movw	r0, #27274	; 0x6a8a
   11604:	movt	r0, #1
   11608:	b	11638 <__lxstat64@plt+0x658>
   1160c:	mov	r0, #0
   11610:	bl	110dc <__lxstat64@plt+0xfc>
   11614:	movw	r1, #27287	; 0x6a97
   11618:	mov	r0, #0
   1161c:	mov	r2, #5
   11620:	movt	r1, #1
   11624:	bl	10e0c <dcgettext@plt>
   11628:	mov	r4, r0
   1162c:	ldr	r0, [r9]
   11630:	ldr	r1, [r8]
   11634:	ldr	r0, [r1, r0, lsl #2]
   11638:	bl	14770 <__lxstat64@plt+0x3790>
   1163c:	mov	r1, r0
   11640:	mov	r0, r4
   11644:	bl	11648 <__lxstat64@plt+0x668>
   11648:	sub	sp, sp, #12
   1164c:	push	{fp, lr}
   11650:	mov	fp, sp
   11654:	sub	sp, sp, #4
   11658:	mov	ip, r0
   1165c:	add	r0, fp, #8
   11660:	stm	r0, {r1, r2, r3}
   11664:	add	r3, fp, #8
   11668:	mov	r0, #0
   1166c:	mov	r1, #0
   11670:	mov	r2, ip
   11674:	str	r3, [sp]
   11678:	bl	14ae8 <__lxstat64@plt+0x3b08>
   1167c:	mov	r0, #2
   11680:	bl	10ee4 <exit@plt>
   11684:	push	{r4, r5, r6, r7, fp, lr}
   11688:	add	fp, sp, #16
   1168c:	sub	r1, r0, #1
   11690:	cmp	r1, #3
   11694:	bhi	11778 <__lxstat64@plt+0x798>
   11698:	add	r0, pc, #0
   1169c:	ldr	pc, [r0, r1, lsl #2]
   116a0:			; <UNDEFINED> instruction: 0x000116b0
   116a4:	andeq	r1, r1, r0, ror r7
   116a8:	andeq	r1, r1, r4, ror #13
   116ac:	andeq	r1, r1, ip, ror #13
   116b0:	movw	r0, #33100	; 0x814c
   116b4:	movt	r0, #2
   116b8:	ldr	r1, [r0]
   116bc:	add	r2, r1, #1
   116c0:	str	r2, [r0]
   116c4:	movw	r0, #33092	; 0x8144
   116c8:	movt	r0, #2
   116cc:	ldr	r0, [r0]
   116d0:	ldr	r0, [r0, r1, lsl #2]
   116d4:	ldrb	r0, [r0]
   116d8:	cmp	r0, #0
   116dc:	movwne	r0, #1
   116e0:	pop	{r4, r5, r6, r7, fp, pc}
   116e4:	pop	{r4, r5, r6, r7, fp, lr}
   116e8:	b	11844 <__lxstat64@plt+0x864>
   116ec:	movw	r5, #33100	; 0x814c
   116f0:	movw	r0, #33092	; 0x8144
   116f4:	movw	r1, #27614	; 0x6bde
   116f8:	movt	r5, #2
   116fc:	movt	r0, #2
   11700:	movt	r1, #1
   11704:	ldr	r6, [r5]
   11708:	ldr	r7, [r0]
   1170c:	ldr	r4, [r7, r6, lsl #2]
   11710:	mov	r0, r4
   11714:	bl	10dac <strcmp@plt>
   11718:	cmp	r0, #0
   1171c:	beq	11788 <__lxstat64@plt+0x7a8>
   11720:	movw	r1, #27616	; 0x6be0
   11724:	mov	r0, r4
   11728:	movt	r1, #1
   1172c:	bl	10dac <strcmp@plt>
   11730:	cmp	r0, #0
   11734:	bne	11780 <__lxstat64@plt+0x7a0>
   11738:	add	r0, r7, r6, lsl #2
   1173c:	movw	r1, #28301	; 0x6e8d
   11740:	ldr	r0, [r0, #12]
   11744:	movt	r1, #1
   11748:	bl	10dac <strcmp@plt>
   1174c:	cmp	r0, #0
   11750:	bne	11780 <__lxstat64@plt+0x7a0>
   11754:	add	r0, r6, #1
   11758:	str	r0, [r5]
   1175c:	bl	117b8 <__lxstat64@plt+0x7d8>
   11760:	ldr	r1, [r5]
   11764:	add	r1, r1, #1
   11768:	str	r1, [r5]
   1176c:	pop	{r4, r5, r6, r7, fp, pc}
   11770:	pop	{r4, r5, r6, r7, fp, lr}
   11774:	b	117b8 <__lxstat64@plt+0x7d8>
   11778:	cmp	r0, #0
   1177c:	ble	117b0 <__lxstat64@plt+0x7d0>
   11780:	pop	{r4, r5, r6, r7, fp, lr}
   11784:	b	11998 <__lxstat64@plt+0x9b8>
   11788:	movw	r1, #33096	; 0x8148
   1178c:	add	r0, r6, #1
   11790:	movt	r1, #2
   11794:	str	r0, [r5]
   11798:	ldr	r1, [r1]
   1179c:	cmp	r0, r1
   117a0:	bge	117b4 <__lxstat64@plt+0x7d4>
   117a4:	bl	11844 <__lxstat64@plt+0x864>
   117a8:	eor	r0, r0, #1
   117ac:	pop	{r4, r5, r6, r7, fp, pc}
   117b0:	bl	10fd4 <abort@plt>
   117b4:	bl	121b4 <__lxstat64@plt+0x11d4>
   117b8:	push	{r4, r5, r6, r7, fp, lr}
   117bc:	add	fp, sp, #16
   117c0:	movw	r6, #33100	; 0x814c
   117c4:	movw	r0, #33092	; 0x8144
   117c8:	movw	r1, #27614	; 0x6bde
   117cc:	movt	r6, #2
   117d0:	movt	r0, #2
   117d4:	movt	r1, #1
   117d8:	ldr	r5, [r6]
   117dc:	ldr	r7, [r0]
   117e0:	ldr	r4, [r7, r5, lsl #2]
   117e4:	mov	r0, r4
   117e8:	bl	10dac <strcmp@plt>
   117ec:	cmp	r0, #0
   117f0:	beq	11820 <__lxstat64@plt+0x840>
   117f4:	ldrb	r0, [r4]
   117f8:	cmp	r0, #45	; 0x2d
   117fc:	bne	11840 <__lxstat64@plt+0x860>
   11800:	ldrb	r0, [r4, #1]
   11804:	cmp	r0, #0
   11808:	beq	11840 <__lxstat64@plt+0x860>
   1180c:	ldrb	r0, [r4, #2]
   11810:	cmp	r0, #0
   11814:	bne	11840 <__lxstat64@plt+0x860>
   11818:	pop	{r4, r5, r6, r7, fp, lr}
   1181c:	b	11a2c <__lxstat64@plt+0xa4c>
   11820:	add	r0, r5, #2
   11824:	str	r0, [r6]
   11828:	add	r0, r7, r5, lsl #2
   1182c:	ldr	r0, [r0, #4]
   11830:	ldrb	r0, [r0]
   11834:	clz	r0, r0
   11838:	lsr	r0, r0, #5
   1183c:	pop	{r4, r5, r6, r7, fp, pc}
   11840:	bl	121b4 <__lxstat64@plt+0x11d4>
   11844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11848:	add	fp, sp, #28
   1184c:	sub	sp, sp, #4
   11850:	movw	r9, #33100	; 0x814c
   11854:	movw	r8, #33092	; 0x8144
   11858:	movt	r9, #2
   1185c:	movt	r8, #2
   11860:	ldr	r7, [r9]
   11864:	ldr	r6, [r8]
   11868:	add	r4, r7, #1
   1186c:	ldr	sl, [r6, r4, lsl #2]
   11870:	mov	r0, sl
   11874:	bl	122c4 <__lxstat64@plt+0x12e4>
   11878:	cmp	r0, #0
   1187c:	beq	11890 <__lxstat64@plt+0x8b0>
   11880:	mov	r0, #0
   11884:	sub	sp, fp, #28
   11888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1188c:	b	123f8 <__lxstat64@plt+0x1418>
   11890:	ldr	r5, [r6, r7, lsl #2]
   11894:	movw	r1, #27614	; 0x6bde
   11898:	movt	r1, #1
   1189c:	mov	r0, r5
   118a0:	bl	10dac <strcmp@plt>
   118a4:	cmp	r0, #0
   118a8:	beq	1191c <__lxstat64@plt+0x93c>
   118ac:	movw	r1, #27616	; 0x6be0
   118b0:	mov	r0, r5
   118b4:	movt	r1, #1
   118b8:	bl	10dac <strcmp@plt>
   118bc:	cmp	r0, #0
   118c0:	bne	118e0 <__lxstat64@plt+0x900>
   118c4:	add	r0, r6, r7, lsl #2
   118c8:	movw	r1, #28301	; 0x6e8d
   118cc:	ldr	r0, [r0, #8]
   118d0:	movt	r1, #1
   118d4:	bl	10dac <strcmp@plt>
   118d8:	cmp	r0, #0
   118dc:	beq	11944 <__lxstat64@plt+0x964>
   118e0:	movw	r1, #27691	; 0x6c2b
   118e4:	mov	r0, sl
   118e8:	movt	r1, #1
   118ec:	bl	10dac <strcmp@plt>
   118f0:	cmp	r0, #0
   118f4:	beq	11910 <__lxstat64@plt+0x930>
   118f8:	movw	r1, #27694	; 0x6c2e
   118fc:	mov	r0, sl
   11900:	movt	r1, #1
   11904:	bl	10dac <strcmp@plt>
   11908:	cmp	r0, #0
   1190c:	bne	1195c <__lxstat64@plt+0x97c>
   11910:	sub	sp, fp, #28
   11914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11918:	b	11998 <__lxstat64@plt+0x9b8>
   1191c:	movw	r0, #33096	; 0x8148
   11920:	str	r4, [r9]
   11924:	movt	r0, #2
   11928:	ldr	r0, [r0]
   1192c:	cmp	r4, r0
   11930:	bge	11994 <__lxstat64@plt+0x9b4>
   11934:	bl	117b8 <__lxstat64@plt+0x7d8>
   11938:	eor	r0, r0, #1
   1193c:	sub	sp, fp, #28
   11940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11944:	ldrb	r0, [sl]
   11948:	add	r1, r7, #3
   1194c:	str	r1, [r9]
   11950:	cmp	r0, #0
   11954:	movwne	r0, #1
   11958:	b	1193c <__lxstat64@plt+0x95c>
   1195c:	movw	r1, #27697	; 0x6c31
   11960:	mov	r0, #0
   11964:	mov	r2, #5
   11968:	movt	r1, #1
   1196c:	bl	10e0c <dcgettext@plt>
   11970:	mov	r4, r0
   11974:	ldr	r0, [r9]
   11978:	ldr	r1, [r8]
   1197c:	add	r0, r1, r0, lsl #2
   11980:	ldr	r0, [r0, #4]
   11984:	bl	14770 <__lxstat64@plt+0x3790>
   11988:	mov	r1, r0
   1198c:	mov	r0, r4
   11990:	bl	11648 <__lxstat64@plt+0x668>
   11994:	bl	121b4 <__lxstat64@plt+0x11d4>
   11998:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1199c:	add	fp, sp, #24
   119a0:	movw	r8, #33096	; 0x8148
   119a4:	movw	r7, #33100	; 0x814c
   119a8:	movt	r8, #2
   119ac:	movt	r7, #2
   119b0:	ldr	r0, [r8]
   119b4:	ldr	r1, [r7]
   119b8:	cmp	r1, r0
   119bc:	bge	11a28 <__lxstat64@plt+0xa48>
   119c0:	bl	12908 <__lxstat64@plt+0x1928>
   119c4:	mov	r4, r0
   119c8:	ldr	r6, [r7]
   119cc:	ldr	r0, [r8]
   119d0:	cmp	r6, r0
   119d4:	bge	11a20 <__lxstat64@plt+0xa40>
   119d8:	movw	r9, #33092	; 0x8144
   119dc:	movw	r5, #27694	; 0x6c2e
   119e0:	movt	r9, #2
   119e4:	movt	r5, #1
   119e8:	ldr	r0, [r9]
   119ec:	mov	r1, r5
   119f0:	ldr	r0, [r0, r6, lsl #2]
   119f4:	bl	10dac <strcmp@plt>
   119f8:	cmp	r0, #0
   119fc:	bne	11a20 <__lxstat64@plt+0xa40>
   11a00:	add	r0, r6, #1
   11a04:	str	r0, [r7]
   11a08:	bl	12908 <__lxstat64@plt+0x1928>
   11a0c:	orr	r4, r4, r0
   11a10:	ldr	r6, [r7]
   11a14:	ldr	r0, [r8]
   11a18:	cmp	r6, r0
   11a1c:	blt	119e8 <__lxstat64@plt+0xa08>
   11a20:	and	r0, r4, #1
   11a24:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11a28:	bl	121b4 <__lxstat64@plt+0x11d4>
   11a2c:	push	{r4, r5, r6, sl, fp, lr}
   11a30:	add	fp, sp, #16
   11a34:	sub	sp, sp, #104	; 0x68
   11a38:	movw	r5, #33100	; 0x814c
   11a3c:	movw	r6, #33092	; 0x8144
   11a40:	movt	r5, #2
   11a44:	movt	r6, #2
   11a48:	ldr	r1, [r5]
   11a4c:	ldr	r0, [r6]
   11a50:	ldr	r2, [r0, r1, lsl #2]
   11a54:	ldrb	r2, [r2, #1]
   11a58:	sub	r2, r2, #71	; 0x47
   11a5c:	cmp	r2, #51	; 0x33
   11a60:	bhi	1217c <__lxstat64@plt+0x119c>
   11a64:	add	r3, pc, #0
   11a68:	ldr	pc, [r3, r2, lsl #2]
   11a6c:	andeq	r1, r1, r0, lsl #29
   11a70:	andeq	r2, r1, ip, ror r1
   11a74:	andeq	r2, r1, ip, ror r1
   11a78:	andeq	r2, r1, ip, ror r1
   11a7c:	andeq	r2, r1, ip, ror r1
   11a80:	andeq	r1, r1, ip, lsr fp
   11a84:	andeq	r2, r1, ip, ror r1
   11a88:	andeq	r1, r1, r4, ror #29
   11a8c:	andeq	r1, r1, r4, asr #24
   11a90:	andeq	r2, r1, ip, ror r1
   11a94:	andeq	r2, r1, ip, ror r1
   11a98:	andeq	r2, r1, ip, ror r1
   11a9c:	andeq	r1, r1, r4, lsr #25
   11aa0:	andeq	r2, r1, ip, ror r1
   11aa4:	andeq	r2, r1, ip, ror r1
   11aa8:	andeq	r2, r1, ip, ror r1
   11aac:	andeq	r2, r1, ip, ror r1
   11ab0:	andeq	r2, r1, ip, ror r1
   11ab4:	andeq	r2, r1, ip, ror r1
   11ab8:	andeq	r2, r1, ip, ror r1
   11abc:	andeq	r2, r1, ip, ror r1
   11ac0:	andeq	r2, r1, ip, ror r1
   11ac4:	andeq	r2, r1, ip, ror r1
   11ac8:	andeq	r2, r1, ip, ror r1
   11acc:	andeq	r2, r1, ip, ror r1
   11ad0:	andeq	r2, r1, ip, ror r1
   11ad4:	andeq	r2, r1, ip, ror r1
   11ad8:	strdeq	r1, [r1], -r0
   11adc:	andeq	r1, r1, ip, lsr sp
   11ae0:	andeq	r1, r1, r8, lsl #27
   11ae4:	andeq	r1, r1, ip, asr #23
   11ae8:	ldrdeq	r1, [r1], -r4
   11aec:	andeq	r1, r1, r8, lsl #23
   11af0:	andeq	r1, r1, ip, lsr fp
   11af4:	andeq	r2, r1, ip, ror r1
   11af8:	andeq	r2, r1, ip, ror r1
   11afc:	andeq	r1, r1, r0, lsl #24
   11b00:	andeq	r2, r1, ip, ror r1
   11b04:	andeq	r2, r1, ip, ror r1
   11b08:	andeq	r1, r1, r0, lsr #28
   11b0c:	andeq	r2, r1, ip, ror r1
   11b10:	andeq	r2, r1, r4, ror r0
   11b14:	andeq	r2, r1, ip, ror r1
   11b18:	andeq	r1, r1, r4, asr lr
   11b1c:	andeq	r2, r1, r0, asr #1
   11b20:	andeq	r1, r1, ip, asr pc
   11b24:	ldrdeq	r1, [r1], -r4
   11b28:	andeq	r2, r1, ip, ror r1
   11b2c:	andeq	r2, r1, r8, lsl r1
   11b30:	andeq	r2, r1, r8, lsl r0
   11b34:	andeq	r2, r1, ip, ror r1
   11b38:	andeq	r2, r1, r4, asr #32
   11b3c:	movw	r3, #33096	; 0x8148
   11b40:	add	r2, r1, #1
   11b44:	movt	r3, #2
   11b48:	str	r2, [r5]
   11b4c:	ldr	r3, [r3]
   11b50:	cmp	r2, r3
   11b54:	bge	121b0 <__lxstat64@plt+0x11d0>
   11b58:	add	r1, r1, #2
   11b5c:	str	r1, [r5]
   11b60:	mov	r1, sp
   11b64:	ldr	r0, [r0, r2, lsl #2]
   11b68:	bl	15d6c <__lxstat64@plt+0x4d8c>
   11b6c:	mov	r4, #0
   11b70:	cmp	r0, #0
   11b74:	bne	12150 <__lxstat64@plt+0x1170>
   11b78:	ldr	r0, [sp, #16]
   11b7c:	and	r0, r0, #61440	; 0xf000
   11b80:	sub	r0, r0, #40960	; 0xa000
   11b84:	b	12148 <__lxstat64@plt+0x1168>
   11b88:	movw	r3, #33096	; 0x8148
   11b8c:	add	r2, r1, #1
   11b90:	movt	r3, #2
   11b94:	str	r2, [r5]
   11b98:	ldr	r3, [r3]
   11b9c:	cmp	r2, r3
   11ba0:	bge	121b0 <__lxstat64@plt+0x11d0>
   11ba4:	add	r1, r1, #2
   11ba8:	str	r1, [r5]
   11bac:	mov	r1, sp
   11bb0:	ldr	r0, [r0, r2, lsl #2]
   11bb4:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11bb8:	cmp	r0, #0
   11bbc:	mov	r4, #0
   11bc0:	ldrbeq	r0, [sp, #17]
   11bc4:	ubfxeq	r4, r0, #2, #1
   11bc8:	b	12150 <__lxstat64@plt+0x1170>
   11bcc:	movw	r3, #33096	; 0x8148
   11bd0:	add	r2, r1, #1
   11bd4:	movt	r3, #2
   11bd8:	str	r2, [r5]
   11bdc:	ldr	r3, [r3]
   11be0:	cmp	r2, r3
   11be4:	bge	121b0 <__lxstat64@plt+0x11d0>
   11be8:	add	r1, r1, #2
   11bec:	str	r1, [r5]
   11bf0:	mov	r1, sp
   11bf4:	ldr	r0, [r0, r2, lsl #2]
   11bf8:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11bfc:	b	12148 <__lxstat64@plt+0x1168>
   11c00:	movw	r3, #33096	; 0x8148
   11c04:	add	r2, r1, #1
   11c08:	movt	r3, #2
   11c0c:	str	r2, [r5]
   11c10:	ldr	r3, [r3]
   11c14:	cmp	r2, r3
   11c18:	bge	121b0 <__lxstat64@plt+0x11d0>
   11c1c:	add	r1, r1, #2
   11c20:	str	r1, [r5]
   11c24:	mov	r1, sp
   11c28:	ldr	r0, [r0, r2, lsl #2]
   11c2c:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11c30:	cmp	r0, #0
   11c34:	mov	r4, #0
   11c38:	ldrbeq	r0, [sp, #17]
   11c3c:	ubfxeq	r4, r0, #1, #1
   11c40:	b	12150 <__lxstat64@plt+0x1170>
   11c44:	movw	r3, #33096	; 0x8148
   11c48:	add	r2, r1, #1
   11c4c:	movt	r3, #2
   11c50:	str	r2, [r5]
   11c54:	ldr	r3, [r3]
   11c58:	cmp	r2, r3
   11c5c:	bge	121b0 <__lxstat64@plt+0x11d0>
   11c60:	add	r1, r1, #2
   11c64:	str	r1, [r5]
   11c68:	mov	r1, sp
   11c6c:	ldr	r0, [r0, r2, lsl #2]
   11c70:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11c74:	mov	r4, #0
   11c78:	cmp	r0, #0
   11c7c:	bne	12150 <__lxstat64@plt+0x1170>
   11c80:	bl	10efc <__errno_location@plt>
   11c84:	mov	r4, #0
   11c88:	mov	r5, r0
   11c8c:	str	r4, [r0]
   11c90:	bl	10e30 <geteuid@plt>
   11c94:	cmn	r0, #1
   11c98:	beq	1215c <__lxstat64@plt+0x117c>
   11c9c:	ldr	r1, [sp, #24]
   11ca0:	b	11edc <__lxstat64@plt+0xefc>
   11ca4:	movw	r3, #33096	; 0x8148
   11ca8:	add	r2, r1, #1
   11cac:	movt	r3, #2
   11cb0:	str	r2, [r5]
   11cb4:	ldr	r3, [r3]
   11cb8:	cmp	r2, r3
   11cbc:	bge	121b0 <__lxstat64@plt+0x11d0>
   11cc0:	add	r1, r1, #2
   11cc4:	str	r1, [r5]
   11cc8:	mov	r1, sp
   11ccc:	ldr	r0, [r0, r2, lsl #2]
   11cd0:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11cd4:	mov	r4, #0
   11cd8:	cmp	r0, #0
   11cdc:	bne	12150 <__lxstat64@plt+0x1170>
   11ce0:	ldr	r0, [sp, #16]
   11ce4:	and	r0, r0, #61440	; 0xf000
   11ce8:	sub	r0, r0, #49152	; 0xc000
   11cec:	b	12148 <__lxstat64@plt+0x1168>
   11cf0:	movw	r3, #33096	; 0x8148
   11cf4:	add	r2, r1, #1
   11cf8:	movt	r3, #2
   11cfc:	str	r2, [r5]
   11d00:	ldr	r3, [r3]
   11d04:	cmp	r2, r3
   11d08:	bge	121b0 <__lxstat64@plt+0x11d0>
   11d0c:	add	r1, r1, #2
   11d10:	str	r1, [r5]
   11d14:	mov	r1, sp
   11d18:	ldr	r0, [r0, r2, lsl #2]
   11d1c:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11d20:	mov	r4, #0
   11d24:	cmp	r0, #0
   11d28:	bne	12150 <__lxstat64@plt+0x1170>
   11d2c:	ldr	r0, [sp, #16]
   11d30:	and	r0, r0, #61440	; 0xf000
   11d34:	sub	r0, r0, #24576	; 0x6000
   11d38:	b	12148 <__lxstat64@plt+0x1168>
   11d3c:	movw	r3, #33096	; 0x8148
   11d40:	add	r2, r1, #1
   11d44:	movt	r3, #2
   11d48:	str	r2, [r5]
   11d4c:	ldr	r3, [r3]
   11d50:	cmp	r2, r3
   11d54:	bge	121b0 <__lxstat64@plt+0x11d0>
   11d58:	add	r1, r1, #2
   11d5c:	str	r1, [r5]
   11d60:	mov	r1, sp
   11d64:	ldr	r0, [r0, r2, lsl #2]
   11d68:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11d6c:	mov	r4, #0
   11d70:	cmp	r0, #0
   11d74:	bne	12150 <__lxstat64@plt+0x1170>
   11d78:	ldr	r0, [sp, #16]
   11d7c:	and	r0, r0, #61440	; 0xf000
   11d80:	sub	r0, r0, #8192	; 0x2000
   11d84:	b	12148 <__lxstat64@plt+0x1168>
   11d88:	movw	r3, #33096	; 0x8148
   11d8c:	add	r2, r1, #1
   11d90:	movt	r3, #2
   11d94:	str	r2, [r5]
   11d98:	ldr	r3, [r3]
   11d9c:	cmp	r2, r3
   11da0:	bge	121b0 <__lxstat64@plt+0x11d0>
   11da4:	add	r1, r1, #2
   11da8:	str	r1, [r5]
   11dac:	mov	r1, sp
   11db0:	ldr	r0, [r0, r2, lsl #2]
   11db4:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11db8:	mov	r4, #0
   11dbc:	cmp	r0, #0
   11dc0:	bne	12150 <__lxstat64@plt+0x1170>
   11dc4:	ldr	r0, [sp, #16]
   11dc8:	and	r0, r0, #61440	; 0xf000
   11dcc:	sub	r0, r0, #16384	; 0x4000
   11dd0:	b	12148 <__lxstat64@plt+0x1168>
   11dd4:	movw	r3, #33096	; 0x8148
   11dd8:	add	r2, r1, #1
   11ddc:	movt	r3, #2
   11de0:	str	r2, [r5]
   11de4:	ldr	r3, [r3]
   11de8:	cmp	r2, r3
   11dec:	bge	121b0 <__lxstat64@plt+0x11d0>
   11df0:	add	r1, r1, #2
   11df4:	str	r1, [r5]
   11df8:	mov	r1, sp
   11dfc:	ldr	r0, [r0, r2, lsl #2]
   11e00:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11e04:	mov	r4, #0
   11e08:	cmp	r0, #0
   11e0c:	bne	12150 <__lxstat64@plt+0x1170>
   11e10:	ldr	r0, [sp, #16]
   11e14:	and	r0, r0, #61440	; 0xf000
   11e18:	sub	r0, r0, #32768	; 0x8000
   11e1c:	b	12148 <__lxstat64@plt+0x1168>
   11e20:	movw	r3, #33096	; 0x8148
   11e24:	add	r2, r1, #1
   11e28:	movt	r3, #2
   11e2c:	str	r2, [r5]
   11e30:	ldr	r3, [r3]
   11e34:	cmp	r2, r3
   11e38:	bge	121b0 <__lxstat64@plt+0x11d0>
   11e3c:	add	r1, r1, #2
   11e40:	str	r1, [r5]
   11e44:	ldr	r0, [r0, r2, lsl #2]
   11e48:	ldrb	r4, [r0]
   11e4c:	cmp	r4, #0
   11e50:	b	11fcc <__lxstat64@plt+0xfec>
   11e54:	movw	r3, #33096	; 0x8148
   11e58:	add	r2, r1, #1
   11e5c:	movt	r3, #2
   11e60:	str	r2, [r5]
   11e64:	ldr	r3, [r3]
   11e68:	cmp	r2, r3
   11e6c:	bge	121b0 <__lxstat64@plt+0x11d0>
   11e70:	add	r1, r1, #2
   11e74:	str	r1, [r5]
   11e78:	mov	r1, #4
   11e7c:	b	12140 <__lxstat64@plt+0x1160>
   11e80:	movw	r3, #33096	; 0x8148
   11e84:	add	r2, r1, #1
   11e88:	movt	r3, #2
   11e8c:	str	r2, [r5]
   11e90:	ldr	r3, [r3]
   11e94:	cmp	r2, r3
   11e98:	bge	121b0 <__lxstat64@plt+0x11d0>
   11e9c:	add	r1, r1, #2
   11ea0:	str	r1, [r5]
   11ea4:	mov	r1, sp
   11ea8:	ldr	r0, [r0, r2, lsl #2]
   11eac:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11eb0:	mov	r4, #0
   11eb4:	cmp	r0, #0
   11eb8:	bne	12150 <__lxstat64@plt+0x1170>
   11ebc:	bl	10efc <__errno_location@plt>
   11ec0:	mov	r4, #0
   11ec4:	mov	r5, r0
   11ec8:	str	r4, [r0]
   11ecc:	bl	10e48 <getegid@plt>
   11ed0:	cmn	r0, #1
   11ed4:	beq	1216c <__lxstat64@plt+0x118c>
   11ed8:	ldr	r1, [sp, #28]
   11edc:	sub	r0, r0, r1
   11ee0:	b	12148 <__lxstat64@plt+0x1168>
   11ee4:	movw	r3, #33096	; 0x8148
   11ee8:	add	r2, r1, #1
   11eec:	movt	r3, #2
   11ef0:	str	r2, [r5]
   11ef4:	ldr	r3, [r3]
   11ef8:	cmp	r2, r3
   11efc:	bge	121b0 <__lxstat64@plt+0x11d0>
   11f00:	add	r1, r1, #2
   11f04:	str	r1, [r5]
   11f08:	mov	r1, sp
   11f0c:	ldr	r0, [r0, r2, lsl #2]
   11f10:	bl	15d5c <__lxstat64@plt+0x4d7c>
   11f14:	mov	r4, #0
   11f18:	cmp	r0, #0
   11f1c:	bne	12150 <__lxstat64@plt+0x1170>
   11f20:	add	r3, sp, #72	; 0x48
   11f24:	mov	r4, #0
   11f28:	ldm	r3, {r0, r1, r2, r3}
   11f2c:	cmp	r2, r0
   11f30:	mov	r0, #0
   11f34:	movwgt	r0, #1
   11f38:	sublt	r0, r0, #1
   11f3c:	cmp	r3, r1
   11f40:	mov	r1, #0
   11f44:	movwgt	r1, #1
   11f48:	sublt	r1, r1, #1
   11f4c:	add	r0, r1, r0, lsl #1
   11f50:	cmp	r0, #0
   11f54:	movwgt	r4, #1
   11f58:	b	12150 <__lxstat64@plt+0x1170>
   11f5c:	movw	r3, #33096	; 0x8148
   11f60:	add	r2, r1, #1
   11f64:	movt	r3, #2
   11f68:	str	r2, [r5]
   11f6c:	ldr	r3, [r3]
   11f70:	cmp	r2, r3
   11f74:	bge	121b0 <__lxstat64@plt+0x11d0>
   11f78:	add	r1, r1, #2
   11f7c:	str	r1, [r5]
   11f80:	ldr	r0, [r0, r2, lsl #2]
   11f84:	bl	12204 <__lxstat64@plt+0x1224>
   11f88:	mov	r6, r0
   11f8c:	bl	10efc <__errno_location@plt>
   11f90:	mov	r4, #0
   11f94:	mov	r5, r0
   11f98:	mov	r1, #0
   11f9c:	mov	r2, #10
   11fa0:	str	r4, [r0]
   11fa4:	mov	r0, r6
   11fa8:	bl	10db8 <strtol@plt>
   11fac:	cmp	r0, #0
   11fb0:	blt	12150 <__lxstat64@plt+0x1170>
   11fb4:	ldr	r1, [r5]
   11fb8:	cmp	r1, #34	; 0x22
   11fbc:	beq	12150 <__lxstat64@plt+0x1170>
   11fc0:	bl	10fb0 <isatty@plt>
   11fc4:	mov	r4, r0
   11fc8:	cmp	r0, #0
   11fcc:	movwne	r4, #1
   11fd0:	b	12150 <__lxstat64@plt+0x1170>
   11fd4:	movw	r3, #33096	; 0x8148
   11fd8:	add	r2, r1, #1
   11fdc:	movt	r3, #2
   11fe0:	str	r2, [r5]
   11fe4:	ldr	r3, [r3]
   11fe8:	cmp	r2, r3
   11fec:	bge	121b0 <__lxstat64@plt+0x11d0>
   11ff0:	add	r1, r1, #2
   11ff4:	str	r1, [r5]
   11ff8:	mov	r1, sp
   11ffc:	ldr	r0, [r0, r2, lsl #2]
   12000:	bl	15d5c <__lxstat64@plt+0x4d7c>
   12004:	cmp	r0, #0
   12008:	mov	r4, #0
   1200c:	ldrbeq	r0, [sp, #17]
   12010:	ubfxeq	r4, r0, #3, #1
   12014:	b	12150 <__lxstat64@plt+0x1170>
   12018:	movw	r3, #33096	; 0x8148
   1201c:	add	r2, r1, #1
   12020:	movt	r3, #2
   12024:	str	r2, [r5]
   12028:	ldr	r3, [r3]
   1202c:	cmp	r2, r3
   12030:	bge	121b0 <__lxstat64@plt+0x11d0>
   12034:	add	r1, r1, #2
   12038:	str	r1, [r5]
   1203c:	mov	r1, #1
   12040:	b	12140 <__lxstat64@plt+0x1160>
   12044:	movw	r3, #33096	; 0x8148
   12048:	add	r2, r1, #1
   1204c:	movt	r3, #2
   12050:	str	r2, [r5]
   12054:	ldr	r3, [r3]
   12058:	cmp	r2, r3
   1205c:	bge	121b0 <__lxstat64@plt+0x11d0>
   12060:	add	r1, r1, #2
   12064:	str	r1, [r5]
   12068:	ldr	r0, [r0, r2, lsl #2]
   1206c:	ldrb	r0, [r0]
   12070:	b	12148 <__lxstat64@plt+0x1168>
   12074:	movw	r3, #33096	; 0x8148
   12078:	add	r2, r1, #1
   1207c:	movt	r3, #2
   12080:	str	r2, [r5]
   12084:	ldr	r3, [r3]
   12088:	cmp	r2, r3
   1208c:	bge	121b0 <__lxstat64@plt+0x11d0>
   12090:	add	r1, r1, #2
   12094:	str	r1, [r5]
   12098:	mov	r1, sp
   1209c:	ldr	r0, [r0, r2, lsl #2]
   120a0:	bl	15d5c <__lxstat64@plt+0x4d7c>
   120a4:	mov	r4, #0
   120a8:	cmp	r0, #0
   120ac:	bne	12150 <__lxstat64@plt+0x1170>
   120b0:	ldr	r0, [sp, #16]
   120b4:	and	r0, r0, #61440	; 0xf000
   120b8:	sub	r0, r0, #4096	; 0x1000
   120bc:	b	12148 <__lxstat64@plt+0x1168>
   120c0:	movw	r3, #33096	; 0x8148
   120c4:	add	r2, r1, #1
   120c8:	movt	r3, #2
   120cc:	str	r2, [r5]
   120d0:	ldr	r3, [r3]
   120d4:	cmp	r2, r3
   120d8:	bge	121b0 <__lxstat64@plt+0x11d0>
   120dc:	add	r1, r1, #2
   120e0:	str	r1, [r5]
   120e4:	mov	r1, sp
   120e8:	ldr	r0, [r0, r2, lsl #2]
   120ec:	bl	15d5c <__lxstat64@plt+0x4d7c>
   120f0:	mov	r4, #0
   120f4:	cmp	r0, #0
   120f8:	bne	12150 <__lxstat64@plt+0x1170>
   120fc:	ldr	r0, [sp, #48]	; 0x30
   12100:	ldr	r1, [sp, #52]	; 0x34
   12104:	mov	r4, #0
   12108:	rsbs	r0, r0, #0
   1210c:	rscs	r0, r1, #0
   12110:	movwlt	r4, #1
   12114:	b	12150 <__lxstat64@plt+0x1170>
   12118:	movw	r3, #33096	; 0x8148
   1211c:	add	r2, r1, #1
   12120:	movt	r3, #2
   12124:	str	r2, [r5]
   12128:	ldr	r3, [r3]
   1212c:	cmp	r2, r3
   12130:	bge	121b0 <__lxstat64@plt+0x11d0>
   12134:	add	r1, r1, #2
   12138:	str	r1, [r5]
   1213c:	mov	r1, #2
   12140:	ldr	r0, [r0, r2, lsl #2]
   12144:	bl	10f8c <euidaccess@plt>
   12148:	clz	r0, r0
   1214c:	lsr	r4, r0, #5
   12150:	mov	r0, r4
   12154:	sub	sp, fp, #16
   12158:	pop	{r4, r5, r6, sl, fp, pc}
   1215c:	ldr	r1, [r5]
   12160:	cmp	r1, #0
   12164:	bne	12150 <__lxstat64@plt+0x1170>
   12168:	b	11c9c <__lxstat64@plt+0xcbc>
   1216c:	ldr	r1, [r5]
   12170:	cmp	r1, #0
   12174:	bne	12150 <__lxstat64@plt+0x1170>
   12178:	b	11ed8 <__lxstat64@plt+0xef8>
   1217c:	movw	r1, #27618	; 0x6be2
   12180:	mov	r0, #0
   12184:	mov	r2, #5
   12188:	movt	r1, #1
   1218c:	bl	10e0c <dcgettext@plt>
   12190:	mov	r4, r0
   12194:	ldr	r0, [r5]
   12198:	ldr	r1, [r6]
   1219c:	ldr	r0, [r1, r0, lsl #2]
   121a0:	bl	14770 <__lxstat64@plt+0x3790>
   121a4:	mov	r1, r0
   121a8:	mov	r0, r4
   121ac:	bl	11648 <__lxstat64@plt+0x668>
   121b0:	bl	121b4 <__lxstat64@plt+0x11d4>
   121b4:	push	{fp, lr}
   121b8:	mov	fp, sp
   121bc:	movw	r1, #27665	; 0x6c11
   121c0:	mov	r0, #0
   121c4:	mov	r2, #5
   121c8:	movt	r1, #1
   121cc:	bl	10e0c <dcgettext@plt>
   121d0:	movw	r1, #33092	; 0x8144
   121d4:	mov	r4, r0
   121d8:	movw	r0, #33096	; 0x8148
   121dc:	movt	r0, #2
   121e0:	movt	r1, #2
   121e4:	ldr	r0, [r0]
   121e8:	ldr	r1, [r1]
   121ec:	add	r0, r1, r0, lsl #2
   121f0:	ldr	r0, [r0, #-4]
   121f4:	bl	14770 <__lxstat64@plt+0x3790>
   121f8:	mov	r1, r0
   121fc:	mov	r0, r4
   12200:	bl	11648 <__lxstat64@plt+0x668>
   12204:	push	{r4, r5, r6, sl, fp, lr}
   12208:	add	fp, sp, #16
   1220c:	mov	r6, r0
   12210:	sub	r5, r0, #1
   12214:	bl	10ed8 <__ctype_b_loc@plt>
   12218:	ldr	r1, [r0]
   1221c:	ldrb	r2, [r5, #1]!
   12220:	ldrb	r0, [r1, r2, lsl #1]
   12224:	tst	r0, #1
   12228:	bne	1221c <__lxstat64@plt+0x123c>
   1222c:	add	r3, r5, #1
   12230:	cmp	r2, #43	; 0x2b
   12234:	mov	r0, r5
   12238:	moveq	r0, r3
   1223c:	cmp	r2, #45	; 0x2d
   12240:	moveq	r5, r3
   12244:	cmp	r2, #43	; 0x2b
   12248:	moveq	r5, r3
   1224c:	ldrb	r2, [r5]
   12250:	sub	r2, r2, #48	; 0x30
   12254:	cmp	r2, #9
   12258:	bhi	12298 <__lxstat64@plt+0x12b8>
   1225c:	ldrb	r2, [r5, #1]!
   12260:	sub	r3, r2, #48	; 0x30
   12264:	cmp	r3, #10
   12268:	bcc	1225c <__lxstat64@plt+0x127c>
   1226c:	ldrb	r3, [r1, r2, lsl #1]
   12270:	tst	r3, #1
   12274:	beq	12290 <__lxstat64@plt+0x12b0>
   12278:	mov	r3, #1
   1227c:	ldrb	r2, [r5, r3]
   12280:	add	r3, r3, #1
   12284:	ldrb	r4, [r1, r2, lsl #1]
   12288:	tst	r4, #1
   1228c:	bne	1227c <__lxstat64@plt+0x129c>
   12290:	cmp	r2, #0
   12294:	popeq	{r4, r5, r6, sl, fp, pc}
   12298:	movw	r1, #27646	; 0x6bfe
   1229c:	mov	r0, #0
   122a0:	mov	r2, #5
   122a4:	movt	r1, #1
   122a8:	bl	10e0c <dcgettext@plt>
   122ac:	mov	r5, r0
   122b0:	mov	r0, r6
   122b4:	bl	14770 <__lxstat64@plt+0x3790>
   122b8:	mov	r1, r0
   122bc:	mov	r0, r5
   122c0:	bl	11648 <__lxstat64@plt+0x668>
   122c4:	push	{r4, r5, fp, lr}
   122c8:	add	fp, sp, #8
   122cc:	movw	r1, #27727	; 0x6c4f
   122d0:	mov	r5, r0
   122d4:	movt	r1, #1
   122d8:	bl	10dac <strcmp@plt>
   122dc:	mov	r4, #1
   122e0:	cmp	r0, #0
   122e4:	beq	123f0 <__lxstat64@plt+0x1410>
   122e8:	movw	r1, #27726	; 0x6c4e
   122ec:	mov	r0, r5
   122f0:	movt	r1, #1
   122f4:	bl	10dac <strcmp@plt>
   122f8:	cmp	r0, #0
   122fc:	beq	123f0 <__lxstat64@plt+0x1410>
   12300:	movw	r1, #27729	; 0x6c51
   12304:	mov	r0, r5
   12308:	movt	r1, #1
   1230c:	bl	10dac <strcmp@plt>
   12310:	cmp	r0, #0
   12314:	beq	123f0 <__lxstat64@plt+0x1410>
   12318:	movw	r1, #27732	; 0x6c54
   1231c:	mov	r0, r5
   12320:	movt	r1, #1
   12324:	bl	10dac <strcmp@plt>
   12328:	cmp	r0, #0
   1232c:	beq	123f0 <__lxstat64@plt+0x1410>
   12330:	movw	r1, #27736	; 0x6c58
   12334:	mov	r0, r5
   12338:	movt	r1, #1
   1233c:	bl	10dac <strcmp@plt>
   12340:	cmp	r0, #0
   12344:	beq	123f0 <__lxstat64@plt+0x1410>
   12348:	movw	r1, #27740	; 0x6c5c
   1234c:	mov	r0, r5
   12350:	movt	r1, #1
   12354:	bl	10dac <strcmp@plt>
   12358:	cmp	r0, #0
   1235c:	beq	123f0 <__lxstat64@plt+0x1410>
   12360:	movw	r1, #27744	; 0x6c60
   12364:	mov	r0, r5
   12368:	movt	r1, #1
   1236c:	bl	10dac <strcmp@plt>
   12370:	cmp	r0, #0
   12374:	beq	123f0 <__lxstat64@plt+0x1410>
   12378:	movw	r1, #27748	; 0x6c64
   1237c:	mov	r0, r5
   12380:	movt	r1, #1
   12384:	bl	10dac <strcmp@plt>
   12388:	cmp	r0, #0
   1238c:	beq	123f0 <__lxstat64@plt+0x1410>
   12390:	movw	r1, #27752	; 0x6c68
   12394:	mov	r0, r5
   12398:	movt	r1, #1
   1239c:	bl	10dac <strcmp@plt>
   123a0:	cmp	r0, #0
   123a4:	beq	123f0 <__lxstat64@plt+0x1410>
   123a8:	movw	r1, #27756	; 0x6c6c
   123ac:	mov	r0, r5
   123b0:	movt	r1, #1
   123b4:	bl	10dac <strcmp@plt>
   123b8:	cmp	r0, #0
   123bc:	beq	123f0 <__lxstat64@plt+0x1410>
   123c0:	movw	r1, #27760	; 0x6c70
   123c4:	mov	r0, r5
   123c8:	movt	r1, #1
   123cc:	bl	10dac <strcmp@plt>
   123d0:	cmp	r0, #0
   123d4:	beq	123f0 <__lxstat64@plt+0x1410>
   123d8:	movw	r1, #27764	; 0x6c74
   123dc:	mov	r0, r5
   123e0:	movt	r1, #1
   123e4:	bl	10dac <strcmp@plt>
   123e8:	clz	r0, r0
   123ec:	lsr	r4, r0, #5
   123f0:	mov	r0, r4
   123f4:	pop	{r4, r5, fp, pc}
   123f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   123fc:	add	fp, sp, #28
   12400:	sub	sp, sp, #212	; 0xd4
   12404:	mov	r4, r0
   12408:	cmp	r0, #0
   1240c:	movw	r0, #33092	; 0x8144
   12410:	movw	r9, #33100	; 0x814c
   12414:	mov	sl, #0
   12418:	movt	r0, #2
   1241c:	movt	r9, #2
   12420:	ldr	r5, [r0]
   12424:	movw	r0, #33096	; 0x8148
   12428:	ldr	r7, [r9]
   1242c:	movt	r0, #2
   12430:	ldr	r0, [r0]
   12434:	addne	r7, r7, #1
   12438:	add	r8, r7, #1
   1243c:	strne	r7, [r9]
   12440:	sub	r0, r0, #2
   12444:	cmp	r8, r0
   12448:	bge	12478 <__lxstat64@plt+0x1498>
   1244c:	add	r0, r5, r7, lsl #2
   12450:	movw	r1, #27811	; 0x6ca3
   12454:	ldr	r0, [r0, #8]
   12458:	movt	r1, #1
   1245c:	bl	10dac <strcmp@plt>
   12460:	cmp	r0, #0
   12464:	mov	r6, r7
   12468:	moveq	sl, #1
   1246c:	moveq	r6, r8
   12470:	streq	r8, [r9]
   12474:	b	1247c <__lxstat64@plt+0x149c>
   12478:	mov	r6, r7
   1247c:	ldr	r0, [r5, r8, lsl #2]
   12480:	ldrb	r1, [r0]
   12484:	cmp	r1, #61	; 0x3d
   12488:	beq	1250c <__lxstat64@plt+0x152c>
   1248c:	cmp	r1, #45	; 0x2d
   12490:	bne	12528 <__lxstat64@plt+0x1548>
   12494:	ldrb	r1, [r0, #1]
   12498:	sub	r2, r1, #101	; 0x65
   1249c:	cmp	r2, #10
   124a0:	bhi	126cc <__lxstat64@plt+0x16ec>
   124a4:	add	r3, pc, #0
   124a8:	ldr	pc, [r3, r2, lsl #2]
   124ac:	muleq	r1, r0, r5
   124b0:	andeq	r2, r1, ip, asr #13
   124b4:	ldrdeq	r2, [r1], -r8
   124b8:	andeq	r2, r1, ip, asr #13
   124bc:	andeq	r2, r1, ip, asr #13
   124c0:	andeq	r2, r1, ip, asr #13
   124c4:	andeq	r2, r1, ip, asr #13
   124c8:	ldrdeq	r2, [r1], -r8
   124cc:	andeq	r2, r1, ip, asr #13
   124d0:	andeq	r2, r1, ip, lsr #13
   124d4:	andeq	r2, r1, ip, lsr r6
   124d8:	ldrb	r2, [r0, #2]
   124dc:	cmp	r2, #101	; 0x65
   124e0:	cmpne	r2, #116	; 0x74
   124e4:	bne	124f4 <__lxstat64@plt+0x1514>
   124e8:	ldrb	r3, [r0, #3]
   124ec:	cmp	r3, #0
   124f0:	beq	12704 <__lxstat64@plt+0x1724>
   124f4:	cmp	r1, #101	; 0x65
   124f8:	beq	12588 <__lxstat64@plt+0x15a8>
   124fc:	cmp	r1, #110	; 0x6e
   12500:	mov	r3, r2
   12504:	beq	126bc <__lxstat64@plt+0x16dc>
   12508:	b	126cc <__lxstat64@plt+0x16ec>
   1250c:	ldrb	r1, [r0, #1]
   12510:	cmp	r1, #0
   12514:	beq	12560 <__lxstat64@plt+0x1580>
   12518:	cmp	r1, #61	; 0x3d
   1251c:	ldrbeq	r1, [r0, #2]
   12520:	cmpeq	r1, #0
   12524:	beq	12560 <__lxstat64@plt+0x1580>
   12528:	movw	r1, #27726	; 0x6c4e
   1252c:	movt	r1, #1
   12530:	bl	10dac <strcmp@plt>
   12534:	cmp	r0, #0
   12538:	bne	128d4 <__lxstat64@plt+0x18f4>
   1253c:	ldr	r0, [r5, r6, lsl #2]!
   12540:	ldr	r1, [r5, #8]
   12544:	bl	10dac <strcmp@plt>
   12548:	mov	r4, r0
   1254c:	add	r0, r6, #3
   12550:	cmp	r4, #0
   12554:	str	r0, [r9]
   12558:	movwne	r4, #1
   1255c:	b	1257c <__lxstat64@plt+0x159c>
   12560:	ldr	r0, [r5, r6, lsl #2]!
   12564:	ldr	r1, [r5, #8]
   12568:	bl	10dac <strcmp@plt>
   1256c:	add	r1, r6, #3
   12570:	str	r1, [r9]
   12574:	clz	r0, r0
   12578:	lsr	r4, r0, #5
   1257c:	mov	r0, r4
   12580:	sub	sp, fp, #28
   12584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12588:	mov	r3, r2
   1258c:	b	125a0 <__lxstat64@plt+0x15c0>
   12590:	ldrb	r3, [r0, #2]
   12594:	mov	r2, #113	; 0x71
   12598:	cmp	r3, #113	; 0x71
   1259c:	beq	124e8 <__lxstat64@plt+0x1508>
   125a0:	cmp	r3, #102	; 0x66
   125a4:	ldrbeq	r0, [r0, #3]
   125a8:	cmpeq	r0, #0
   125ac:	bne	126cc <__lxstat64@plt+0x16ec>
   125b0:	add	r0, r6, #3
   125b4:	str	r0, [r9]
   125b8:	orr	r0, sl, r4
   125bc:	cmp	r0, #1
   125c0:	beq	128d8 <__lxstat64@plt+0x18f8>
   125c4:	ldr	r0, [r5, r7, lsl #2]
   125c8:	add	r1, sp, #104	; 0x68
   125cc:	bl	15d5c <__lxstat64@plt+0x4d7c>
   125d0:	mov	r4, #0
   125d4:	cmp	r0, #0
   125d8:	bne	1257c <__lxstat64@plt+0x159c>
   125dc:	movw	r0, #33092	; 0x8144
   125e0:	mov	r1, sp
   125e4:	movt	r0, #2
   125e8:	ldr	r0, [r0]
   125ec:	add	r0, r0, r7, lsl #2
   125f0:	ldr	r0, [r0, #8]
   125f4:	bl	15d5c <__lxstat64@plt+0x4d7c>
   125f8:	cmp	r0, #0
   125fc:	bne	1257c <__lxstat64@plt+0x159c>
   12600:	ldm	sp, {r0, r1}
   12604:	ldr	r2, [sp, #104]	; 0x68
   12608:	ldr	r3, [sp, #108]	; 0x6c
   1260c:	eor	r1, r3, r1
   12610:	eor	r0, r2, r0
   12614:	orrs	r0, r0, r1
   12618:	bne	1257c <__lxstat64@plt+0x159c>
   1261c:	ldr	r0, [sp, #96]	; 0x60
   12620:	ldr	r2, [sp, #200]	; 0xc8
   12624:	ldr	r1, [sp, #100]	; 0x64
   12628:	ldr	r3, [sp, #204]	; 0xcc
   1262c:	eor	r1, r3, r1
   12630:	eor	r0, r2, r0
   12634:	orr	r0, r0, r1
   12638:	b	12574 <__lxstat64@plt+0x1594>
   1263c:	ldrb	r1, [r0, #2]
   12640:	cmp	r1, #116	; 0x74
   12644:	ldrbeq	r0, [r0, #3]
   12648:	cmpeq	r0, #0
   1264c:	bne	126cc <__lxstat64@plt+0x16ec>
   12650:	add	r0, r6, #3
   12654:	str	r0, [r9]
   12658:	orr	r0, sl, r4
   1265c:	cmp	r0, #1
   12660:	beq	128f0 <__lxstat64@plt+0x1910>
   12664:	ldr	r0, [r5, r7, lsl #2]
   12668:	add	r1, sp, #104	; 0x68
   1266c:	bl	15d5c <__lxstat64@plt+0x4d7c>
   12670:	mov	r5, r0
   12674:	cmp	r0, #0
   12678:	movw	r0, #33092	; 0x8144
   1267c:	add	r1, sp, #104	; 0x68
   12680:	movt	r0, #2
   12684:	ldreq	r6, [sp, #184]	; 0xb8
   12688:	ldreq	r8, [sp, #188]	; 0xbc
   1268c:	ldr	r0, [r0]
   12690:	add	r0, r0, r7, lsl #2
   12694:	ldr	r0, [r0, #8]
   12698:	bl	15d5c <__lxstat64@plt+0x4d7c>
   1269c:	cmp	r0, #0
   126a0:	beq	12894 <__lxstat64@plt+0x18b4>
   126a4:	mov	r4, #0
   126a8:	b	1257c <__lxstat64@plt+0x159c>
   126ac:	ldrb	r3, [r0, #2]
   126b0:	mov	r2, #101	; 0x65
   126b4:	cmp	r3, #101	; 0x65
   126b8:	beq	124e8 <__lxstat64@plt+0x1508>
   126bc:	cmp	r3, #116	; 0x74
   126c0:	ldrbeq	r0, [r0, #3]
   126c4:	cmpeq	r0, #0
   126c8:	beq	12724 <__lxstat64@plt+0x1744>
   126cc:	movw	r1, #27837	; 0x6cbd
   126d0:	mov	r0, #0
   126d4:	mov	r2, #5
   126d8:	movt	r1, #1
   126dc:	bl	10e0c <dcgettext@plt>
   126e0:	mov	r4, r0
   126e4:	movw	r0, #33092	; 0x8144
   126e8:	movt	r0, #2
   126ec:	ldr	r0, [r0]
   126f0:	ldr	r0, [r0, r8, lsl #2]
   126f4:	bl	14770 <__lxstat64@plt+0x3790>
   126f8:	mov	r1, r0
   126fc:	mov	r0, r4
   12700:	bl	11648 <__lxstat64@plt+0x668>
   12704:	ldr	r0, [r5, r7, lsl #2]
   12708:	cmp	r4, #0
   1270c:	beq	12780 <__lxstat64@plt+0x17a0>
   12710:	bl	10ef0 <strlen@plt>
   12714:	add	r2, sp, #104	; 0x68
   12718:	mov	r1, #0
   1271c:	bl	12d10 <__lxstat64@plt+0x1d30>
   12720:	b	12784 <__lxstat64@plt+0x17a4>
   12724:	add	r0, r6, #3
   12728:	str	r0, [r9]
   1272c:	orr	r0, sl, r4
   12730:	cmp	r0, #1
   12734:	beq	128e4 <__lxstat64@plt+0x1904>
   12738:	ldr	r0, [r5, r7, lsl #2]
   1273c:	add	r1, sp, #104	; 0x68
   12740:	bl	15d5c <__lxstat64@plt+0x4d7c>
   12744:	mov	r5, r0
   12748:	cmp	r0, #0
   1274c:	movw	r0, #33092	; 0x8144
   12750:	add	r1, sp, #104	; 0x68
   12754:	movt	r0, #2
   12758:	ldreq	r6, [sp, #184]	; 0xb8
   1275c:	ldreq	r8, [sp, #188]	; 0xbc
   12760:	ldr	r0, [r0]
   12764:	add	r0, r0, r7, lsl #2
   12768:	ldr	r0, [r0, #8]
   1276c:	bl	15d5c <__lxstat64@plt+0x4d7c>
   12770:	cmp	r0, #0
   12774:	beq	1284c <__lxstat64@plt+0x186c>
   12778:	clz	r0, r5
   1277c:	b	12578 <__lxstat64@plt+0x1598>
   12780:	bl	12204 <__lxstat64@plt+0x1224>
   12784:	movw	r5, #33092	; 0x8144
   12788:	mov	r4, r0
   1278c:	cmp	sl, #0
   12790:	movt	r5, #2
   12794:	ldr	r0, [r5]
   12798:	add	r0, r0, r7, lsl #2
   1279c:	beq	127b8 <__lxstat64@plt+0x17d8>
   127a0:	ldr	r0, [r0, #12]
   127a4:	bl	10ef0 <strlen@plt>
   127a8:	mov	r2, sp
   127ac:	mov	r1, #0
   127b0:	bl	12d10 <__lxstat64@plt+0x1d30>
   127b4:	b	127c0 <__lxstat64@plt+0x17e0>
   127b8:	ldr	r0, [r0, #8]
   127bc:	bl	12204 <__lxstat64@plt+0x1224>
   127c0:	mov	r1, r0
   127c4:	mov	r0, r4
   127c8:	bl	148a8 <__lxstat64@plt+0x38c8>
   127cc:	ldr	r1, [r5]
   127d0:	ldr	r3, [r9]
   127d4:	ldr	r2, [r1, r8, lsl #2]
   127d8:	add	r3, r3, #3
   127dc:	ldrb	r1, [r2, #2]
   127e0:	str	r3, [r9]
   127e4:	ldrb	r2, [r2, #1]
   127e8:	cmp	r2, #103	; 0x67
   127ec:	beq	12814 <__lxstat64@plt+0x1834>
   127f0:	cmp	r2, #108	; 0x6c
   127f4:	bne	1282c <__lxstat64@plt+0x184c>
   127f8:	sub	r1, r1, #101	; 0x65
   127fc:	mov	r4, #0
   12800:	clz	r1, r1
   12804:	lsr	r1, r1, #5
   12808:	cmp	r0, r1
   1280c:	movwlt	r4, #1
   12810:	b	1257c <__lxstat64@plt+0x159c>
   12814:	cmp	r1, #101	; 0x65
   12818:	mov	r1, #0
   1281c:	mov	r4, #0
   12820:	mvneq	r1, #0
   12824:	cmp	r0, r1
   12828:	b	1288c <__lxstat64@plt+0x18ac>
   1282c:	sub	r1, r1, #101	; 0x65
   12830:	cmp	r0, #0
   12834:	clz	r1, r1
   12838:	movwne	r0, #1
   1283c:	lsr	r1, r1, #5
   12840:	eor	r0, r0, r1
   12844:	eor	r4, r0, #1
   12848:	b	1257c <__lxstat64@plt+0x159c>
   1284c:	mov	r4, #0
   12850:	cmp	r5, #0
   12854:	bne	1257c <__lxstat64@plt+0x159c>
   12858:	ldr	r0, [sp, #184]	; 0xb8
   1285c:	ldr	r1, [sp, #188]	; 0xbc
   12860:	mov	r4, #0
   12864:	cmp	r6, r0
   12868:	mov	r0, #0
   1286c:	movwgt	r0, #1
   12870:	sublt	r0, r0, #1
   12874:	cmp	r8, r1
   12878:	mov	r1, #0
   1287c:	movwgt	r1, #1
   12880:	sublt	r1, r1, #1
   12884:	add	r0, r1, r0, lsl #1
   12888:	cmp	r0, #0
   1288c:	movwgt	r4, #1
   12890:	b	1257c <__lxstat64@plt+0x159c>
   12894:	mov	r4, #1
   12898:	cmp	r5, #0
   1289c:	bne	1257c <__lxstat64@plt+0x159c>
   128a0:	ldr	r0, [sp, #184]	; 0xb8
   128a4:	ldr	r1, [sp, #188]	; 0xbc
   128a8:	mov	r2, #0
   128ac:	cmp	r6, r0
   128b0:	mov	r0, #0
   128b4:	movwgt	r0, #1
   128b8:	sublt	r0, r0, #1
   128bc:	cmp	r8, r1
   128c0:	movwgt	r2, #1
   128c4:	sublt	r2, r2, #1
   128c8:	add	r0, r2, r0, lsl #1
   128cc:	lsr	r4, r0, #31
   128d0:	b	1257c <__lxstat64@plt+0x159c>
   128d4:	bl	10fd4 <abort@plt>
   128d8:	movw	r1, #27791	; 0x6c8f
   128dc:	movt	r1, #1
   128e0:	b	128f8 <__lxstat64@plt+0x1918>
   128e4:	movw	r1, #27768	; 0x6c78
   128e8:	movt	r1, #1
   128ec:	b	128f8 <__lxstat64@plt+0x1918>
   128f0:	movw	r1, #27814	; 0x6ca6
   128f4:	movt	r1, #1
   128f8:	mov	r0, #0
   128fc:	mov	r2, #5
   12900:	bl	10e0c <dcgettext@plt>
   12904:	bl	11648 <__lxstat64@plt+0x668>
   12908:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1290c:	add	fp, sp, #28
   12910:	sub	sp, sp, #4
   12914:	movw	r0, #33096	; 0x8148
   12918:	movw	r2, #33100	; 0x814c
   1291c:	movt	r0, #2
   12920:	movt	r2, #2
   12924:	ldr	sl, [r0]
   12928:	ldr	r4, [r2]
   1292c:	cmp	sl, r4
   12930:	ble	12bd4 <__lxstat64@plt+0x1bf4>
   12934:	movw	r0, #33092	; 0x8144
   12938:	mov	r8, #1
   1293c:	movt	r0, #2
   12940:	ldr	r5, [r0]
   12944:	ldr	r7, [r5, r4, lsl #2]
   12948:	ldrb	r6, [r7]
   1294c:	cmp	r6, #33	; 0x21
   12950:	bne	12994 <__lxstat64@plt+0x19b4>
   12954:	add	r0, r4, #1
   12958:	mov	r9, #0
   1295c:	ldrb	r1, [r7, #1]
   12960:	cmp	r1, #0
   12964:	bne	12a0c <__lxstat64@plt+0x1a2c>
   12968:	cmp	r0, sl
   1296c:	str	r0, [r2]
   12970:	bge	12bd4 <__lxstat64@plt+0x1bf4>
   12974:	ldr	r7, [r5, r0, lsl #2]
   12978:	add	r0, r0, #1
   1297c:	eor	r9, r9, #1
   12980:	ldrb	r6, [r7]
   12984:	cmp	r6, #33	; 0x21
   12988:	beq	1295c <__lxstat64@plt+0x197c>
   1298c:	sub	r4, r0, #1
   12990:	b	12998 <__lxstat64@plt+0x19b8>
   12994:	mov	r9, #0
   12998:	cmp	r6, #40	; 0x28
   1299c:	ldrbeq	r0, [r7, #1]
   129a0:	cmpeq	r0, #0
   129a4:	bne	12a10 <__lxstat64@plt+0x1a30>
   129a8:	add	r6, r4, #1
   129ac:	cmp	sl, r6
   129b0:	str	r6, [r2]
   129b4:	ble	12bd4 <__lxstat64@plt+0x1bf4>
   129b8:	add	r7, r4, #2
   129bc:	mov	r0, #1
   129c0:	cmp	r7, sl
   129c4:	bge	12b28 <__lxstat64@plt+0x1b48>
   129c8:	add	r0, r5, r4, lsl #2
   129cc:	mov	r4, #0
   129d0:	add	r5, r0, #8
   129d4:	ldr	r0, [r5, r4, lsl #2]
   129d8:	movw	r1, #28301	; 0x6e8d
   129dc:	movt	r1, #1
   129e0:	bl	10dac <strcmp@plt>
   129e4:	cmp	r0, #0
   129e8:	beq	12a04 <__lxstat64@plt+0x1a24>
   129ec:	cmp	r4, #3
   129f0:	beq	12b24 <__lxstat64@plt+0x1b44>
   129f4:	add	r4, r4, #1
   129f8:	add	r0, r7, r4
   129fc:	cmp	r0, sl
   12a00:	blt	129d4 <__lxstat64@plt+0x19f4>
   12a04:	add	r0, r4, #1
   12a08:	b	12b28 <__lxstat64@plt+0x1b48>
   12a0c:	sub	r4, r0, #1
   12a10:	sub	r0, sl, r4
   12a14:	cmp	r0, #4
   12a18:	blt	12a50 <__lxstat64@plt+0x1a70>
   12a1c:	movw	r1, #27811	; 0x6ca3
   12a20:	mov	r0, r7
   12a24:	movt	r1, #1
   12a28:	bl	10dac <strcmp@plt>
   12a2c:	cmp	r0, #0
   12a30:	bne	12a58 <__lxstat64@plt+0x1a78>
   12a34:	add	r0, r5, r4, lsl #2
   12a38:	ldr	r0, [r0, #8]
   12a3c:	bl	122c4 <__lxstat64@plt+0x12e4>
   12a40:	cmp	r0, #0
   12a44:	beq	12a58 <__lxstat64@plt+0x1a78>
   12a48:	mov	r0, #1
   12a4c:	b	12a70 <__lxstat64@plt+0x1a90>
   12a50:	cmp	r0, #3
   12a54:	bne	12a80 <__lxstat64@plt+0x1aa0>
   12a58:	add	r0, r5, r4, lsl #2
   12a5c:	ldr	r0, [r0, #4]
   12a60:	bl	122c4 <__lxstat64@plt+0x12e4>
   12a64:	cmp	r0, #0
   12a68:	beq	12a80 <__lxstat64@plt+0x1aa0>
   12a6c:	mov	r0, #0
   12a70:	bl	123f8 <__lxstat64@plt+0x1418>
   12a74:	movw	r7, #33100	; 0x814c
   12a78:	movt	r7, #2
   12a7c:	b	12abc <__lxstat64@plt+0x1adc>
   12a80:	uxtb	r0, r6
   12a84:	cmp	r0, #45	; 0x2d
   12a88:	bne	12aa4 <__lxstat64@plt+0x1ac4>
   12a8c:	ldrb	r1, [r7, #1]
   12a90:	cmp	r1, #0
   12a94:	beq	12aa4 <__lxstat64@plt+0x1ac4>
   12a98:	ldrb	r1, [r7, #2]
   12a9c:	cmp	r1, #0
   12aa0:	beq	12b1c <__lxstat64@plt+0x1b3c>
   12aa4:	movw	r7, #33100	; 0x814c
   12aa8:	cmp	r0, #0
   12aac:	add	r1, r4, #1
   12ab0:	movt	r7, #2
   12ab4:	movwne	r0, #1
   12ab8:	str	r1, [r7]
   12abc:	eor	r0, r9, r0
   12ac0:	ldr	r4, [r7]
   12ac4:	and	r8, r8, r0
   12ac8:	movw	r0, #33096	; 0x8148
   12acc:	movt	r0, #2
   12ad0:	ldr	sl, [r0]
   12ad4:	cmp	r4, sl
   12ad8:	bge	12bc8 <__lxstat64@plt+0x1be8>
   12adc:	movw	r0, #33092	; 0x8144
   12ae0:	movw	r1, #27691	; 0x6c2b
   12ae4:	movt	r0, #2
   12ae8:	movt	r1, #1
   12aec:	ldr	r5, [r0]
   12af0:	ldr	r0, [r5, r4, lsl #2]
   12af4:	bl	10dac <strcmp@plt>
   12af8:	movw	r2, #33100	; 0x814c
   12afc:	cmp	r0, #0
   12b00:	movt	r2, #2
   12b04:	bne	12bc8 <__lxstat64@plt+0x1be8>
   12b08:	add	r4, r4, #1
   12b0c:	cmp	sl, r4
   12b10:	str	r4, [r2]
   12b14:	bgt	12944 <__lxstat64@plt+0x1964>
   12b18:	b	12bd4 <__lxstat64@plt+0x1bf4>
   12b1c:	bl	11a2c <__lxstat64@plt+0xa4c>
   12b20:	b	12a74 <__lxstat64@plt+0x1a94>
   12b24:	sub	r0, sl, r6
   12b28:	bl	11684 <__lxstat64@plt+0x6a4>
   12b2c:	movw	r7, #33100	; 0x814c
   12b30:	movw	r2, #33092	; 0x8144
   12b34:	movt	r2, #2
   12b38:	movt	r7, #2
   12b3c:	ldr	r1, [r7]
   12b40:	ldr	r2, [r2]
   12b44:	ldr	r2, [r2, r1, lsl #2]
   12b48:	cmp	r2, #0
   12b4c:	beq	12bd8 <__lxstat64@plt+0x1bf8>
   12b50:	ldrb	r3, [r2]
   12b54:	cmp	r3, #41	; 0x29
   12b58:	ldrbeq	r2, [r2, #1]
   12b5c:	cmpeq	r2, #0
   12b60:	bne	12b6c <__lxstat64@plt+0x1b8c>
   12b64:	add	r1, r1, #1
   12b68:	b	12ab8 <__lxstat64@plt+0x1ad8>
   12b6c:	movw	r1, #27877	; 0x6ce5
   12b70:	mov	r0, #0
   12b74:	mov	r2, #5
   12b78:	mov	r4, r7
   12b7c:	movt	r1, #1
   12b80:	bl	10e0c <dcgettext@plt>
   12b84:	movw	r1, #28301	; 0x6e8d
   12b88:	mov	r7, r0
   12b8c:	mov	r0, #0
   12b90:	movt	r1, #1
   12b94:	bl	14760 <__lxstat64@plt+0x3780>
   12b98:	movw	r1, #33092	; 0x8144
   12b9c:	mov	r5, r0
   12ba0:	ldr	r0, [r4]
   12ba4:	movt	r1, #2
   12ba8:	ldr	r1, [r1]
   12bac:	ldr	r1, [r1, r0, lsl #2]
   12bb0:	mov	r0, #1
   12bb4:	bl	14760 <__lxstat64@plt+0x3780>
   12bb8:	mov	r2, r0
   12bbc:	mov	r0, r7
   12bc0:	mov	r1, r5
   12bc4:	bl	11648 <__lxstat64@plt+0x668>
   12bc8:	and	r0, r8, #1
   12bcc:	sub	sp, fp, #28
   12bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bd4:	bl	121b4 <__lxstat64@plt+0x11d4>
   12bd8:	movw	r1, #27865	; 0x6cd9
   12bdc:	mov	r0, #0
   12be0:	mov	r2, #5
   12be4:	movt	r1, #1
   12be8:	bl	10e0c <dcgettext@plt>
   12bec:	mov	r4, r0
   12bf0:	movw	r0, #28301	; 0x6e8d
   12bf4:	movt	r0, #1
   12bf8:	bl	14770 <__lxstat64@plt+0x3790>
   12bfc:	mov	r1, r0
   12c00:	mov	r0, r4
   12c04:	bl	11648 <__lxstat64@plt+0x668>
   12c08:	movw	r1, #33104	; 0x8150
   12c0c:	movt	r1, #2
   12c10:	str	r0, [r1]
   12c14:	bx	lr
   12c18:	movw	r1, #33108	; 0x8154
   12c1c:	movt	r1, #2
   12c20:	strb	r0, [r1]
   12c24:	bx	lr
   12c28:	push	{r4, r5, r6, sl, fp, lr}
   12c2c:	add	fp, sp, #16
   12c30:	sub	sp, sp, #8
   12c34:	movw	r0, #33084	; 0x813c
   12c38:	movt	r0, #2
   12c3c:	ldr	r0, [r0]
   12c40:	bl	1575c <__lxstat64@plt+0x477c>
   12c44:	cmp	r0, #0
   12c48:	beq	12c70 <__lxstat64@plt+0x1c90>
   12c4c:	movw	r0, #33108	; 0x8154
   12c50:	movt	r0, #2
   12c54:	ldrb	r0, [r0]
   12c58:	cmp	r0, #0
   12c5c:	beq	12c90 <__lxstat64@plt+0x1cb0>
   12c60:	bl	10efc <__errno_location@plt>
   12c64:	ldr	r0, [r0]
   12c68:	cmp	r0, #32
   12c6c:	bne	12c90 <__lxstat64@plt+0x1cb0>
   12c70:	movw	r0, #33080	; 0x8138
   12c74:	movt	r0, #2
   12c78:	ldr	r0, [r0]
   12c7c:	bl	1575c <__lxstat64@plt+0x477c>
   12c80:	cmp	r0, #0
   12c84:	subeq	sp, fp, #16
   12c88:	popeq	{r4, r5, r6, sl, fp, pc}
   12c8c:	b	12d00 <__lxstat64@plt+0x1d20>
   12c90:	movw	r1, #27975	; 0x6d47
   12c94:	mov	r0, #0
   12c98:	mov	r2, #5
   12c9c:	movt	r1, #1
   12ca0:	bl	10e0c <dcgettext@plt>
   12ca4:	mov	r4, r0
   12ca8:	movw	r0, #33104	; 0x8150
   12cac:	movt	r0, #2
   12cb0:	ldr	r6, [r0]
   12cb4:	bl	10efc <__errno_location@plt>
   12cb8:	ldr	r5, [r0]
   12cbc:	cmp	r6, #0
   12cc0:	bne	12cdc <__lxstat64@plt+0x1cfc>
   12cc4:	movw	r2, #27991	; 0x6d57
   12cc8:	mov	r0, #0
   12ccc:	mov	r1, r5
   12cd0:	mov	r3, r4
   12cd4:	movt	r2, #1
   12cd8:	b	12cfc <__lxstat64@plt+0x1d1c>
   12cdc:	mov	r0, r6
   12ce0:	bl	14530 <__lxstat64@plt+0x3550>
   12ce4:	movw	r2, #27987	; 0x6d53
   12ce8:	mov	r3, r0
   12cec:	str	r4, [sp]
   12cf0:	mov	r0, #0
   12cf4:	mov	r1, r5
   12cf8:	movt	r2, #1
   12cfc:	bl	10e90 <error@plt>
   12d00:	movw	r0, #33004	; 0x80ec
   12d04:	movt	r0, #2
   12d08:	ldr	r0, [r0]
   12d0c:	bl	10ddc <_exit@plt>
   12d10:	push	{r4, r5, r6, sl, fp, lr}
   12d14:	add	fp, sp, #16
   12d18:	mov	r5, r0
   12d1c:	mov	r0, #0
   12d20:	mov	r4, r1
   12d24:	add	r6, r2, #19
   12d28:	strb	r0, [r2, #20]
   12d2c:	mov	r0, r5
   12d30:	mov	r1, r4
   12d34:	mov	r2, #10
   12d38:	mov	r3, #0
   12d3c:	bl	15b6c <__lxstat64@plt+0x4b8c>
   12d40:	add	r2, r0, r0, lsl #2
   12d44:	sub	r2, r5, r2, lsl #1
   12d48:	orr	r2, r2, #48	; 0x30
   12d4c:	strb	r2, [r6], #-1
   12d50:	rsbs	r2, r5, #9
   12d54:	mov	r5, r0
   12d58:	rscs	r2, r4, #0
   12d5c:	mov	r4, r1
   12d60:	bcc	12d2c <__lxstat64@plt+0x1d4c>
   12d64:	add	r0, r6, #1
   12d68:	pop	{r4, r5, r6, sl, fp, pc}
   12d6c:	push	{r4, r5, fp, lr}
   12d70:	add	fp, sp, #8
   12d74:	cmp	r0, #0
   12d78:	beq	12e0c <__lxstat64@plt+0x1e2c>
   12d7c:	mov	r1, #47	; 0x2f
   12d80:	mov	r4, r0
   12d84:	bl	10f74 <strrchr@plt>
   12d88:	cmp	r0, #0
   12d8c:	mov	r5, r4
   12d90:	addne	r5, r0, #1
   12d94:	sub	r0, r5, r4
   12d98:	cmp	r0, #7
   12d9c:	blt	12df0 <__lxstat64@plt+0x1e10>
   12da0:	movw	r1, #28050	; 0x6d92
   12da4:	sub	r0, r5, #7
   12da8:	mov	r2, #7
   12dac:	movt	r1, #1
   12db0:	bl	10fc8 <strncmp@plt>
   12db4:	cmp	r0, #0
   12db8:	bne	12df0 <__lxstat64@plt+0x1e10>
   12dbc:	movw	r1, #28058	; 0x6d9a
   12dc0:	mov	r0, r5
   12dc4:	mov	r2, #3
   12dc8:	movt	r1, #1
   12dcc:	bl	10fc8 <strncmp@plt>
   12dd0:	cmp	r0, #0
   12dd4:	beq	12de0 <__lxstat64@plt+0x1e00>
   12dd8:	mov	r4, r5
   12ddc:	b	12df0 <__lxstat64@plt+0x1e10>
   12de0:	movw	r0, #33072	; 0x8130
   12de4:	add	r4, r5, #3
   12de8:	movt	r0, #2
   12dec:	str	r4, [r0]
   12df0:	movw	r0, #33076	; 0x8134
   12df4:	movt	r0, #2
   12df8:	str	r4, [r0]
   12dfc:	movw	r0, #33112	; 0x8158
   12e00:	movt	r0, #2
   12e04:	str	r4, [r0]
   12e08:	pop	{r4, r5, fp, pc}
   12e0c:	movw	r0, #33080	; 0x8138
   12e10:	movt	r0, #2
   12e14:	ldr	r1, [r0]
   12e18:	movw	r0, #27994	; 0x6d5a
   12e1c:	movt	r0, #1
   12e20:	bl	10fbc <fputs@plt>
   12e24:	bl	10fd4 <abort@plt>
   12e28:	push	{r4, r5, r6, sl, fp, lr}
   12e2c:	add	fp, sp, #16
   12e30:	mov	r4, r0
   12e34:	movw	r0, #33120	; 0x8160
   12e38:	movt	r0, #2
   12e3c:	cmp	r4, #0
   12e40:	moveq	r4, r0
   12e44:	bl	10efc <__errno_location@plt>
   12e48:	ldr	r6, [r0]
   12e4c:	mov	r5, r0
   12e50:	mov	r0, r4
   12e54:	mov	r1, #48	; 0x30
   12e58:	bl	153cc <__lxstat64@plt+0x43ec>
   12e5c:	str	r6, [r5]
   12e60:	pop	{r4, r5, r6, sl, fp, pc}
   12e64:	movw	r1, #33120	; 0x8160
   12e68:	cmp	r0, #0
   12e6c:	movt	r1, #2
   12e70:	movne	r1, r0
   12e74:	ldr	r0, [r1]
   12e78:	bx	lr
   12e7c:	movw	r2, #33120	; 0x8160
   12e80:	cmp	r0, #0
   12e84:	movt	r2, #2
   12e88:	movne	r2, r0
   12e8c:	str	r1, [r2]
   12e90:	bx	lr
   12e94:	movw	r3, #33120	; 0x8160
   12e98:	cmp	r0, #0
   12e9c:	movt	r3, #2
   12ea0:	movne	r3, r0
   12ea4:	ubfx	r0, r1, #5, #3
   12ea8:	and	r1, r1, #31
   12eac:	add	r0, r3, r0, lsl #2
   12eb0:	ldr	r3, [r0, #8]
   12eb4:	eor	r2, r2, r3, lsr r1
   12eb8:	and	r2, r2, #1
   12ebc:	eor	r2, r3, r2, lsl r1
   12ec0:	str	r2, [r0, #8]
   12ec4:	mov	r0, #1
   12ec8:	and	r0, r0, r3, lsr r1
   12ecc:	bx	lr
   12ed0:	movw	r2, #33120	; 0x8160
   12ed4:	cmp	r0, #0
   12ed8:	movt	r2, #2
   12edc:	movne	r2, r0
   12ee0:	ldr	r0, [r2, #4]
   12ee4:	str	r1, [r2, #4]
   12ee8:	bx	lr
   12eec:	movw	r3, #33120	; 0x8160
   12ef0:	cmp	r0, #0
   12ef4:	movt	r3, #2
   12ef8:	movne	r3, r0
   12efc:	cmp	r1, #0
   12f00:	mov	r0, #10
   12f04:	cmpne	r2, #0
   12f08:	str	r0, [r3]
   12f0c:	bne	12f1c <__lxstat64@plt+0x1f3c>
   12f10:	push	{fp, lr}
   12f14:	mov	fp, sp
   12f18:	bl	10fd4 <abort@plt>
   12f1c:	str	r1, [r3, #40]	; 0x28
   12f20:	str	r2, [r3, #44]	; 0x2c
   12f24:	bx	lr
   12f28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f2c:	add	fp, sp, #28
   12f30:	sub	sp, sp, #20
   12f34:	mov	r7, r0
   12f38:	ldr	r0, [fp, #8]
   12f3c:	movw	r5, #33120	; 0x8160
   12f40:	mov	r8, r3
   12f44:	mov	r9, r2
   12f48:	mov	sl, r1
   12f4c:	movt	r5, #2
   12f50:	cmp	r0, #0
   12f54:	movne	r5, r0
   12f58:	bl	10efc <__errno_location@plt>
   12f5c:	mov	r4, r0
   12f60:	ldm	r5, {r0, r1}
   12f64:	ldr	r2, [r5, #40]	; 0x28
   12f68:	ldr	r3, [r5, #44]	; 0x2c
   12f6c:	add	r5, r5, #8
   12f70:	ldr	r6, [r4]
   12f74:	stm	sp, {r0, r1, r5}
   12f78:	str	r2, [sp, #12]
   12f7c:	str	r3, [sp, #16]
   12f80:	mov	r0, r7
   12f84:	mov	r1, sl
   12f88:	mov	r2, r9
   12f8c:	mov	r3, r8
   12f90:	bl	12fa0 <__lxstat64@plt+0x1fc0>
   12f94:	str	r6, [r4]
   12f98:	sub	sp, fp, #28
   12f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fa4:	add	fp, sp, #28
   12fa8:	sub	sp, sp, #156	; 0x9c
   12fac:	str	r0, [fp, #-56]	; 0xffffffc8
   12fb0:	ldr	r0, [fp, #12]
   12fb4:	mov	r4, r1
   12fb8:	str	r3, [sp, #80]	; 0x50
   12fbc:	str	r2, [fp, #-84]	; 0xffffffac
   12fc0:	and	r1, r0, #4
   12fc4:	str	r1, [sp, #24]
   12fc8:	and	r1, r0, #1
   12fcc:	str	r1, [sp, #28]
   12fd0:	ubfx	r7, r0, #1, #1
   12fd4:	bl	10e60 <__ctype_get_mb_cur_max@plt>
   12fd8:	str	r0, [sp, #32]
   12fdc:	ldr	r0, [fp, #24]
   12fe0:	ldr	r9, [fp, #8]
   12fe4:	mov	r2, #0
   12fe8:	mov	r1, #0
   12fec:	mov	r5, #0
   12ff0:	str	r2, [sp, #52]	; 0x34
   12ff4:	mov	r2, #1
   12ff8:	str	r0, [sp, #72]	; 0x48
   12ffc:	ldr	r0, [fp, #20]
   13000:	str	r0, [sp, #64]	; 0x40
   13004:	mov	r0, #0
   13008:	str	r0, [sp, #92]	; 0x5c
   1300c:	mov	r0, #0
   13010:	str	r0, [fp, #-76]	; 0xffffffb4
   13014:	mov	r0, #0
   13018:	cmp	r9, #10
   1301c:	str	r1, [sp, #68]	; 0x44
   13020:	bhi	14020 <__lxstat64@plt+0x3040>
   13024:	add	r1, pc, #28
   13028:	ldr	ip, [fp, #-84]	; 0xffffffac
   1302c:	ldr	lr, [sp, #80]	; 0x50
   13030:	mov	r6, r4
   13034:	mov	r8, #0
   13038:	mov	r3, #1
   1303c:	mov	sl, #0
   13040:	mov	r4, r2
   13044:	ldr	pc, [r1, r9, lsl #2]
   13048:	andeq	r3, r1, r8, lsl r1
   1304c:	andeq	r3, r1, r4, asr r1
   13050:	andeq	r3, r1, r8, lsr #2
   13054:	andeq	r3, r1, r0, lsl r1
   13058:	andeq	r3, r1, r8, asr #2
   1305c:	andeq	r3, r1, r0, lsr #3
   13060:	andeq	r3, r1, r8, lsr r1
   13064:	andeq	r3, r1, r0, lsl #4
   13068:	andeq	r3, r1, r4, ror r0
   1306c:	andeq	r3, r1, r4, ror r0
   13070:	muleq	r1, ip, r0
   13074:	movw	r0, #28142	; 0x6dee
   13078:	mov	r1, r9
   1307c:	movt	r0, #1
   13080:	bl	14788 <__lxstat64@plt+0x37a8>
   13084:	str	r0, [sp, #64]	; 0x40
   13088:	movw	r0, #28144	; 0x6df0
   1308c:	mov	r1, r9
   13090:	movt	r0, #1
   13094:	bl	14788 <__lxstat64@plt+0x37a8>
   13098:	str	r0, [sp, #72]	; 0x48
   1309c:	mov	r8, #0
   130a0:	mov	sl, r7
   130a4:	tst	r7, #1
   130a8:	str	r5, [fp, #-48]	; 0xffffffd0
   130ac:	bne	130e8 <__lxstat64@plt+0x2108>
   130b0:	ldr	r0, [sp, #64]	; 0x40
   130b4:	ldrb	r0, [r0]
   130b8:	cmp	r0, #0
   130bc:	beq	130e8 <__lxstat64@plt+0x2108>
   130c0:	ldr	r1, [sp, #64]	; 0x40
   130c4:	mov	r8, #0
   130c8:	add	r1, r1, #1
   130cc:	cmp	r8, r6
   130d0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   130d4:	strbcc	r0, [r2, r8]
   130d8:	ldrb	r0, [r1, r8]
   130dc:	add	r8, r8, #1
   130e0:	cmp	r0, #0
   130e4:	bne	130cc <__lxstat64@plt+0x20ec>
   130e8:	ldr	r7, [sp, #72]	; 0x48
   130ec:	mov	r0, r7
   130f0:	bl	10ef0 <strlen@plt>
   130f4:	ldr	ip, [fp, #-84]	; 0xffffffac
   130f8:	ldr	lr, [sp, #80]	; 0x50
   130fc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13100:	str	r0, [fp, #-76]	; 0xffffffb4
   13104:	str	r7, [sp, #92]	; 0x5c
   13108:	mov	r3, #1
   1310c:	b	13200 <__lxstat64@plt+0x2220>
   13110:	mov	r0, #1
   13114:	b	13154 <__lxstat64@plt+0x2174>
   13118:	mov	r9, #0
   1311c:	mov	r8, #0
   13120:	mov	r3, r0
   13124:	b	131fc <__lxstat64@plt+0x221c>
   13128:	tst	r7, #1
   1312c:	bne	13154 <__lxstat64@plt+0x2174>
   13130:	mov	r3, r0
   13134:	b	1317c <__lxstat64@plt+0x219c>
   13138:	mov	r0, #1
   1313c:	mov	r8, #0
   13140:	mov	r9, #5
   13144:	b	131b4 <__lxstat64@plt+0x21d4>
   13148:	mov	r3, #1
   1314c:	tst	r7, #1
   13150:	beq	1317c <__lxstat64@plt+0x219c>
   13154:	mov	r1, #1
   13158:	mov	r8, #0
   1315c:	mov	r9, #2
   13160:	mov	r3, r0
   13164:	mov	sl, #1
   13168:	str	r1, [fp, #-76]	; 0xffffffb4
   1316c:	movw	r1, #28144	; 0x6df0
   13170:	movt	r1, #1
   13174:	str	r1, [sp, #92]	; 0x5c
   13178:	b	13200 <__lxstat64@plt+0x2220>
   1317c:	cmp	r6, #0
   13180:	mov	r8, #1
   13184:	mov	r9, #2
   13188:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   1318c:	movne	r0, #39	; 0x27
   13190:	strbne	r0, [r1]
   13194:	movw	r0, #28144	; 0x6df0
   13198:	movt	r0, #1
   1319c:	b	131f0 <__lxstat64@plt+0x2210>
   131a0:	mov	r9, #5
   131a4:	tst	r7, #1
   131a8:	beq	131d0 <__lxstat64@plt+0x21f0>
   131ac:	mov	r0, #1
   131b0:	mov	r8, #0
   131b4:	str	r0, [fp, #-76]	; 0xffffffb4
   131b8:	movw	r0, #28140	; 0x6dec
   131bc:	mov	r3, #1
   131c0:	mov	sl, #1
   131c4:	movt	r0, #1
   131c8:	str	r0, [sp, #92]	; 0x5c
   131cc:	b	13200 <__lxstat64@plt+0x2220>
   131d0:	cmp	r6, #0
   131d4:	mov	r8, #1
   131d8:	mov	r3, #1
   131dc:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   131e0:	movne	r0, #34	; 0x22
   131e4:	strbne	r0, [r1]
   131e8:	movw	r0, #28140	; 0x6dec
   131ec:	movt	r0, #1
   131f0:	str	r0, [sp, #92]	; 0x5c
   131f4:	mov	r0, #1
   131f8:	str	r0, [fp, #-76]	; 0xffffffb4
   131fc:	mov	sl, #0
   13200:	ldr	r0, [fp, #16]
   13204:	mov	r7, #0
   13208:	str	r9, [fp, #-64]	; 0xffffffc0
   1320c:	str	sl, [fp, #-72]	; 0xffffffb8
   13210:	str	r3, [sp, #84]	; 0x54
   13214:	cmp	r0, #0
   13218:	movwne	r0, #1
   1321c:	and	r0, r0, sl
   13220:	str	r0, [fp, #-88]	; 0xffffffa8
   13224:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13228:	cmp	r0, #0
   1322c:	movwne	r0, #1
   13230:	subs	r2, r9, #2
   13234:	and	r1, r0, sl
   13238:	str	r2, [fp, #-80]	; 0xffffffb0
   1323c:	and	r1, r3, r1
   13240:	str	r1, [sp, #44]	; 0x2c
   13244:	clz	r1, r2
   13248:	lsr	r1, r1, #5
   1324c:	and	r1, r1, sl
   13250:	str	r1, [sp, #56]	; 0x38
   13254:	mov	r1, r2
   13258:	eor	r2, sl, #1
   1325c:	movwne	r1, #1
   13260:	str	r2, [sp, #88]	; 0x58
   13264:	orr	r2, r1, r2
   13268:	and	r1, r1, r3
   1326c:	and	r0, r0, r1
   13270:	str	r2, [sp, #60]	; 0x3c
   13274:	str	r1, [fp, #-68]	; 0xffffffbc
   13278:	str	r0, [fp, #-60]	; 0xffffffc4
   1327c:	eor	r0, r3, #1
   13280:	str	r0, [sp, #48]	; 0x30
   13284:	cmn	lr, #1
   13288:	beq	13298 <__lxstat64@plt+0x22b8>
   1328c:	cmp	r7, lr
   13290:	bne	132a4 <__lxstat64@plt+0x22c4>
   13294:	b	13e50 <__lxstat64@plt+0x2e70>
   13298:	ldrb	r0, [ip, r7]
   1329c:	cmp	r0, #0
   132a0:	beq	13e58 <__lxstat64@plt+0x2e78>
   132a4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   132a8:	mov	r9, #0
   132ac:	str	r5, [fp, #-48]	; 0xffffffd0
   132b0:	str	r6, [fp, #-52]	; 0xffffffcc
   132b4:	cmp	r0, #0
   132b8:	beq	132f8 <__lxstat64@plt+0x2318>
   132bc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   132c0:	mov	r5, r4
   132c4:	add	r4, r7, r0
   132c8:	cmp	r0, #2
   132cc:	bcc	132e8 <__lxstat64@plt+0x2308>
   132d0:	cmn	lr, #1
   132d4:	bne	132e8 <__lxstat64@plt+0x2308>
   132d8:	mov	r0, ip
   132dc:	bl	10ef0 <strlen@plt>
   132e0:	ldr	ip, [fp, #-84]	; 0xffffffac
   132e4:	mov	lr, r0
   132e8:	cmp	r4, lr
   132ec:	bls	13300 <__lxstat64@plt+0x2320>
   132f0:	mov	r6, #0
   132f4:	b	13340 <__lxstat64@plt+0x2360>
   132f8:	mov	r6, #0
   132fc:	b	13344 <__lxstat64@plt+0x2364>
   13300:	ldr	r1, [sp, #92]	; 0x5c
   13304:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13308:	add	r0, ip, r7
   1330c:	mov	r4, lr
   13310:	bl	10e00 <memcmp@plt>
   13314:	ldr	r2, [sp, #88]	; 0x58
   13318:	cmp	r0, #0
   1331c:	mov	r1, r0
   13320:	movwne	r1, #1
   13324:	orr	r1, r1, r2
   13328:	tst	r1, #1
   1332c:	beq	13eec <__lxstat64@plt+0x2f0c>
   13330:	ldr	ip, [fp, #-84]	; 0xffffffac
   13334:	clz	r0, r0
   13338:	mov	lr, r4
   1333c:	lsr	r6, r0, #5
   13340:	mov	r4, r5
   13344:	ldrb	r5, [ip, r7]
   13348:	cmp	r5, #126	; 0x7e
   1334c:	bhi	13714 <__lxstat64@plt+0x2734>
   13350:	add	r3, pc, #16
   13354:	mov	sl, #1
   13358:	mov	r2, #110	; 0x6e
   1335c:	mov	r0, #97	; 0x61
   13360:	mov	r1, #0
   13364:	ldr	pc, [r3, r5, lsl #2]
   13368:	strdeq	r3, [r1], -r8
   1336c:	andeq	r3, r1, r4, lsl r7
   13370:	andeq	r3, r1, r4, lsl r7
   13374:	andeq	r3, r1, r4, lsl r7
   13378:	andeq	r3, r1, r4, lsl r7
   1337c:	andeq	r3, r1, r4, lsl r7
   13380:	andeq	r3, r1, r4, lsl r7
   13384:			; <UNDEFINED> instruction: 0x000137b8
   13388:	ldrdeq	r3, [r1], -r8
   1338c:	ldrdeq	r3, [r1], -r0
   13390:	andeq	r3, r1, r4, ror #11
   13394:	andeq	r3, r1, r8, ror #12
   13398:	andeq	r3, r1, r8, asr #11
   1339c:	andeq	r3, r1, r0, ror #11
   133a0:	andeq	r3, r1, r4, lsl r7
   133a4:	andeq	r3, r1, r4, lsl r7
   133a8:	andeq	r3, r1, r4, lsl r7
   133ac:	andeq	r3, r1, r4, lsl r7
   133b0:	andeq	r3, r1, r4, lsl r7
   133b4:	andeq	r3, r1, r4, lsl r7
   133b8:	andeq	r3, r1, r4, lsl r7
   133bc:	andeq	r3, r1, r4, lsl r7
   133c0:	andeq	r3, r1, r4, lsl r7
   133c4:	andeq	r3, r1, r4, lsl r7
   133c8:	andeq	r3, r1, r4, lsl r7
   133cc:	andeq	r3, r1, r4, lsl r7
   133d0:	andeq	r3, r1, r4, lsl r7
   133d4:	andeq	r3, r1, r4, lsl r7
   133d8:	andeq	r3, r1, r4, lsl r7
   133dc:	andeq	r3, r1, r4, lsl r7
   133e0:	andeq	r3, r1, r4, lsl r7
   133e4:	andeq	r3, r1, r4, lsl r7
   133e8:	andeq	r3, r1, r8, ror r7
   133ec:	andeq	r3, r1, ip, ror r7
   133f0:	andeq	r3, r1, ip, ror r7
   133f4:	andeq	r3, r1, r8, ror r5
   133f8:	andeq	r3, r1, ip, ror r7
   133fc:	andeq	r3, r1, r4, ror #10
   13400:	andeq	r3, r1, ip, ror r7
   13404:	andeq	r3, r1, r0, ror r6
   13408:	andeq	r3, r1, ip, ror r7
   1340c:	andeq	r3, r1, ip, ror r7
   13410:	andeq	r3, r1, ip, ror r7
   13414:	andeq	r3, r1, r4, ror #10
   13418:	andeq	r3, r1, r4, ror #10
   1341c:	andeq	r3, r1, r4, ror #10
   13420:	andeq	r3, r1, r4, ror #10
   13424:	andeq	r3, r1, r4, ror #10
   13428:	andeq	r3, r1, r4, ror #10
   1342c:	andeq	r3, r1, r4, ror #10
   13430:	andeq	r3, r1, r4, ror #10
   13434:	andeq	r3, r1, r4, ror #10
   13438:	andeq	r3, r1, r4, ror #10
   1343c:	andeq	r3, r1, r4, ror #10
   13440:	andeq	r3, r1, r4, ror #10
   13444:	andeq	r3, r1, r4, ror #10
   13448:	andeq	r3, r1, r4, ror #10
   1344c:	andeq	r3, r1, r4, ror #10
   13450:	andeq	r3, r1, r4, ror #10
   13454:	andeq	r3, r1, ip, ror r7
   13458:	andeq	r3, r1, ip, ror r7
   1345c:	andeq	r3, r1, ip, ror r7
   13460:	andeq	r3, r1, ip, ror r7
   13464:	andeq	r3, r1, ip, lsr r6
   13468:	andeq	r3, r1, r4, lsl r7
   1346c:	andeq	r3, r1, r4, ror #10
   13470:	andeq	r3, r1, r4, ror #10
   13474:	andeq	r3, r1, r4, ror #10
   13478:	andeq	r3, r1, r4, ror #10
   1347c:	andeq	r3, r1, r4, ror #10
   13480:	andeq	r3, r1, r4, ror #10
   13484:	andeq	r3, r1, r4, ror #10
   13488:	andeq	r3, r1, r4, ror #10
   1348c:	andeq	r3, r1, r4, ror #10
   13490:	andeq	r3, r1, r4, ror #10
   13494:	andeq	r3, r1, r4, ror #10
   13498:	andeq	r3, r1, r4, ror #10
   1349c:	andeq	r3, r1, r4, ror #10
   134a0:	andeq	r3, r1, r4, ror #10
   134a4:	andeq	r3, r1, r4, ror #10
   134a8:	andeq	r3, r1, r4, ror #10
   134ac:	andeq	r3, r1, r4, ror #10
   134b0:	andeq	r3, r1, r4, ror #10
   134b4:	andeq	r3, r1, r4, ror #10
   134b8:	andeq	r3, r1, r4, ror #10
   134bc:	andeq	r3, r1, r4, ror #10
   134c0:	andeq	r3, r1, r4, ror #10
   134c4:	andeq	r3, r1, r4, ror #10
   134c8:	andeq	r3, r1, r4, ror #10
   134cc:	andeq	r3, r1, r4, ror #10
   134d0:	andeq	r3, r1, r4, ror #10
   134d4:	andeq	r3, r1, ip, ror r7
   134d8:	andeq	r3, r1, r4, lsr #11
   134dc:	andeq	r3, r1, r4, ror #10
   134e0:	andeq	r3, r1, ip, ror r7
   134e4:	andeq	r3, r1, r4, ror #10
   134e8:	andeq	r3, r1, ip, ror r7
   134ec:	andeq	r3, r1, r4, ror #10
   134f0:	andeq	r3, r1, r4, ror #10
   134f4:	andeq	r3, r1, r4, ror #10
   134f8:	andeq	r3, r1, r4, ror #10
   134fc:	andeq	r3, r1, r4, ror #10
   13500:	andeq	r3, r1, r4, ror #10
   13504:	andeq	r3, r1, r4, ror #10
   13508:	andeq	r3, r1, r4, ror #10
   1350c:	andeq	r3, r1, r4, ror #10
   13510:	andeq	r3, r1, r4, ror #10
   13514:	andeq	r3, r1, r4, ror #10
   13518:	andeq	r3, r1, r4, ror #10
   1351c:	andeq	r3, r1, r4, ror #10
   13520:	andeq	r3, r1, r4, ror #10
   13524:	andeq	r3, r1, r4, ror #10
   13528:	andeq	r3, r1, r4, ror #10
   1352c:	andeq	r3, r1, r4, ror #10
   13530:	andeq	r3, r1, r4, ror #10
   13534:	andeq	r3, r1, r4, ror #10
   13538:	andeq	r3, r1, r4, ror #10
   1353c:	andeq	r3, r1, r4, ror #10
   13540:	andeq	r3, r1, r4, ror #10
   13544:	andeq	r3, r1, r4, ror #10
   13548:	andeq	r3, r1, r4, ror #10
   1354c:	andeq	r3, r1, r4, ror #10
   13550:	andeq	r3, r1, r4, ror #10
   13554:	andeq	r3, r1, r8, lsl #11
   13558:	andeq	r3, r1, ip, ror r7
   1355c:	andeq	r3, r1, r8, lsl #11
   13560:	andeq	r3, r1, r8, ror r5
   13564:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13568:	cmp	r0, #0
   1356c:	beq	137cc <__lxstat64@plt+0x27ec>
   13570:	ldr	r0, [fp, #16]
   13574:	b	137d0 <__lxstat64@plt+0x27f0>
   13578:	mov	sl, #0
   1357c:	cmp	r7, #0
   13580:	bne	139e8 <__lxstat64@plt+0x2a08>
   13584:	b	13778 <__lxstat64@plt+0x2798>
   13588:	mov	sl, #0
   1358c:	cmn	lr, #1
   13590:	beq	13764 <__lxstat64@plt+0x2784>
   13594:	cmp	r7, #0
   13598:	cmpeq	lr, #1
   1359c:	bne	139e8 <__lxstat64@plt+0x2a08>
   135a0:	b	13778 <__lxstat64@plt+0x2798>
   135a4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   135a8:	cmp	r0, #2
   135ac:	bne	1379c <__lxstat64@plt+0x27bc>
   135b0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   135b4:	tst	r0, #1
   135b8:	bne	13f08 <__lxstat64@plt+0x2f28>
   135bc:	mov	r9, #0
   135c0:	mov	r0, #92	; 0x5c
   135c4:	b	137b0 <__lxstat64@plt+0x27d0>
   135c8:	mov	r0, #102	; 0x66
   135cc:	b	137b8 <__lxstat64@plt+0x27d8>
   135d0:	mov	r2, #116	; 0x74
   135d4:	b	135e4 <__lxstat64@plt+0x2604>
   135d8:	mov	r0, #98	; 0x62
   135dc:	b	137b8 <__lxstat64@plt+0x27d8>
   135e0:	mov	r2, #114	; 0x72
   135e4:	ldr	r0, [sp, #60]	; 0x3c
   135e8:	tst	r0, #1
   135ec:	mov	r0, r2
   135f0:	bne	137b8 <__lxstat64@plt+0x27d8>
   135f4:	b	13f08 <__lxstat64@plt+0x2f28>
   135f8:	ldr	r0, [sp, #84]	; 0x54
   135fc:	tst	r0, #1
   13600:	beq	138a4 <__lxstat64@plt+0x28c4>
   13604:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13608:	tst	r0, #1
   1360c:	bne	14010 <__lxstat64@plt+0x3030>
   13610:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13614:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13618:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1361c:	cmp	r0, #2
   13620:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13624:	movwne	r0, #1
   13628:	orr	r0, r0, r3
   1362c:	tst	r0, #1
   13630:	beq	13d24 <__lxstat64@plt+0x2d44>
   13634:	mov	r0, r8
   13638:	b	13d64 <__lxstat64@plt+0x2d84>
   1363c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13640:	mov	r9, #0
   13644:	mov	r5, #63	; 0x3f
   13648:	cmp	r0, #5
   1364c:	beq	139f0 <__lxstat64@plt+0x2a10>
   13650:	cmp	r0, #2
   13654:	bne	13ab0 <__lxstat64@plt+0x2ad0>
   13658:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1365c:	tst	r0, #1
   13660:	beq	13ab4 <__lxstat64@plt+0x2ad4>
   13664:	b	13f08 <__lxstat64@plt+0x2f28>
   13668:	mov	r0, #118	; 0x76
   1366c:	b	137b8 <__lxstat64@plt+0x27d8>
   13670:	mov	r0, #1
   13674:	mov	r5, #39	; 0x27
   13678:	str	r0, [sp, #52]	; 0x34
   1367c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13680:	cmp	r0, #2
   13684:	bne	1370c <__lxstat64@plt+0x272c>
   13688:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1368c:	tst	r0, #1
   13690:	bne	13f08 <__lxstat64@plt+0x2f28>
   13694:	ldr	r3, [sp, #68]	; 0x44
   13698:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1369c:	mov	r9, #0
   136a0:	clz	r1, r2
   136a4:	cmp	r3, #0
   136a8:	mov	r0, r3
   136ac:	movwne	r0, #1
   136b0:	lsr	r1, r1, #5
   136b4:	orrs	r0, r0, r1
   136b8:	moveq	r3, r2
   136bc:	moveq	r2, r0
   136c0:	cmp	r8, r2
   136c4:	str	r3, [sp, #68]	; 0x44
   136c8:	str	r2, [fp, #-52]	; 0xffffffcc
   136cc:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   136d0:	movcc	r0, #39	; 0x27
   136d4:	strbcc	r0, [r1, r8]
   136d8:	add	r0, r8, #1
   136dc:	cmp	r0, r2
   136e0:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   136e4:	movcc	r1, #92	; 0x5c
   136e8:	strbcc	r1, [r3, r0]
   136ec:	add	r0, r8, #2
   136f0:	add	r8, r8, #3
   136f4:	cmp	r0, r2
   136f8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   136fc:	movcc	r1, #39	; 0x27
   13700:	strbcc	r1, [r2, r0]
   13704:	mov	r0, #0
   13708:	str	r0, [fp, #-48]	; 0xffffffd0
   1370c:	mov	sl, #1
   13710:	b	13564 <__lxstat64@plt+0x2584>
   13714:	ldr	r0, [sp, #32]
   13718:	cmp	r0, #1
   1371c:	bne	138c8 <__lxstat64@plt+0x28e8>
   13720:	str	lr, [sp, #80]	; 0x50
   13724:	bl	10ed8 <__ctype_b_loc@plt>
   13728:	ldr	r0, [r0]
   1372c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13730:	mov	r1, #1
   13734:	add	r0, r0, r5, lsl #1
   13738:	ldrb	r0, [r0, #1]
   1373c:	ubfx	sl, r0, #6, #1
   13740:	ldr	r0, [sp, #48]	; 0x30
   13744:	mov	r2, r1
   13748:	cmp	r1, #1
   1374c:	orr	r0, sl, r0
   13750:	bhi	13abc <__lxstat64@plt+0x2adc>
   13754:	tst	r0, #1
   13758:	beq	13abc <__lxstat64@plt+0x2adc>
   1375c:	ldr	lr, [sp, #80]	; 0x50
   13760:	b	13564 <__lxstat64@plt+0x2584>
   13764:	cmp	r7, #0
   13768:	bne	139e4 <__lxstat64@plt+0x2a04>
   1376c:	ldrb	r0, [ip, #1]
   13770:	cmp	r0, #0
   13774:	bne	139e4 <__lxstat64@plt+0x2a04>
   13778:	mov	r1, #1
   1377c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13780:	cmp	r0, #2
   13784:	bne	13794 <__lxstat64@plt+0x27b4>
   13788:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1378c:	tst	r0, #1
   13790:	bne	13f08 <__lxstat64@plt+0x2f28>
   13794:	mov	sl, r1
   13798:	b	13564 <__lxstat64@plt+0x2584>
   1379c:	ldr	r1, [sp, #44]	; 0x2c
   137a0:	mov	r9, #0
   137a4:	mov	r0, #92	; 0x5c
   137a8:	cmp	r1, #0
   137ac:	beq	137b8 <__lxstat64@plt+0x27d8>
   137b0:	mov	sl, #0
   137b4:	b	13cd0 <__lxstat64@plt+0x2cf0>
   137b8:	ldr	r1, [sp, #84]	; 0x54
   137bc:	mov	sl, #0
   137c0:	mov	r9, #0
   137c4:	tst	r1, #1
   137c8:	bne	13804 <__lxstat64@plt+0x2824>
   137cc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   137d0:	cmp	r0, #0
   137d4:	mov	r0, r5
   137d8:	beq	137fc <__lxstat64@plt+0x281c>
   137dc:	ldr	r1, [fp, #16]
   137e0:	ubfx	r0, r5, #5, #3
   137e4:	mov	r2, #1
   137e8:	ldr	r0, [r1, r0, lsl #2]
   137ec:	and	r1, r5, #31
   137f0:	tst	r0, r2, lsl r1
   137f4:	mov	r0, r5
   137f8:	bne	13804 <__lxstat64@plt+0x2824>
   137fc:	cmp	r6, #0
   13800:	beq	13cd0 <__lxstat64@plt+0x2cf0>
   13804:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13808:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1380c:	tst	r1, #1
   13810:	bne	13ee4 <__lxstat64@plt+0x2f04>
   13814:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13818:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1381c:	cmp	r1, #2
   13820:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13824:	movwne	r1, #1
   13828:	orr	r1, r1, r5
   1382c:	tst	r1, #1
   13830:	bne	13874 <__lxstat64@plt+0x2894>
   13834:	cmp	r8, r6
   13838:	mov	r5, #1
   1383c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13840:	movcc	r1, #39	; 0x27
   13844:	strbcc	r1, [r2, r8]
   13848:	add	r1, r8, #1
   1384c:	cmp	r1, r6
   13850:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13854:	movcc	r2, #36	; 0x24
   13858:	strbcc	r2, [r3, r1]
   1385c:	add	r1, r8, #2
   13860:	add	r8, r8, #3
   13864:	cmp	r1, r6
   13868:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   1386c:	movcc	r2, #39	; 0x27
   13870:	strbcc	r2, [r3, r1]
   13874:	cmp	r8, r6
   13878:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1387c:	movcc	r1, #92	; 0x5c
   13880:	strbcc	r1, [r2, r8]
   13884:	add	r8, r8, #1
   13888:	cmp	r8, r6
   1388c:	and	r4, r4, sl
   13890:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   13894:	strbcc	r0, [r1, r8]
   13898:	add	r8, r8, #1
   1389c:	add	r7, r7, #1
   138a0:	b	13284 <__lxstat64@plt+0x22a4>
   138a4:	ldr	r0, [sp, #28]
   138a8:	mov	sl, #0
   138ac:	mov	r9, #0
   138b0:	mov	r5, #0
   138b4:	cmp	r0, #0
   138b8:	beq	137cc <__lxstat64@plt+0x27ec>
   138bc:	ldr	r6, [fp, #-52]	; 0xffffffcc
   138c0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   138c4:	b	1389c <__lxstat64@plt+0x28bc>
   138c8:	mov	r0, #0
   138cc:	cmn	lr, #1
   138d0:	str	r6, [sp, #76]	; 0x4c
   138d4:	str	r4, [sp, #20]
   138d8:	str	r0, [fp, #-36]	; 0xffffffdc
   138dc:	str	r0, [fp, #-40]	; 0xffffffd8
   138e0:	bne	138f4 <__lxstat64@plt+0x2914>
   138e4:	mov	r0, ip
   138e8:	bl	10ef0 <strlen@plt>
   138ec:	ldr	ip, [fp, #-84]	; 0xffffffac
   138f0:	mov	lr, r0
   138f4:	add	r0, ip, r7
   138f8:	mov	sl, #1
   138fc:	mov	r6, #0
   13900:	sub	r4, fp, #40	; 0x28
   13904:	str	lr, [sp, #80]	; 0x50
   13908:	str	r0, [sp, #36]	; 0x24
   1390c:	str	r6, [sp, #40]	; 0x28
   13910:	add	r6, r6, r7
   13914:	sub	r0, fp, #44	; 0x2c
   13918:	mov	r3, r4
   1391c:	add	r1, ip, r6
   13920:	sub	r2, lr, r6
   13924:	bl	159d8 <__lxstat64@plt+0x49f8>
   13928:	cmp	r0, #0
   1392c:	beq	13e38 <__lxstat64@plt+0x2e58>
   13930:	cmn	r0, #1
   13934:	beq	13df8 <__lxstat64@plt+0x2e18>
   13938:	ldr	lr, [sp, #80]	; 0x50
   1393c:	cmn	r0, #2
   13940:	beq	13e00 <__lxstat64@plt+0x2e20>
   13944:	ldr	r2, [sp, #56]	; 0x38
   13948:	cmp	r0, #2
   1394c:	mov	r1, #0
   13950:	movwcc	r1, #1
   13954:	eor	r2, r2, #1
   13958:	orrs	r1, r2, r1
   1395c:	bne	139a8 <__lxstat64@plt+0x29c8>
   13960:	ldr	r1, [sp, #40]	; 0x28
   13964:	ldr	r2, [sp, #36]	; 0x24
   13968:	add	ip, r2, r1
   1396c:	mov	r2, #1
   13970:	ldrb	r3, [ip, r2]
   13974:	sub	r6, r3, #94	; 0x5e
   13978:	cmp	r6, #30
   1397c:	bhi	13990 <__lxstat64@plt+0x29b0>
   13980:	mov	r4, #1
   13984:	mov	r1, #1073741829	; 0x40000005
   13988:	tst	r1, r4, lsl r6
   1398c:	bne	13f04 <__lxstat64@plt+0x2f24>
   13990:	sub	r3, r3, #91	; 0x5b
   13994:	cmp	r3, #2
   13998:	bcc	13f04 <__lxstat64@plt+0x2f24>
   1399c:	add	r2, r2, #1
   139a0:	cmp	r2, r0
   139a4:	bcc	13970 <__lxstat64@plt+0x2990>
   139a8:	ldr	r6, [sp, #40]	; 0x28
   139ac:	add	r6, r0, r6
   139b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   139b4:	bl	10e3c <iswprint@plt>
   139b8:	cmp	r0, #0
   139bc:	sub	r4, fp, #40	; 0x28
   139c0:	movwne	r0, #1
   139c4:	and	sl, sl, r0
   139c8:	mov	r0, r4
   139cc:	bl	10df4 <mbsinit@plt>
   139d0:	ldr	lr, [sp, #80]	; 0x50
   139d4:	ldr	ip, [fp, #-84]	; 0xffffffac
   139d8:	cmp	r0, #0
   139dc:	beq	1390c <__lxstat64@plt+0x292c>
   139e0:	b	13e40 <__lxstat64@plt+0x2e60>
   139e4:	mvn	lr, #0
   139e8:	mov	r9, #0
   139ec:	b	13564 <__lxstat64@plt+0x2584>
   139f0:	ldr	r0, [sp, #24]
   139f4:	cmp	r0, #0
   139f8:	beq	13ab0 <__lxstat64@plt+0x2ad0>
   139fc:	add	r0, r7, #2
   13a00:	cmp	r0, lr
   13a04:	bcs	13ab0 <__lxstat64@plt+0x2ad0>
   13a08:	add	r1, ip, r7
   13a0c:	ldrb	r1, [r1, #1]
   13a10:	cmp	r1, #63	; 0x3f
   13a14:	bne	13ab0 <__lxstat64@plt+0x2ad0>
   13a18:	ldrb	r5, [ip, r0]
   13a1c:	sub	r1, r5, #33	; 0x21
   13a20:	cmp	r1, #29
   13a24:	bhi	13ab0 <__lxstat64@plt+0x2ad0>
   13a28:	movw	r3, #20929	; 0x51c1
   13a2c:	mov	r2, #1
   13a30:	movt	r3, #14336	; 0x3800
   13a34:	tst	r3, r2, lsl r1
   13a38:	beq	13ab0 <__lxstat64@plt+0x2ad0>
   13a3c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13a40:	tst	r1, #1
   13a44:	bne	14018 <__lxstat64@plt+0x3038>
   13a48:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13a4c:	mov	r7, r0
   13a50:	cmp	r8, r1
   13a54:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13a58:	movcc	r1, #63	; 0x3f
   13a5c:	strbcc	r1, [r2, r8]
   13a60:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13a64:	add	r1, r8, #1
   13a68:	cmp	r1, r2
   13a6c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13a70:	movcc	r2, #34	; 0x22
   13a74:	strbcc	r2, [r3, r1]
   13a78:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13a7c:	add	r1, r8, #2
   13a80:	cmp	r1, r2
   13a84:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13a88:	movcc	r2, #34	; 0x22
   13a8c:	strbcc	r2, [r3, r1]
   13a90:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13a94:	add	r1, r8, #3
   13a98:	add	r8, r8, #4
   13a9c:	cmp	r1, r2
   13aa0:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13aa4:	movcc	r2, #63	; 0x3f
   13aa8:	strbcc	r2, [r3, r1]
   13aac:	b	13ab4 <__lxstat64@plt+0x2ad4>
   13ab0:	mov	r5, #63	; 0x3f
   13ab4:	mov	sl, #0
   13ab8:	b	13564 <__lxstat64@plt+0x2584>
   13abc:	str	r0, [sp, #40]	; 0x28
   13ac0:	add	r0, r2, r7
   13ac4:	str	r6, [sp, #76]	; 0x4c
   13ac8:	add	r1, r7, #1
   13acc:	ldr	lr, [sp, #80]	; 0x50
   13ad0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13ad4:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13ad8:	mov	r3, #0
   13adc:	str	r0, [sp, #36]	; 0x24
   13ae0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13ae4:	b	13b78 <__lxstat64@plt+0x2b98>
   13ae8:	str	r0, [sp, #76]	; 0x4c
   13aec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13af0:	cmp	r9, #0
   13af4:	movwne	r9, #1
   13af8:	mvn	r7, r0
   13afc:	orr	r7, r7, r9
   13b00:	tst	r7, #1
   13b04:	bne	13b54 <__lxstat64@plt+0x2b74>
   13b08:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13b0c:	cmp	r8, r6
   13b10:	bcs	13b28 <__lxstat64@plt+0x2b48>
   13b14:	ldr	r7, [fp, #-56]	; 0xffffffc8
   13b18:	mov	r2, r4
   13b1c:	mov	r4, #39	; 0x27
   13b20:	strb	r4, [r7, r8]
   13b24:	mov	r4, r2
   13b28:	add	r7, r8, #1
   13b2c:	cmp	r7, r6
   13b30:	bcs	13b48 <__lxstat64@plt+0x2b68>
   13b34:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13b38:	mov	r2, r4
   13b3c:	mov	r4, #39	; 0x27
   13b40:	strb	r4, [r0, r7]
   13b44:	mov	r4, r2
   13b48:	add	r8, r8, #2
   13b4c:	mov	r0, #0
   13b50:	b	13b5c <__lxstat64@plt+0x2b7c>
   13b54:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13b58:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13b5c:	cmp	r8, r6
   13b60:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13b64:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13b68:	strbcc	r5, [r2, r8]
   13b6c:	add	r8, r8, #1
   13b70:	ldrb	r5, [ip, r1]
   13b74:	add	r1, r1, #1
   13b78:	ldr	r2, [sp, #40]	; 0x28
   13b7c:	tst	r2, #1
   13b80:	beq	13bbc <__lxstat64@plt+0x2bdc>
   13b84:	ldr	r2, [sp, #76]	; 0x4c
   13b88:	str	r0, [fp, #-48]	; 0xffffffd0
   13b8c:	tst	r2, #1
   13b90:	beq	13bb4 <__lxstat64@plt+0x2bd4>
   13b94:	cmp	r8, r6
   13b98:	bcs	13bb0 <__lxstat64@plt+0x2bd0>
   13b9c:	ldr	r6, [fp, #-56]	; 0xffffffc8
   13ba0:	mov	r2, r4
   13ba4:	mov	r4, #92	; 0x5c
   13ba8:	strb	r4, [r6, r8]
   13bac:	mov	r4, r2
   13bb0:	add	r8, r8, #1
   13bb4:	mov	r0, #0
   13bb8:	b	13cb0 <__lxstat64@plt+0x2cd0>
   13bbc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13bc0:	tst	r2, #1
   13bc4:	bne	13f10 <__lxstat64@plt+0x2f30>
   13bc8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13bcc:	cmp	r7, #2
   13bd0:	movwne	r3, #1
   13bd4:	orr	r3, r3, r0
   13bd8:	tst	r3, #1
   13bdc:	bne	13c38 <__lxstat64@plt+0x2c58>
   13be0:	cmp	r8, r6
   13be4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13be8:	movcc	r3, #39	; 0x27
   13bec:	strbcc	r3, [r2, r8]
   13bf0:	add	r3, r8, #1
   13bf4:	cmp	r3, r6
   13bf8:	bcs	13c10 <__lxstat64@plt+0x2c30>
   13bfc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13c00:	mov	r7, r4
   13c04:	mov	r4, #36	; 0x24
   13c08:	strb	r4, [r2, r3]
   13c0c:	mov	r4, r7
   13c10:	add	r3, r8, #2
   13c14:	cmp	r3, r6
   13c18:	bcs	13c30 <__lxstat64@plt+0x2c50>
   13c1c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13c20:	mov	r7, r4
   13c24:	mov	r4, #39	; 0x27
   13c28:	strb	r4, [r2, r3]
   13c2c:	mov	r4, r7
   13c30:	add	r8, r8, #3
   13c34:	mov	r0, #1
   13c38:	cmp	r8, r6
   13c3c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13c40:	movcc	r3, #92	; 0x5c
   13c44:	strbcc	r3, [r2, r8]
   13c48:	add	r3, r8, #1
   13c4c:	cmp	r3, r6
   13c50:	bcs	13c70 <__lxstat64@plt+0x2c90>
   13c54:	mov	r2, r4
   13c58:	and	r7, r5, #192	; 0xc0
   13c5c:	mov	r4, #48	; 0x30
   13c60:	orr	r7, r4, r7, lsr #6
   13c64:	mov	r4, r2
   13c68:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13c6c:	strb	r7, [r2, r3]
   13c70:	add	r3, r8, #2
   13c74:	cmp	r3, r6
   13c78:	bcs	13c98 <__lxstat64@plt+0x2cb8>
   13c7c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13c80:	mov	r6, r4
   13c84:	lsr	r7, r5, #3
   13c88:	mov	r4, #6
   13c8c:	bfi	r7, r4, #3, #29
   13c90:	mov	r4, r6
   13c94:	strb	r7, [r2, r3]
   13c98:	str	r0, [fp, #-48]	; 0xffffffd0
   13c9c:	ldr	r0, [sp, #76]	; 0x4c
   13ca0:	mov	r3, #6
   13ca4:	add	r8, r8, #3
   13ca8:	bfi	r5, r3, #3, #29
   13cac:	mov	r3, #1
   13cb0:	ldr	r2, [sp, #36]	; 0x24
   13cb4:	and	r9, r3, #1
   13cb8:	cmp	r2, r1
   13cbc:	bhi	13ae8 <__lxstat64@plt+0x2b08>
   13cc0:	cmp	r9, #0
   13cc4:	sub	r7, r1, #1
   13cc8:	mov	r0, r5
   13ccc:	movwne	r9, #1
   13cd0:	cmp	r9, #0
   13cd4:	bne	13d18 <__lxstat64@plt+0x2d38>
   13cd8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13cdc:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13ce0:	tst	r5, #1
   13ce4:	beq	13888 <__lxstat64@plt+0x28a8>
   13ce8:	cmp	r8, r6
   13cec:	mov	r5, #0
   13cf0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13cf4:	movcc	r1, #39	; 0x27
   13cf8:	strbcc	r1, [r2, r8]
   13cfc:	add	r1, r8, #1
   13d00:	add	r8, r8, #2
   13d04:	cmp	r1, r6
   13d08:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13d0c:	movcc	r2, #39	; 0x27
   13d10:	strbcc	r2, [r3, r1]
   13d14:	b	13888 <__lxstat64@plt+0x28a8>
   13d18:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13d1c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13d20:	b	13888 <__lxstat64@plt+0x28a8>
   13d24:	cmp	r8, r1
   13d28:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13d2c:	movcc	r0, #39	; 0x27
   13d30:	strbcc	r0, [r2, r8]
   13d34:	add	r0, r8, #1
   13d38:	cmp	r0, r1
   13d3c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13d40:	movcc	r2, #36	; 0x24
   13d44:	strbcc	r2, [r3, r0]
   13d48:	add	r0, r8, #2
   13d4c:	cmp	r0, r1
   13d50:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13d54:	movcc	r2, #39	; 0x27
   13d58:	strbcc	r2, [r3, r0]
   13d5c:	add	r0, r8, #3
   13d60:	mov	r3, #1
   13d64:	cmp	r0, r1
   13d68:	add	r8, r0, #1
   13d6c:	str	r3, [fp, #-48]	; 0xffffffd0
   13d70:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13d74:	movcc	r1, #92	; 0x5c
   13d78:	strbcc	r1, [r2, r0]
   13d7c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13d80:	cmp	r1, #2
   13d84:	beq	13de8 <__lxstat64@plt+0x2e08>
   13d88:	add	r1, r7, #1
   13d8c:	mov	sl, #0
   13d90:	mov	r9, #1
   13d94:	mov	r5, #48	; 0x30
   13d98:	cmp	r1, lr
   13d9c:	bcs	13564 <__lxstat64@plt+0x2584>
   13da0:	ldrb	r1, [ip, r1]
   13da4:	sub	r1, r1, #48	; 0x30
   13da8:	uxtb	r1, r1
   13dac:	cmp	r1, #9
   13db0:	bhi	13564 <__lxstat64@plt+0x2584>
   13db4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13db8:	cmp	r8, r1
   13dbc:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13dc0:	movcc	r1, #48	; 0x30
   13dc4:	strbcc	r1, [r2, r8]
   13dc8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13dcc:	add	r1, r0, #2
   13dd0:	add	r8, r0, #3
   13dd4:	cmp	r1, r2
   13dd8:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13ddc:	movcc	r2, #48	; 0x30
   13de0:	strbcc	r2, [r3, r1]
   13de4:	b	13564 <__lxstat64@plt+0x2584>
   13de8:	mov	r0, #48	; 0x30
   13dec:	mov	r9, #1
   13df0:	mov	sl, #0
   13df4:	b	137fc <__lxstat64@plt+0x281c>
   13df8:	mov	sl, #0
   13dfc:	b	13e38 <__lxstat64@plt+0x2e58>
   13e00:	mov	sl, #0
   13e04:	cmp	lr, r6
   13e08:	bls	13e38 <__lxstat64@plt+0x2e58>
   13e0c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e10:	ldr	r6, [sp, #40]	; 0x28
   13e14:	ldr	r0, [sp, #36]	; 0x24
   13e18:	ldrb	r0, [r0, r6]
   13e1c:	cmp	r0, #0
   13e20:	beq	13e40 <__lxstat64@plt+0x2e60>
   13e24:	add	r6, r6, #1
   13e28:	add	r0, r7, r6
   13e2c:	cmp	r0, lr
   13e30:	bcc	13e14 <__lxstat64@plt+0x2e34>
   13e34:	b	13e40 <__lxstat64@plt+0x2e60>
   13e38:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e3c:	ldr	r6, [sp, #40]	; 0x28
   13e40:	mov	r1, r6
   13e44:	ldr	r4, [sp, #20]
   13e48:	ldr	r6, [sp, #76]	; 0x4c
   13e4c:	b	13740 <__lxstat64@plt+0x2760>
   13e50:	mov	lr, r7
   13e54:	b	13e5c <__lxstat64@plt+0x2e7c>
   13e58:	mvn	lr, #0
   13e5c:	ldr	r9, [fp, #-64]	; 0xffffffc0
   13e60:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13e64:	eor	r0, r9, #2
   13e68:	orr	r0, r0, r8
   13e6c:	clz	r0, r0
   13e70:	lsr	r0, r0, #5
   13e74:	tst	r1, r0
   13e78:	bne	13f74 <__lxstat64@plt+0x2f94>
   13e7c:	mov	r0, r1
   13e80:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13e84:	cmp	r9, #2
   13e88:	movwne	r1, #1
   13e8c:	orr	r0, r0, r1
   13e90:	tst	r0, #1
   13e94:	bne	13fb4 <__lxstat64@plt+0x2fd4>
   13e98:	ldr	r0, [sp, #52]	; 0x34
   13e9c:	ldr	r1, [sp, #68]	; 0x44
   13ea0:	str	lr, [sp, #80]	; 0x50
   13ea4:	eor	r0, r0, #1
   13ea8:	tst	r0, #1
   13eac:	bne	13fb4 <__lxstat64@plt+0x2fd4>
   13eb0:	tst	r4, #1
   13eb4:	bne	13f7c <__lxstat64@plt+0x2f9c>
   13eb8:	mov	r7, #0
   13ebc:	cmp	r1, #0
   13ec0:	beq	13fac <__lxstat64@plt+0x2fcc>
   13ec4:	ldr	r0, [sp, #84]	; 0x54
   13ec8:	mov	r3, #0
   13ecc:	cmp	r6, #0
   13ed0:	mov	r2, #0
   13ed4:	mov	r4, r1
   13ed8:	str	r3, [fp, #-72]	; 0xffffffb8
   13edc:	beq	13018 <__lxstat64@plt+0x2038>
   13ee0:	b	13fb4 <__lxstat64@plt+0x2fd4>
   13ee4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13ee8:	b	13f10 <__lxstat64@plt+0x2f30>
   13eec:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ef0:	mov	r2, #1
   13ef4:	mov	lr, r4
   13ef8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13efc:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13f00:	b	13f14 <__lxstat64@plt+0x2f34>
   13f04:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f08:	mov	r7, #2
   13f0c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13f10:	ldr	r2, [sp, #84]	; 0x54
   13f14:	mov	r0, #0
   13f18:	ldr	r1, [fp, #12]
   13f1c:	tst	r2, #1
   13f20:	mov	r2, r7
   13f24:	mov	r3, lr
   13f28:	str	r0, [sp, #8]
   13f2c:	ldr	r0, [sp, #64]	; 0x40
   13f30:	movwne	r2, #4
   13f34:	cmp	r7, #2
   13f38:	movne	r2, r7
   13f3c:	str	r2, [sp]
   13f40:	mov	r2, ip
   13f44:	bic	r1, r1, #2
   13f48:	str	r0, [sp, #12]
   13f4c:	ldr	r0, [sp, #72]	; 0x48
   13f50:	str	r1, [sp, #4]
   13f54:	mov	r1, r6
   13f58:	str	r0, [sp, #16]
   13f5c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13f60:	bl	12fa0 <__lxstat64@plt+0x1fc0>
   13f64:	mov	r8, r0
   13f68:	mov	r0, r8
   13f6c:	sub	sp, fp, #28
   13f70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f74:	mov	r7, #2
   13f78:	b	13f10 <__lxstat64@plt+0x2f30>
   13f7c:	mov	r0, #5
   13f80:	ldr	r2, [fp, #-84]	; 0xffffffac
   13f84:	ldr	r3, [sp, #80]	; 0x50
   13f88:	str	r0, [sp]
   13f8c:	ldr	r0, [fp, #12]
   13f90:	str	r0, [sp, #4]
   13f94:	ldr	r0, [fp, #16]
   13f98:	str	r0, [sp, #8]
   13f9c:	ldr	r0, [sp, #64]	; 0x40
   13fa0:	str	r0, [sp, #12]
   13fa4:	ldr	r0, [sp, #72]	; 0x48
   13fa8:	b	13f58 <__lxstat64@plt+0x2f78>
   13fac:	mov	r0, #0
   13fb0:	str	r0, [fp, #-72]	; 0xffffffb8
   13fb4:	ldr	r1, [sp, #92]	; 0x5c
   13fb8:	cmp	r1, #0
   13fbc:	beq	13ffc <__lxstat64@plt+0x301c>
   13fc0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13fc4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13fc8:	tst	r0, #1
   13fcc:	bne	14000 <__lxstat64@plt+0x3020>
   13fd0:	ldrb	r0, [r1]
   13fd4:	cmp	r0, #0
   13fd8:	beq	14000 <__lxstat64@plt+0x3020>
   13fdc:	add	r1, r1, #1
   13fe0:	cmp	r8, r6
   13fe4:	strbcc	r0, [r2, r8]
   13fe8:	add	r8, r8, #1
   13fec:	ldrb	r0, [r1], #1
   13ff0:	cmp	r0, #0
   13ff4:	bne	13fe0 <__lxstat64@plt+0x3000>
   13ff8:	b	14000 <__lxstat64@plt+0x3020>
   13ffc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14000:	cmp	r8, r6
   14004:	movcc	r0, #0
   14008:	strbcc	r0, [r2, r8]
   1400c:	b	13f68 <__lxstat64@plt+0x2f88>
   14010:	mov	r2, #1
   14014:	b	13ef8 <__lxstat64@plt+0x2f18>
   14018:	mov	r7, #5
   1401c:	b	13f0c <__lxstat64@plt+0x2f2c>
   14020:	bl	10fd4 <abort@plt>
   14024:	mov	r3, r2
   14028:	mov	r2, #0
   1402c:	b	14030 <__lxstat64@plt+0x3050>
   14030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14034:	add	fp, sp, #28
   14038:	sub	sp, sp, #36	; 0x24
   1403c:	movw	r8, #33120	; 0x8160
   14040:	cmp	r3, #0
   14044:	mov	r4, r2
   14048:	str	r2, [sp, #24]
   1404c:	mov	r5, r1
   14050:	mov	r6, r0
   14054:	str	r0, [sp, #20]
   14058:	movt	r8, #2
   1405c:	movne	r8, r3
   14060:	bl	10efc <__errno_location@plt>
   14064:	str	r0, [sp, #28]
   14068:	cmp	r4, #0
   1406c:	add	sl, r8, #8
   14070:	ldm	r8, {r3, r9}
   14074:	ldr	r7, [r0]
   14078:	ldr	r1, [r8, #40]	; 0x28
   1407c:	ldr	r2, [r8, #44]	; 0x2c
   14080:	mov	r0, #0
   14084:	orreq	r9, r9, #1
   14088:	str	r7, [sp, #32]
   1408c:	mov	r7, r5
   14090:	stm	sp, {r3, r9, sl}
   14094:	str	r1, [sp, #12]
   14098:	str	r2, [sp, #16]
   1409c:	mov	r1, #0
   140a0:	mov	r2, r6
   140a4:	mov	r3, r5
   140a8:	bl	12fa0 <__lxstat64@plt+0x1fc0>
   140ac:	add	r4, r0, #1
   140b0:	mov	r5, r0
   140b4:	mov	r0, r4
   140b8:	bl	150ac <__lxstat64@plt+0x40cc>
   140bc:	mov	r6, r0
   140c0:	ldr	r0, [r8]
   140c4:	ldr	r2, [r8, #44]	; 0x2c
   140c8:	ldr	r1, [r8, #40]	; 0x28
   140cc:	mov	r3, r7
   140d0:	stm	sp, {r0, r9, sl}
   140d4:	str	r2, [sp, #16]
   140d8:	str	r1, [sp, #12]
   140dc:	mov	r0, r6
   140e0:	mov	r1, r4
   140e4:	ldr	r2, [sp, #20]
   140e8:	bl	12fa0 <__lxstat64@plt+0x1fc0>
   140ec:	ldr	r0, [sp, #24]
   140f0:	ldr	r1, [sp, #32]
   140f4:	ldr	r2, [sp, #28]
   140f8:	cmp	r0, #0
   140fc:	str	r1, [r2]
   14100:	strne	r5, [r0]
   14104:	mov	r0, r6
   14108:	sub	sp, fp, #28
   1410c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14110:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14114:	add	fp, sp, #24
   14118:	movw	r5, #33012	; 0x80f4
   1411c:	movw	r8, #33008	; 0x80f0
   14120:	movt	r5, #2
   14124:	movt	r8, #2
   14128:	ldr	r0, [r5]
   1412c:	ldr	r4, [r8]
   14130:	cmp	r0, #2
   14134:	blt	14160 <__lxstat64@plt+0x3180>
   14138:	add	r7, r4, #12
   1413c:	mov	r6, #0
   14140:	ldr	r0, [r7, r6, lsl #3]
   14144:	bl	158d4 <__lxstat64@plt+0x48f4>
   14148:	ldr	r1, [r5]
   1414c:	add	r2, r6, #2
   14150:	add	r0, r6, #1
   14154:	mov	r6, r0
   14158:	cmp	r2, r1
   1415c:	blt	14140 <__lxstat64@plt+0x3160>
   14160:	ldr	r0, [r4, #4]
   14164:	movw	r7, #33168	; 0x8190
   14168:	movt	r7, #2
   1416c:	cmp	r0, r7
   14170:	beq	14188 <__lxstat64@plt+0x31a8>
   14174:	bl	158d4 <__lxstat64@plt+0x48f4>
   14178:	movw	r0, #33016	; 0x80f8
   1417c:	mov	r6, #256	; 0x100
   14180:	movt	r0, #2
   14184:	strd	r6, [r0]
   14188:	movw	r6, #33016	; 0x80f8
   1418c:	movt	r6, #2
   14190:	cmp	r4, r6
   14194:	beq	141a4 <__lxstat64@plt+0x31c4>
   14198:	mov	r0, r4
   1419c:	bl	158d4 <__lxstat64@plt+0x48f4>
   141a0:	str	r6, [r8]
   141a4:	mov	r0, #1
   141a8:	str	r0, [r5]
   141ac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   141b0:	movw	r3, #33120	; 0x8160
   141b4:	mvn	r2, #0
   141b8:	movt	r3, #2
   141bc:	b	141c0 <__lxstat64@plt+0x31e0>
   141c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141c4:	add	fp, sp, #28
   141c8:	sub	sp, sp, #44	; 0x2c
   141cc:	mov	r7, r3
   141d0:	str	r2, [sp, #36]	; 0x24
   141d4:	str	r1, [sp, #32]
   141d8:	mov	r5, r0
   141dc:	bl	10efc <__errno_location@plt>
   141e0:	cmp	r5, #0
   141e4:	blt	14350 <__lxstat64@plt+0x3370>
   141e8:	cmn	r5, #-2147483647	; 0x80000001
   141ec:	beq	14350 <__lxstat64@plt+0x3370>
   141f0:	movw	r8, #33012	; 0x80f4
   141f4:	movw	r4, #33008	; 0x80f0
   141f8:	str	r0, [sp, #28]
   141fc:	ldr	r0, [r0]
   14200:	movt	r8, #2
   14204:	movt	r4, #2
   14208:	ldr	r1, [r8]
   1420c:	ldr	r6, [r4]
   14210:	str	r0, [sp, #24]
   14214:	cmp	r1, r5
   14218:	ble	14224 <__lxstat64@plt+0x3244>
   1421c:	mov	sl, r6
   14220:	b	1428c <__lxstat64@plt+0x32ac>
   14224:	movw	r9, #33016	; 0x80f8
   14228:	mov	r0, #8
   1422c:	add	r2, r5, #1
   14230:	str	r1, [fp, #-32]	; 0xffffffe0
   14234:	mvn	r3, #-2147483648	; 0x80000000
   14238:	movt	r9, #2
   1423c:	str	r0, [sp]
   14240:	sub	r2, r2, r1
   14244:	sub	r1, fp, #32
   14248:	subs	r0, r6, r9
   1424c:	movne	r0, r6
   14250:	bl	151dc <__lxstat64@plt+0x41fc>
   14254:	cmp	r6, r9
   14258:	mov	sl, r0
   1425c:	str	r0, [r4]
   14260:	ldrdeq	r0, [r9]
   14264:	stmeq	sl, {r0, r1}
   14268:	ldr	r1, [r8]
   1426c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14270:	add	r0, sl, r1, lsl #3
   14274:	sub	r1, r2, r1
   14278:	lsl	r2, r1, #3
   1427c:	mov	r1, #0
   14280:	bl	10f20 <memset@plt>
   14284:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14288:	str	r0, [r8]
   1428c:	mov	r9, sl
   14290:	ldr	r6, [r9, r5, lsl #3]!
   14294:	ldr	r4, [r9, #4]!
   14298:	ldm	r7, {r0, r1}
   1429c:	ldr	r2, [r7, #40]	; 0x28
   142a0:	ldr	r3, [r7, #44]	; 0x2c
   142a4:	orr	r8, r1, #1
   142a8:	add	r1, r7, #8
   142ac:	stm	sp, {r0, r8}
   142b0:	add	r0, sp, #8
   142b4:	str	r1, [sp, #20]
   142b8:	stm	r0, {r1, r2, r3}
   142bc:	mov	r0, r4
   142c0:	mov	r1, r6
   142c4:	ldr	r2, [sp, #32]
   142c8:	ldr	r3, [sp, #36]	; 0x24
   142cc:	bl	12fa0 <__lxstat64@plt+0x1fc0>
   142d0:	cmp	r6, r0
   142d4:	bhi	14338 <__lxstat64@plt+0x3358>
   142d8:	add	r6, r0, #1
   142dc:	movw	r0, #33168	; 0x8190
   142e0:	movt	r0, #2
   142e4:	str	r6, [sl, r5, lsl #3]
   142e8:	cmp	r4, r0
   142ec:	beq	142f8 <__lxstat64@plt+0x3318>
   142f0:	mov	r0, r4
   142f4:	bl	158d4 <__lxstat64@plt+0x48f4>
   142f8:	mov	r0, r6
   142fc:	bl	150ac <__lxstat64@plt+0x40cc>
   14300:	str	r0, [r9]
   14304:	mov	r4, r0
   14308:	add	r3, sp, #8
   1430c:	ldr	r0, [r7]
   14310:	ldr	r1, [r7, #40]	; 0x28
   14314:	ldr	r2, [r7, #44]	; 0x2c
   14318:	stm	sp, {r0, r8}
   1431c:	ldr	r0, [sp, #20]
   14320:	stm	r3, {r0, r1, r2}
   14324:	mov	r0, r4
   14328:	mov	r1, r6
   1432c:	ldr	r2, [sp, #32]
   14330:	ldr	r3, [sp, #36]	; 0x24
   14334:	bl	12fa0 <__lxstat64@plt+0x1fc0>
   14338:	ldr	r0, [sp, #28]
   1433c:	ldr	r1, [sp, #24]
   14340:	str	r1, [r0]
   14344:	mov	r0, r4
   14348:	sub	sp, fp, #28
   1434c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14350:	bl	10fd4 <abort@plt>
   14354:	movw	r3, #33120	; 0x8160
   14358:	movt	r3, #2
   1435c:	b	141c0 <__lxstat64@plt+0x31e0>
   14360:	movw	r3, #33120	; 0x8160
   14364:	mov	r1, r0
   14368:	mov	r0, #0
   1436c:	mvn	r2, #0
   14370:	movt	r3, #2
   14374:	b	141c0 <__lxstat64@plt+0x31e0>
   14378:	movw	r3, #33120	; 0x8160
   1437c:	mov	r2, r1
   14380:	mov	r1, r0
   14384:	mov	r0, #0
   14388:	movt	r3, #2
   1438c:	b	141c0 <__lxstat64@plt+0x31e0>
   14390:	push	{fp, lr}
   14394:	mov	fp, sp
   14398:	sub	sp, sp, #48	; 0x30
   1439c:	vmov.i32	q8, #0	; 0x00000000
   143a0:	mov	ip, #32
   143a4:	mov	r3, sp
   143a8:	mov	lr, r2
   143ac:	cmp	r1, #10
   143b0:	add	r2, r3, #16
   143b4:	vst1.64	{d16-d17}, [r3], ip
   143b8:	vst1.64	{d16-d17}, [r3]
   143bc:	vst1.64	{d16-d17}, [r2]
   143c0:	beq	143e0 <__lxstat64@plt+0x3400>
   143c4:	str	r1, [sp]
   143c8:	mov	r3, sp
   143cc:	mov	r1, lr
   143d0:	mvn	r2, #0
   143d4:	bl	141c0 <__lxstat64@plt+0x31e0>
   143d8:	mov	sp, fp
   143dc:	pop	{fp, pc}
   143e0:	bl	10fd4 <abort@plt>
   143e4:	push	{r4, sl, fp, lr}
   143e8:	add	fp, sp, #8
   143ec:	sub	sp, sp, #48	; 0x30
   143f0:	mov	ip, r3
   143f4:	mov	r3, sp
   143f8:	vmov.i32	q8, #0	; 0x00000000
   143fc:	mov	lr, #32
   14400:	cmp	r1, #10
   14404:	add	r4, r3, #16
   14408:	vst1.64	{d16-d17}, [r3], lr
   1440c:	vst1.64	{d16-d17}, [r3]
   14410:	vst1.64	{d16-d17}, [r4]
   14414:	beq	14434 <__lxstat64@plt+0x3454>
   14418:	str	r1, [sp]
   1441c:	mov	r1, r2
   14420:	mov	r3, sp
   14424:	mov	r2, ip
   14428:	bl	141c0 <__lxstat64@plt+0x31e0>
   1442c:	sub	sp, fp, #8
   14430:	pop	{r4, sl, fp, pc}
   14434:	bl	10fd4 <abort@plt>
   14438:	mov	r2, r1
   1443c:	mov	r1, r0
   14440:	mov	r0, #0
   14444:	b	14390 <__lxstat64@plt+0x33b0>
   14448:	mov	r3, r2
   1444c:	mov	r2, r1
   14450:	mov	r1, r0
   14454:	mov	r0, #0
   14458:	b	143e4 <__lxstat64@plt+0x3404>
   1445c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14460:	add	fp, sp, #24
   14464:	sub	sp, sp, #48	; 0x30
   14468:	movw	r8, #33120	; 0x8160
   1446c:	mov	lr, r0
   14470:	mov	r3, sp
   14474:	mov	ip, r1
   14478:	movt	r8, #2
   1447c:	mov	r1, r3
   14480:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   14484:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   14488:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   1448c:	stm	r1, {r0, r4, r5, r6, r7, r9}
   14490:	ubfx	r0, r2, #5, #3
   14494:	and	r2, r2, #31
   14498:	mov	r4, #1
   1449c:	add	r0, r3, r0, lsl #2
   144a0:	ldr	r1, [r0, #8]
   144a4:	bic	r4, r4, r1, lsr r2
   144a8:	eor	r1, r1, r4, lsl r2
   144ac:	mov	r2, ip
   144b0:	str	r1, [r0, #8]
   144b4:	mov	r0, #0
   144b8:	mov	r1, lr
   144bc:	bl	141c0 <__lxstat64@plt+0x31e0>
   144c0:	sub	sp, fp, #24
   144c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   144c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   144cc:	add	fp, sp, #24
   144d0:	sub	sp, sp, #48	; 0x30
   144d4:	movw	lr, #33120	; 0x8160
   144d8:	mov	ip, r0
   144dc:	mov	r3, sp
   144e0:	movt	lr, #2
   144e4:	mov	r2, r3
   144e8:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   144ec:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   144f0:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   144f4:	stm	r2, {r0, r4, r5, r6, r7, r8}
   144f8:	ubfx	r0, r1, #5, #3
   144fc:	and	r1, r1, #31
   14500:	mov	r7, #1
   14504:	add	r0, r3, r0, lsl #2
   14508:	ldr	r2, [r0, #8]
   1450c:	bic	r7, r7, r2, lsr r1
   14510:	eor	r1, r2, r7, lsl r1
   14514:	mvn	r2, #0
   14518:	str	r1, [r0, #8]
   1451c:	mov	r0, #0
   14520:	mov	r1, ip
   14524:	bl	141c0 <__lxstat64@plt+0x31e0>
   14528:	sub	sp, fp, #24
   1452c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14530:	push	{r4, r5, r6, r7, fp, lr}
   14534:	add	fp, sp, #16
   14538:	sub	sp, sp, #48	; 0x30
   1453c:	movw	lr, #33120	; 0x8160
   14540:	mov	ip, r0
   14544:	mov	r3, sp
   14548:	movt	lr, #2
   1454c:	mov	r2, r3
   14550:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   14554:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   14558:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   1455c:	stm	r2, {r0, r1, r4, r5, r6, r7}
   14560:	mov	r1, ip
   14564:	mvn	r2, #0
   14568:	ldr	r0, [sp, #12]
   1456c:	orr	r0, r0, #67108864	; 0x4000000
   14570:	str	r0, [sp, #12]
   14574:	mov	r0, #0
   14578:	bl	141c0 <__lxstat64@plt+0x31e0>
   1457c:	sub	sp, fp, #16
   14580:	pop	{r4, r5, r6, r7, fp, pc}
   14584:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14588:	add	fp, sp, #24
   1458c:	sub	sp, sp, #48	; 0x30
   14590:	movw	r8, #33120	; 0x8160
   14594:	mov	ip, r1
   14598:	mov	lr, r0
   1459c:	mov	r3, sp
   145a0:	movt	r8, #2
   145a4:	mov	r2, r3
   145a8:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   145ac:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   145b0:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   145b4:	stm	r2, {r0, r1, r4, r5, r6, r7}
   145b8:	mov	r1, lr
   145bc:	mov	r2, ip
   145c0:	ldr	r0, [sp, #12]
   145c4:	orr	r0, r0, #67108864	; 0x4000000
   145c8:	str	r0, [sp, #12]
   145cc:	mov	r0, #0
   145d0:	bl	141c0 <__lxstat64@plt+0x31e0>
   145d4:	sub	sp, fp, #24
   145d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   145dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   145e0:	add	fp, sp, #24
   145e4:	sub	sp, sp, #96	; 0x60
   145e8:	mov	lr, sp
   145ec:	vmov.i32	q8, #0	; 0x00000000
   145f0:	mov	ip, r2
   145f4:	cmp	r1, #10
   145f8:	add	r3, lr, #16
   145fc:	mov	r2, lr
   14600:	vst1.64	{d16-d17}, [r3]
   14604:	mov	r3, #28
   14608:	vst1.64	{d16-d17}, [r2], r3
   1460c:	vst1.32	{d16-d17}, [r2]
   14610:	beq	14650 <__lxstat64@plt+0x3670>
   14614:	str	r1, [sp, #48]	; 0x30
   14618:	add	r3, sp, #48	; 0x30
   1461c:	ldm	lr!, {r2, r4, r5, r6, r7}
   14620:	add	r1, r3, #4
   14624:	stmia	r1!, {r2, r4, r5, r6, r7}
   14628:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   1462c:	stm	r1, {r2, r4, r5, r6, r7, r8}
   14630:	mvn	r2, #0
   14634:	ldr	r1, [sp, #60]	; 0x3c
   14638:	orr	r1, r1, #67108864	; 0x4000000
   1463c:	str	r1, [sp, #60]	; 0x3c
   14640:	mov	r1, ip
   14644:	bl	141c0 <__lxstat64@plt+0x31e0>
   14648:	sub	sp, fp, #24
   1464c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14650:	bl	10fd4 <abort@plt>
   14654:	push	{fp, lr}
   14658:	mov	fp, sp
   1465c:	sub	sp, sp, #8
   14660:	mvn	ip, #0
   14664:	str	ip, [sp]
   14668:	bl	14674 <__lxstat64@plt+0x3694>
   1466c:	mov	sp, fp
   14670:	pop	{fp, pc}
   14674:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14678:	add	fp, sp, #24
   1467c:	sub	sp, sp, #48	; 0x30
   14680:	movw	ip, #33120	; 0x8160
   14684:	mov	lr, r3
   14688:	mov	r3, sp
   1468c:	cmp	r1, #0
   14690:	movt	ip, #2
   14694:	cmpne	r2, #0
   14698:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   1469c:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   146a0:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   146a4:	stm	r3, {r4, r5, r6, r7, r8, r9}
   146a8:	mov	r3, #10
   146ac:	str	r3, [sp]
   146b0:	bne	146b8 <__lxstat64@plt+0x36d8>
   146b4:	bl	10fd4 <abort@plt>
   146b8:	ldr	ip, [fp, #8]
   146bc:	str	r2, [sp, #44]	; 0x2c
   146c0:	str	r1, [sp, #40]	; 0x28
   146c4:	mov	r3, sp
   146c8:	mov	r1, lr
   146cc:	mov	r2, ip
   146d0:	bl	141c0 <__lxstat64@plt+0x31e0>
   146d4:	sub	sp, fp, #24
   146d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   146dc:	push	{fp, lr}
   146e0:	mov	fp, sp
   146e4:	sub	sp, sp, #8
   146e8:	mov	r3, r2
   146ec:	mov	r2, r1
   146f0:	mov	r1, r0
   146f4:	mvn	r0, #0
   146f8:	str	r0, [sp]
   146fc:	mov	r0, #0
   14700:	bl	14674 <__lxstat64@plt+0x3694>
   14704:	mov	sp, fp
   14708:	pop	{fp, pc}
   1470c:	push	{fp, lr}
   14710:	mov	fp, sp
   14714:	sub	sp, sp, #8
   14718:	mov	ip, r2
   1471c:	mov	r2, r1
   14720:	mov	r1, r0
   14724:	str	r3, [sp]
   14728:	mov	r0, #0
   1472c:	mov	r3, ip
   14730:	bl	14674 <__lxstat64@plt+0x3694>
   14734:	mov	sp, fp
   14738:	pop	{fp, pc}
   1473c:	movw	r3, #33024	; 0x8100
   14740:	movt	r3, #2
   14744:	b	141c0 <__lxstat64@plt+0x31e0>
   14748:	movw	r3, #33024	; 0x8100
   1474c:	mov	r2, r1
   14750:	mov	r1, r0
   14754:	mov	r0, #0
   14758:	movt	r3, #2
   1475c:	b	141c0 <__lxstat64@plt+0x31e0>
   14760:	movw	r3, #33024	; 0x8100
   14764:	mvn	r2, #0
   14768:	movt	r3, #2
   1476c:	b	141c0 <__lxstat64@plt+0x31e0>
   14770:	movw	r3, #33024	; 0x8100
   14774:	mov	r1, r0
   14778:	mov	r0, #0
   1477c:	mvn	r2, #0
   14780:	movt	r3, #2
   14784:	b	141c0 <__lxstat64@plt+0x31e0>
   14788:	push	{r4, r5, fp, lr}
   1478c:	add	fp, sp, #8
   14790:	mov	r5, r0
   14794:	mov	r4, r1
   14798:	mov	r0, #0
   1479c:	mov	r2, #5
   147a0:	mov	r1, r5
   147a4:	bl	10e0c <dcgettext@plt>
   147a8:	cmp	r0, r5
   147ac:	popne	{r4, r5, fp, pc}
   147b0:	bl	159a0 <__lxstat64@plt+0x49c0>
   147b4:	ldrb	r1, [r0]
   147b8:	and	r1, r1, #223	; 0xdf
   147bc:	cmp	r1, #71	; 0x47
   147c0:	beq	14828 <__lxstat64@plt+0x3848>
   147c4:	cmp	r1, #85	; 0x55
   147c8:	bne	1484c <__lxstat64@plt+0x386c>
   147cc:	ldrb	r1, [r0, #1]
   147d0:	and	r1, r1, #223	; 0xdf
   147d4:	cmp	r1, #84	; 0x54
   147d8:	bne	1484c <__lxstat64@plt+0x386c>
   147dc:	ldrb	r1, [r0, #2]
   147e0:	and	r1, r1, #223	; 0xdf
   147e4:	cmp	r1, #70	; 0x46
   147e8:	ldrbeq	r1, [r0, #3]
   147ec:	cmpeq	r1, #45	; 0x2d
   147f0:	bne	1484c <__lxstat64@plt+0x386c>
   147f4:	ldrb	r1, [r0, #4]
   147f8:	cmp	r1, #56	; 0x38
   147fc:	ldrbeq	r0, [r0, #5]
   14800:	cmpeq	r0, #0
   14804:	bne	1484c <__lxstat64@plt+0x386c>
   14808:	ldrb	r1, [r5]
   1480c:	movw	r2, #28146	; 0x6df2
   14810:	movw	r0, #28150	; 0x6df6
   14814:	movt	r2, #1
   14818:	movt	r0, #1
   1481c:	cmp	r1, #96	; 0x60
   14820:	moveq	r0, r2
   14824:	pop	{r4, r5, fp, pc}
   14828:	ldrb	r1, [r0, #1]
   1482c:	and	r1, r1, #223	; 0xdf
   14830:	cmp	r1, #66	; 0x42
   14834:	bne	1484c <__lxstat64@plt+0x386c>
   14838:	ldrb	r1, [r0, #2]
   1483c:	cmp	r1, #49	; 0x31
   14840:	ldrbeq	r1, [r0, #3]
   14844:	cmpeq	r1, #56	; 0x38
   14848:	beq	14868 <__lxstat64@plt+0x3888>
   1484c:	movw	r1, #28140	; 0x6dec
   14850:	movw	r0, #28144	; 0x6df0
   14854:	cmp	r4, #9
   14858:	movt	r1, #1
   1485c:	movt	r0, #1
   14860:	moveq	r0, r1
   14864:	pop	{r4, r5, fp, pc}
   14868:	ldrb	r1, [r0, #4]
   1486c:	cmp	r1, #48	; 0x30
   14870:	ldrbeq	r1, [r0, #5]
   14874:	cmpeq	r1, #51	; 0x33
   14878:	bne	1484c <__lxstat64@plt+0x386c>
   1487c:	ldrb	r1, [r0, #6]
   14880:	cmp	r1, #48	; 0x30
   14884:	ldrbeq	r0, [r0, #7]
   14888:	cmpeq	r0, #0
   1488c:	bne	1484c <__lxstat64@plt+0x386c>
   14890:	ldrb	r1, [r5]
   14894:	movw	r2, #28154	; 0x6dfa
   14898:	movw	r0, #28158	; 0x6dfe
   1489c:	movt	r2, #1
   148a0:	movt	r0, #1
   148a4:	b	1481c <__lxstat64@plt+0x383c>
   148a8:	push	{r4, sl, fp, lr}
   148ac:	add	fp, sp, #8
   148b0:	ldrb	r3, [r0]
   148b4:	ldrb	ip, [r1]
   148b8:	cmp	r3, #45	; 0x2d
   148bc:	bne	14990 <__lxstat64@plt+0x39b0>
   148c0:	ldrb	r3, [r0, #1]!
   148c4:	cmp	r3, #48	; 0x30
   148c8:	beq	148c0 <__lxstat64@plt+0x38e0>
   148cc:	cmp	ip, #45	; 0x2d
   148d0:	bne	14a94 <__lxstat64@plt+0x3ab4>
   148d4:	ldrb	ip, [r1, #1]!
   148d8:	cmp	ip, #48	; 0x30
   148dc:	beq	148d4 <__lxstat64@plt+0x38f4>
   148e0:	sub	lr, r3, #48	; 0x30
   148e4:	cmp	lr, #9
   148e8:	bhi	14928 <__lxstat64@plt+0x3948>
   148ec:	cmp	ip, r3
   148f0:	bne	14928 <__lxstat64@plt+0x3948>
   148f4:	mov	r2, #0
   148f8:	add	r3, r1, r2
   148fc:	ldrb	ip, [r3, #1]
   14900:	add	r3, r0, r2
   14904:	add	r2, r2, #1
   14908:	ldrb	r3, [r3, #1]
   1490c:	sub	lr, r3, #48	; 0x30
   14910:	cmp	ip, r3
   14914:	bne	14920 <__lxstat64@plt+0x3940>
   14918:	cmp	lr, #10
   1491c:	bcc	148f8 <__lxstat64@plt+0x3918>
   14920:	add	r1, r1, r2
   14924:	add	r0, r0, r2
   14928:	cmp	lr, #9
   1492c:	mov	r2, #0
   14930:	mov	lr, #0
   14934:	bhi	14954 <__lxstat64@plt+0x3974>
   14938:	add	r0, r0, #1
   1493c:	mov	lr, #0
   14940:	ldrb	r4, [r0, lr]
   14944:	add	lr, lr, #1
   14948:	sub	r4, r4, #48	; 0x30
   1494c:	cmp	r4, #10
   14950:	bcc	14940 <__lxstat64@plt+0x3960>
   14954:	sub	r0, ip, #48	; 0x30
   14958:	cmp	r0, #9
   1495c:	bhi	1497c <__lxstat64@plt+0x399c>
   14960:	add	r0, r1, #1
   14964:	mov	r2, #0
   14968:	ldrb	r1, [r0, r2]
   1496c:	add	r2, r2, #1
   14970:	sub	r1, r1, #48	; 0x30
   14974:	cmp	r1, #10
   14978:	bcc	14968 <__lxstat64@plt+0x3988>
   1497c:	cmp	lr, r2
   14980:	bne	14acc <__lxstat64@plt+0x3aec>
   14984:	cmp	lr, #0
   14988:	subne	lr, ip, r3
   1498c:	b	14ae0 <__lxstat64@plt+0x3b00>
   14990:	cmp	ip, #45	; 0x2d
   14994:	bne	149e4 <__lxstat64@plt+0x3a04>
   14998:	add	r1, r1, #1
   1499c:	ldrb	r2, [r1], #1
   149a0:	cmp	r2, #48	; 0x30
   149a4:	beq	1499c <__lxstat64@plt+0x39bc>
   149a8:	sub	r1, r2, #48	; 0x30
   149ac:	mov	lr, #1
   149b0:	cmp	r1, #10
   149b4:	bcc	14ae0 <__lxstat64@plt+0x3b00>
   149b8:	cmp	r3, #48	; 0x30
   149bc:	bne	149d0 <__lxstat64@plt+0x39f0>
   149c0:	add	r0, r0, #1
   149c4:	ldrb	r3, [r0], #1
   149c8:	cmp	r3, #48	; 0x30
   149cc:	beq	149c4 <__lxstat64@plt+0x39e4>
   149d0:	sub	r0, r3, #48	; 0x30
   149d4:	mov	lr, #0
   149d8:	cmp	r0, #10
   149dc:	b	14ad0 <__lxstat64@plt+0x3af0>
   149e0:	ldrb	r3, [r0, #1]!
   149e4:	cmp	r3, #48	; 0x30
   149e8:	beq	149e0 <__lxstat64@plt+0x3a00>
   149ec:	b	149f4 <__lxstat64@plt+0x3a14>
   149f0:	ldrb	ip, [r1, #1]!
   149f4:	cmp	ip, #48	; 0x30
   149f8:	beq	149f0 <__lxstat64@plt+0x3a10>
   149fc:	sub	r2, r3, #48	; 0x30
   14a00:	cmp	r2, #9
   14a04:	bhi	14a2c <__lxstat64@plt+0x3a4c>
   14a08:	cmp	r3, ip
   14a0c:	bne	14a2c <__lxstat64@plt+0x3a4c>
   14a10:	ldrb	r3, [r0, #1]!
   14a14:	ldrb	ip, [r1, #1]!
   14a18:	sub	r2, r3, #48	; 0x30
   14a1c:	cmp	r3, ip
   14a20:	bne	14a2c <__lxstat64@plt+0x3a4c>
   14a24:	cmp	r2, #10
   14a28:	bcc	14a10 <__lxstat64@plt+0x3a30>
   14a2c:	mov	r4, #0
   14a30:	cmp	r2, #9
   14a34:	mov	lr, #0
   14a38:	bhi	14a58 <__lxstat64@plt+0x3a78>
   14a3c:	add	r0, r0, #1
   14a40:	mov	lr, #0
   14a44:	ldrb	r2, [r0, lr]
   14a48:	add	lr, lr, #1
   14a4c:	sub	r2, r2, #48	; 0x30
   14a50:	cmp	r2, #10
   14a54:	bcc	14a44 <__lxstat64@plt+0x3a64>
   14a58:	sub	r0, ip, #48	; 0x30
   14a5c:	cmp	r0, #9
   14a60:	bhi	14a80 <__lxstat64@plt+0x3aa0>
   14a64:	add	r0, r1, #1
   14a68:	mov	r4, #0
   14a6c:	ldrb	r1, [r0, r4]
   14a70:	add	r4, r4, #1
   14a74:	sub	r1, r1, #48	; 0x30
   14a78:	cmp	r1, #10
   14a7c:	bcc	14a6c <__lxstat64@plt+0x3a8c>
   14a80:	cmp	lr, r4
   14a84:	bne	14ad8 <__lxstat64@plt+0x3af8>
   14a88:	cmp	lr, #0
   14a8c:	subne	lr, r3, ip
   14a90:	b	14ae0 <__lxstat64@plt+0x3b00>
   14a94:	sub	r0, r3, #48	; 0x30
   14a98:	mvn	lr, #0
   14a9c:	cmp	r0, #10
   14aa0:	bcc	14ae0 <__lxstat64@plt+0x3b00>
   14aa4:	cmp	ip, #48	; 0x30
   14aa8:	bne	14abc <__lxstat64@plt+0x3adc>
   14aac:	add	r0, r1, #1
   14ab0:	ldrb	ip, [r0], #1
   14ab4:	cmp	ip, #48	; 0x30
   14ab8:	beq	14ab0 <__lxstat64@plt+0x3ad0>
   14abc:	sub	r0, ip, #48	; 0x30
   14ac0:	mov	lr, #0
   14ac4:	cmp	r0, #10
   14ac8:	b	14adc <__lxstat64@plt+0x3afc>
   14acc:	mvn	lr, #0
   14ad0:	movwcc	lr, #1
   14ad4:	b	14ae0 <__lxstat64@plt+0x3b00>
   14ad8:	mov	lr, #1
   14adc:	mvncc	lr, #0
   14ae0:	mov	r0, lr
   14ae4:	pop	{r4, sl, fp, pc}
   14ae8:	push	{fp, lr}
   14aec:	mov	fp, sp
   14af0:	push	{r2, r3}
   14af4:	mov	r2, #0
   14af8:	mov	r3, #0
   14afc:	bl	14b08 <__lxstat64@plt+0x3b28>
   14b00:	mov	sp, fp
   14b04:	pop	{fp, pc}
   14b08:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14b0c:	add	fp, sp, #24
   14b10:	sub	sp, sp, #8
   14b14:	mov	r5, r1
   14b18:	mov	r6, r0
   14b1c:	ldr	r0, [fp, #8]
   14b20:	ldr	r1, [fp, #12]
   14b24:	mov	r8, r3
   14b28:	mov	r7, r2
   14b2c:	bl	15510 <__lxstat64@plt+0x4530>
   14b30:	cmp	r0, #0
   14b34:	beq	14b90 <__lxstat64@plt+0x3bb0>
   14b38:	mov	r4, r0
   14b3c:	cmp	r7, #0
   14b40:	beq	14b68 <__lxstat64@plt+0x3b88>
   14b44:	movw	r0, #27991	; 0x6d57
   14b48:	mov	r1, r5
   14b4c:	mov	r2, r7
   14b50:	mov	r3, r8
   14b54:	movt	r0, #1
   14b58:	stm	sp, {r0, r4}
   14b5c:	mov	r0, r6
   14b60:	bl	10ea8 <error_at_line@plt>
   14b64:	b	14b80 <__lxstat64@plt+0x3ba0>
   14b68:	movw	r2, #27991	; 0x6d57
   14b6c:	mov	r0, r6
   14b70:	mov	r1, r5
   14b74:	mov	r3, r4
   14b78:	movt	r2, #1
   14b7c:	bl	10e90 <error@plt>
   14b80:	mov	r0, r4
   14b84:	sub	sp, fp, #24
   14b88:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14b8c:	b	158d4 <__lxstat64@plt+0x48f4>
   14b90:	bl	10efc <__errno_location@plt>
   14b94:	ldr	r4, [r0]
   14b98:	movw	r1, #28248	; 0x6e58
   14b9c:	mov	r0, #0
   14ba0:	mov	r2, #5
   14ba4:	movt	r1, #1
   14ba8:	bl	10e0c <dcgettext@plt>
   14bac:	mov	r2, r0
   14bb0:	mov	r0, #0
   14bb4:	mov	r1, r4
   14bb8:	bl	10e90 <error@plt>
   14bbc:	bl	10fd4 <abort@plt>
   14bc0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14bc4:	add	fp, sp, #24
   14bc8:	sub	sp, sp, #32
   14bcc:	ldr	r6, [fp, #12]
   14bd0:	ldr	r7, [fp, #8]
   14bd4:	mov	r4, r2
   14bd8:	mov	r8, r0
   14bdc:	cmp	r1, #0
   14be0:	beq	14c08 <__lxstat64@plt+0x3c28>
   14be4:	movw	r2, #28280	; 0x6e78
   14be8:	mov	r5, r1
   14bec:	str	r3, [sp, #4]
   14bf0:	str	r4, [sp]
   14bf4:	mov	r0, r8
   14bf8:	mov	r1, #1
   14bfc:	movt	r2, #1
   14c00:	mov	r3, r5
   14c04:	b	14c20 <__lxstat64@plt+0x3c40>
   14c08:	movw	r2, #28292	; 0x6e84
   14c0c:	str	r3, [sp]
   14c10:	mov	r0, r8
   14c14:	mov	r1, #1
   14c18:	mov	r3, r4
   14c1c:	movt	r2, #1
   14c20:	bl	10f44 <__fprintf_chk@plt>
   14c24:	movw	r1, #28299	; 0x6e8b
   14c28:	mov	r0, #0
   14c2c:	mov	r2, #5
   14c30:	movt	r1, #1
   14c34:	bl	10e0c <dcgettext@plt>
   14c38:	movw	r2, #29017	; 0x7159
   14c3c:	mov	r3, r0
   14c40:	movw	r0, #2022	; 0x7e6
   14c44:	mov	r1, #1
   14c48:	str	r0, [sp]
   14c4c:	movt	r2, #1
   14c50:	mov	r0, r8
   14c54:	bl	10f44 <__fprintf_chk@plt>
   14c58:	movw	r4, #24119	; 0x5e37
   14c5c:	mov	r1, r8
   14c60:	movt	r4, #1
   14c64:	mov	r0, r4
   14c68:	bl	10d94 <fputs_unlocked@plt>
   14c6c:	movw	r1, #28303	; 0x6e8f
   14c70:	mov	r0, #0
   14c74:	mov	r2, #5
   14c78:	movt	r1, #1
   14c7c:	bl	10e0c <dcgettext@plt>
   14c80:	movw	r3, #28474	; 0x6f3a
   14c84:	mov	r2, r0
   14c88:	mov	r0, r8
   14c8c:	mov	r1, #1
   14c90:	movt	r3, #1
   14c94:	bl	10f44 <__fprintf_chk@plt>
   14c98:	mov	r0, r4
   14c9c:	mov	r1, r8
   14ca0:	bl	10d94 <fputs_unlocked@plt>
   14ca4:	cmp	r6, #9
   14ca8:	bhi	14d0c <__lxstat64@plt+0x3d2c>
   14cac:	add	r0, pc, #0
   14cb0:	ldr	pc, [r0, r6, lsl #2]
   14cb4:	andeq	r4, r1, r4, ror #29
   14cb8:	ldrdeq	r4, [r1], -ip
   14cbc:	andeq	r4, r1, r8, lsl sp
   14cc0:	andeq	r4, r1, r0, asr #26
   14cc4:	andeq	r4, r1, r8, ror #26
   14cc8:	muleq	r1, r0, sp
   14ccc:			; <UNDEFINED> instruction: 0x00014db8
   14cd0:	strdeq	r4, [r1], -r0
   14cd4:	muleq	r1, r0, lr
   14cd8:	andeq	r4, r1, r8, lsr lr
   14cdc:	movw	r1, #28508	; 0x6f5c
   14ce0:	mov	r0, #0
   14ce4:	mov	r2, #5
   14ce8:	movt	r1, #1
   14cec:	bl	10e0c <dcgettext@plt>
   14cf0:	ldr	r3, [r7]
   14cf4:	mov	r2, r0
   14cf8:	mov	r0, r8
   14cfc:	mov	r1, #1
   14d00:	sub	sp, fp, #24
   14d04:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14d08:	b	10f44 <__fprintf_chk@plt>
   14d0c:	movw	r1, #28827	; 0x709b
   14d10:	movt	r1, #1
   14d14:	b	14e40 <__lxstat64@plt+0x3e60>
   14d18:	movw	r1, #28524	; 0x6f6c
   14d1c:	mov	r0, #0
   14d20:	mov	r2, #5
   14d24:	movt	r1, #1
   14d28:	bl	10e0c <dcgettext@plt>
   14d2c:	mov	r2, r0
   14d30:	ldr	r3, [r7]
   14d34:	ldr	r0, [r7, #4]
   14d38:	str	r0, [sp]
   14d3c:	b	14e2c <__lxstat64@plt+0x3e4c>
   14d40:	movw	r1, #28547	; 0x6f83
   14d44:	mov	r0, #0
   14d48:	mov	r2, #5
   14d4c:	movt	r1, #1
   14d50:	bl	10e0c <dcgettext@plt>
   14d54:	ldr	r3, [r7]
   14d58:	mov	r2, r0
   14d5c:	ldmib	r7, {r0, r1}
   14d60:	stm	sp, {r0, r1}
   14d64:	b	14e2c <__lxstat64@plt+0x3e4c>
   14d68:	movw	r1, #28575	; 0x6f9f
   14d6c:	mov	r0, #0
   14d70:	mov	r2, #5
   14d74:	movt	r1, #1
   14d78:	bl	10e0c <dcgettext@plt>
   14d7c:	ldr	r3, [r7]
   14d80:	mov	r2, r0
   14d84:	ldmib	r7, {r0, r1, r7}
   14d88:	stm	sp, {r0, r1, r7}
   14d8c:	b	14e2c <__lxstat64@plt+0x3e4c>
   14d90:	movw	r1, #28607	; 0x6fbf
   14d94:	mov	r0, #0
   14d98:	mov	r2, #5
   14d9c:	movt	r1, #1
   14da0:	bl	10e0c <dcgettext@plt>
   14da4:	ldr	r3, [r7]
   14da8:	mov	r2, r0
   14dac:	ldmib	r7, {r0, r1, r6, r7}
   14db0:	stm	sp, {r0, r1, r6, r7}
   14db4:	b	14e2c <__lxstat64@plt+0x3e4c>
   14db8:	movw	r1, #28643	; 0x6fe3
   14dbc:	mov	r0, #0
   14dc0:	mov	r2, #5
   14dc4:	movt	r1, #1
   14dc8:	bl	10e0c <dcgettext@plt>
   14dcc:	ldr	r3, [r7]
   14dd0:	mov	r2, r0
   14dd4:	ldmib	r7, {r0, r1, r6}
   14dd8:	ldr	r5, [r7, #16]
   14ddc:	ldr	r7, [r7, #20]
   14de0:	stm	sp, {r0, r1, r6}
   14de4:	str	r5, [sp, #12]
   14de8:	str	r7, [sp, #16]
   14dec:	b	14e2c <__lxstat64@plt+0x3e4c>
   14df0:	movw	r1, #28683	; 0x700b
   14df4:	mov	r0, #0
   14df8:	mov	r2, #5
   14dfc:	movt	r1, #1
   14e00:	bl	10e0c <dcgettext@plt>
   14e04:	ldr	r3, [r7]
   14e08:	mov	r2, r0
   14e0c:	ldmib	r7, {r0, r1, r6}
   14e10:	ldr	r5, [r7, #16]
   14e14:	ldr	r4, [r7, #20]
   14e18:	ldr	r7, [r7, #24]
   14e1c:	stm	sp, {r0, r1, r6}
   14e20:	str	r5, [sp, #12]
   14e24:	str	r4, [sp, #16]
   14e28:	str	r7, [sp, #20]
   14e2c:	mov	r0, r8
   14e30:	mov	r1, #1
   14e34:	b	14ee0 <__lxstat64@plt+0x3f00>
   14e38:	movw	r1, #28775	; 0x7067
   14e3c:	movt	r1, #1
   14e40:	mov	r0, #0
   14e44:	mov	r2, #5
   14e48:	bl	10e0c <dcgettext@plt>
   14e4c:	mov	ip, r0
   14e50:	ldr	r3, [r7]
   14e54:	ldr	r0, [r7, #4]
   14e58:	ldr	r1, [r7, #8]
   14e5c:	ldr	r6, [r7, #12]
   14e60:	ldr	r5, [r7, #16]
   14e64:	ldr	r4, [r7, #20]
   14e68:	ldr	r2, [r7, #24]
   14e6c:	ldr	lr, [r7, #28]
   14e70:	ldr	r7, [r7, #32]
   14e74:	stm	sp, {r0, r1, r6}
   14e78:	str	r5, [sp, #12]
   14e7c:	str	r4, [sp, #16]
   14e80:	str	r2, [sp, #20]
   14e84:	str	lr, [sp, #24]
   14e88:	str	r7, [sp, #28]
   14e8c:	b	14ed4 <__lxstat64@plt+0x3ef4>
   14e90:	movw	r1, #28727	; 0x7037
   14e94:	mov	r0, #0
   14e98:	mov	r2, #5
   14e9c:	movt	r1, #1
   14ea0:	bl	10e0c <dcgettext@plt>
   14ea4:	mov	ip, r0
   14ea8:	ldr	r3, [r7]
   14eac:	ldmib	r7, {r0, r1, r6}
   14eb0:	ldr	r5, [r7, #16]
   14eb4:	ldr	r4, [r7, #20]
   14eb8:	ldr	r2, [r7, #24]
   14ebc:	ldr	r7, [r7, #28]
   14ec0:	stm	sp, {r0, r1, r6}
   14ec4:	str	r5, [sp, #12]
   14ec8:	str	r4, [sp, #16]
   14ecc:	str	r2, [sp, #20]
   14ed0:	str	r7, [sp, #24]
   14ed4:	mov	r0, r8
   14ed8:	mov	r1, #1
   14edc:	mov	r2, ip
   14ee0:	bl	10f44 <__fprintf_chk@plt>
   14ee4:	sub	sp, fp, #24
   14ee8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14eec:	push	{r4, sl, fp, lr}
   14ef0:	add	fp, sp, #8
   14ef4:	sub	sp, sp, #8
   14ef8:	ldr	ip, [fp, #8]
   14efc:	mov	lr, #0
   14f00:	ldr	r4, [ip, lr, lsl #2]
   14f04:	add	lr, lr, #1
   14f08:	cmp	r4, #0
   14f0c:	bne	14f00 <__lxstat64@plt+0x3f20>
   14f10:	sub	r4, lr, #1
   14f14:	str	ip, [sp]
   14f18:	str	r4, [sp, #4]
   14f1c:	bl	14bc0 <__lxstat64@plt+0x3be0>
   14f20:	sub	sp, fp, #8
   14f24:	pop	{r4, sl, fp, pc}
   14f28:	push	{r4, r5, fp, lr}
   14f2c:	add	fp, sp, #8
   14f30:	sub	sp, sp, #48	; 0x30
   14f34:	ldr	r4, [fp, #8]
   14f38:	mov	ip, #0
   14f3c:	add	lr, sp, #8
   14f40:	ldr	r5, [r4]
   14f44:	cmp	r5, #0
   14f48:	str	r5, [lr, ip, lsl #2]
   14f4c:	beq	14f60 <__lxstat64@plt+0x3f80>
   14f50:	add	ip, ip, #1
   14f54:	add	r4, r4, #4
   14f58:	cmp	ip, #10
   14f5c:	bcc	14f40 <__lxstat64@plt+0x3f60>
   14f60:	str	lr, [sp]
   14f64:	str	ip, [sp, #4]
   14f68:	bl	14bc0 <__lxstat64@plt+0x3be0>
   14f6c:	sub	sp, fp, #8
   14f70:	pop	{r4, r5, fp, pc}
   14f74:	push	{fp, lr}
   14f78:	mov	fp, sp
   14f7c:	sub	sp, sp, #8
   14f80:	add	ip, fp, #8
   14f84:	str	ip, [sp, #4]
   14f88:	str	ip, [sp]
   14f8c:	bl	14f28 <__lxstat64@plt+0x3f48>
   14f90:	mov	sp, fp
   14f94:	pop	{fp, pc}
   14f98:	push	{fp, lr}
   14f9c:	mov	fp, sp
   14fa0:	movw	r0, #33084	; 0x813c
   14fa4:	movt	r0, #2
   14fa8:	ldr	r1, [r0]
   14fac:	movw	r0, #24119	; 0x5e37
   14fb0:	movt	r0, #1
   14fb4:	bl	10d94 <fputs_unlocked@plt>
   14fb8:	movw	r1, #28887	; 0x70d7
   14fbc:	mov	r0, #0
   14fc0:	mov	r2, #5
   14fc4:	movt	r1, #1
   14fc8:	bl	10e0c <dcgettext@plt>
   14fcc:	movw	r2, #28907	; 0x70eb
   14fd0:	mov	r1, r0
   14fd4:	mov	r0, #1
   14fd8:	movt	r2, #1
   14fdc:	bl	10f2c <__printf_chk@plt>
   14fe0:	movw	r1, #28929	; 0x7101
   14fe4:	mov	r0, #0
   14fe8:	mov	r2, #5
   14fec:	movt	r1, #1
   14ff0:	bl	10e0c <dcgettext@plt>
   14ff4:	movw	r2, #27226	; 0x6a5a
   14ff8:	movw	r3, #27421	; 0x6b1d
   14ffc:	mov	r1, r0
   15000:	mov	r0, #1
   15004:	movt	r2, #1
   15008:	movt	r3, #1
   1500c:	bl	10f2c <__printf_chk@plt>
   15010:	movw	r1, #28949	; 0x7115
   15014:	mov	r0, #0
   15018:	mov	r2, #5
   1501c:	movt	r1, #1
   15020:	bl	10e0c <dcgettext@plt>
   15024:	movw	r2, #28988	; 0x713c
   15028:	mov	r1, r0
   1502c:	mov	r0, #1
   15030:	movt	r2, #1
   15034:	pop	{fp, lr}
   15038:	b	10f2c <__printf_chk@plt>
   1503c:	b	15040 <__lxstat64@plt+0x4060>
   15040:	push	{r4, r5, r6, sl, fp, lr}
   15044:	add	fp, sp, #16
   15048:	mov	r4, r2
   1504c:	mov	r5, r1
   15050:	mov	r6, r0
   15054:	bl	15a38 <__lxstat64@plt+0x4a58>
   15058:	cmp	r0, #0
   1505c:	popne	{r4, r5, r6, sl, fp, pc}
   15060:	cmp	r6, #0
   15064:	beq	15078 <__lxstat64@plt+0x4098>
   15068:	cmp	r5, #0
   1506c:	cmpne	r4, #0
   15070:	bne	15078 <__lxstat64@plt+0x4098>
   15074:	pop	{r4, r5, r6, sl, fp, pc}
   15078:	bl	154cc <__lxstat64@plt+0x44ec>
   1507c:	push	{fp, lr}
   15080:	mov	fp, sp
   15084:	bl	156dc <__lxstat64@plt+0x46fc>
   15088:	cmp	r0, #0
   1508c:	popne	{fp, pc}
   15090:	bl	154cc <__lxstat64@plt+0x44ec>
   15094:	push	{fp, lr}
   15098:	mov	fp, sp
   1509c:	bl	156dc <__lxstat64@plt+0x46fc>
   150a0:	cmp	r0, #0
   150a4:	popne	{fp, pc}
   150a8:	bl	154cc <__lxstat64@plt+0x44ec>
   150ac:	push	{fp, lr}
   150b0:	mov	fp, sp
   150b4:	bl	156dc <__lxstat64@plt+0x46fc>
   150b8:	cmp	r0, #0
   150bc:	popne	{fp, pc}
   150c0:	bl	154cc <__lxstat64@plt+0x44ec>
   150c4:	push	{r4, r5, fp, lr}
   150c8:	add	fp, sp, #8
   150cc:	mov	r4, r1
   150d0:	mov	r5, r0
   150d4:	bl	1570c <__lxstat64@plt+0x472c>
   150d8:	cmp	r0, #0
   150dc:	popne	{r4, r5, fp, pc}
   150e0:	cmp	r5, #0
   150e4:	beq	150f4 <__lxstat64@plt+0x4114>
   150e8:	cmp	r4, #0
   150ec:	bne	150f4 <__lxstat64@plt+0x4114>
   150f0:	pop	{r4, r5, fp, pc}
   150f4:	bl	154cc <__lxstat64@plt+0x44ec>
   150f8:	push	{fp, lr}
   150fc:	mov	fp, sp
   15100:	cmp	r1, #0
   15104:	orreq	r1, r1, #1
   15108:	bl	1570c <__lxstat64@plt+0x472c>
   1510c:	cmp	r0, #0
   15110:	popne	{fp, pc}
   15114:	bl	154cc <__lxstat64@plt+0x44ec>
   15118:	push	{fp, lr}
   1511c:	mov	fp, sp
   15120:	clz	r3, r2
   15124:	lsr	ip, r3, #5
   15128:	clz	r3, r1
   1512c:	lsr	r3, r3, #5
   15130:	orrs	r3, r3, ip
   15134:	movwne	r1, #1
   15138:	movwne	r2, #1
   1513c:	bl	15a38 <__lxstat64@plt+0x4a58>
   15140:	cmp	r0, #0
   15144:	popne	{fp, pc}
   15148:	bl	154cc <__lxstat64@plt+0x44ec>
   1514c:	push	{fp, lr}
   15150:	mov	fp, sp
   15154:	mov	r2, r1
   15158:	mov	r1, r0
   1515c:	mov	r0, #0
   15160:	bl	15a38 <__lxstat64@plt+0x4a58>
   15164:	cmp	r0, #0
   15168:	popne	{fp, pc}
   1516c:	bl	154cc <__lxstat64@plt+0x44ec>
   15170:	mov	r2, r1
   15174:	mov	r1, r0
   15178:	mov	r0, #0
   1517c:	b	15118 <__lxstat64@plt+0x4138>
   15180:	mov	r2, #1
   15184:	b	15188 <__lxstat64@plt+0x41a8>
   15188:	push	{r4, r5, fp, lr}
   1518c:	add	fp, sp, #8
   15190:	ldr	r5, [r1]
   15194:	mov	r4, r1
   15198:	cmp	r0, #0
   1519c:	beq	151b4 <__lxstat64@plt+0x41d4>
   151a0:	mov	r1, #1
   151a4:	add	r1, r1, r5, lsr #1
   151a8:	adds	r5, r5, r1
   151ac:	bcc	151cc <__lxstat64@plt+0x41ec>
   151b0:	bl	154cc <__lxstat64@plt+0x44ec>
   151b4:	cmp	r5, #0
   151b8:	bne	151cc <__lxstat64@plt+0x41ec>
   151bc:	mov	r1, #64	; 0x40
   151c0:	cmp	r2, #64	; 0x40
   151c4:	udiv	r5, r1, r2
   151c8:	addhi	r5, r5, #1
   151cc:	mov	r1, r5
   151d0:	bl	15040 <__lxstat64@plt+0x4060>
   151d4:	str	r5, [r4]
   151d8:	pop	{r4, r5, fp, pc}
   151dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   151e0:	add	fp, sp, #24
   151e4:	ldr	r6, [r1]
   151e8:	mov	r8, r1
   151ec:	ldr	r4, [fp, #8]
   151f0:	add	r1, r6, r6, asr #1
   151f4:	cmp	r1, r6
   151f8:	mvnvs	r1, #-2147483648	; 0x80000000
   151fc:	cmp	r1, r3
   15200:	mov	r5, r1
   15204:	movgt	r5, r3
   15208:	cmn	r3, #1
   1520c:	movle	r5, r1
   15210:	cmn	r4, #1
   15214:	ble	15234 <__lxstat64@plt+0x4254>
   15218:	cmp	r4, #0
   1521c:	beq	15288 <__lxstat64@plt+0x42a8>
   15220:	cmn	r5, #1
   15224:	ble	1525c <__lxstat64@plt+0x427c>
   15228:	mvn	r7, #-2147483648	; 0x80000000
   1522c:	udiv	r1, r7, r4
   15230:	b	15250 <__lxstat64@plt+0x4270>
   15234:	cmn	r5, #1
   15238:	ble	15278 <__lxstat64@plt+0x4298>
   1523c:	cmn	r4, #1
   15240:	beq	15288 <__lxstat64@plt+0x42a8>
   15244:	mov	r1, #-2147483648	; 0x80000000
   15248:	mvn	r7, #-2147483648	; 0x80000000
   1524c:	sdiv	r1, r1, r4
   15250:	cmp	r1, r5
   15254:	bge	15288 <__lxstat64@plt+0x42a8>
   15258:	b	15298 <__lxstat64@plt+0x42b8>
   1525c:	beq	15288 <__lxstat64@plt+0x42a8>
   15260:	mov	r1, #-2147483648	; 0x80000000
   15264:	mvn	r7, #-2147483648	; 0x80000000
   15268:	sdiv	r1, r1, r5
   1526c:	cmp	r1, r4
   15270:	bge	15288 <__lxstat64@plt+0x42a8>
   15274:	b	15298 <__lxstat64@plt+0x42b8>
   15278:	mvn	r7, #-2147483648	; 0x80000000
   1527c:	sdiv	r1, r7, r4
   15280:	cmp	r5, r1
   15284:	blt	15298 <__lxstat64@plt+0x42b8>
   15288:	mul	r1, r5, r4
   1528c:	mov	r7, #64	; 0x40
   15290:	cmp	r1, #63	; 0x3f
   15294:	bgt	152a0 <__lxstat64@plt+0x42c0>
   15298:	sdiv	r5, r7, r4
   1529c:	mul	r1, r5, r4
   152a0:	cmp	r0, #0
   152a4:	moveq	r7, #0
   152a8:	streq	r7, [r8]
   152ac:	sub	r7, r5, r6
   152b0:	cmp	r7, r2
   152b4:	bge	15358 <__lxstat64@plt+0x4378>
   152b8:	add	r5, r6, r2
   152bc:	mov	r2, #0
   152c0:	mov	r1, #0
   152c4:	cmp	r5, r3
   152c8:	movwgt	r2, #1
   152cc:	cmn	r3, #1
   152d0:	movwgt	r1, #1
   152d4:	cmp	r5, r6
   152d8:	bvs	15340 <__lxstat64@plt+0x4360>
   152dc:	ands	r1, r1, r2
   152e0:	bne	15340 <__lxstat64@plt+0x4360>
   152e4:	cmn	r4, #1
   152e8:	ble	15308 <__lxstat64@plt+0x4328>
   152ec:	cmp	r4, #0
   152f0:	beq	15354 <__lxstat64@plt+0x4374>
   152f4:	cmn	r5, #1
   152f8:	ble	1532c <__lxstat64@plt+0x434c>
   152fc:	mvn	r1, #-2147483648	; 0x80000000
   15300:	udiv	r1, r1, r4
   15304:	b	15320 <__lxstat64@plt+0x4340>
   15308:	cmn	r5, #1
   1530c:	ble	15344 <__lxstat64@plt+0x4364>
   15310:	cmn	r4, #1
   15314:	beq	15354 <__lxstat64@plt+0x4374>
   15318:	mov	r1, #-2147483648	; 0x80000000
   1531c:	sdiv	r1, r1, r4
   15320:	cmp	r1, r5
   15324:	bge	15354 <__lxstat64@plt+0x4374>
   15328:	b	15340 <__lxstat64@plt+0x4360>
   1532c:	beq	15354 <__lxstat64@plt+0x4374>
   15330:	mov	r1, #-2147483648	; 0x80000000
   15334:	sdiv	r1, r1, r5
   15338:	cmp	r1, r4
   1533c:	bge	15354 <__lxstat64@plt+0x4374>
   15340:	bl	154cc <__lxstat64@plt+0x44ec>
   15344:	mvn	r1, #-2147483648	; 0x80000000
   15348:	sdiv	r1, r1, r4
   1534c:	cmp	r5, r1
   15350:	blt	15340 <__lxstat64@plt+0x4360>
   15354:	mul	r1, r5, r4
   15358:	bl	150c4 <__lxstat64@plt+0x40e4>
   1535c:	str	r5, [r8]
   15360:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15364:	push	{fp, lr}
   15368:	mov	fp, sp
   1536c:	mov	r1, #1
   15370:	bl	15688 <__lxstat64@plt+0x46a8>
   15374:	cmp	r0, #0
   15378:	popne	{fp, pc}
   1537c:	bl	154cc <__lxstat64@plt+0x44ec>
   15380:	push	{fp, lr}
   15384:	mov	fp, sp
   15388:	bl	15688 <__lxstat64@plt+0x46a8>
   1538c:	cmp	r0, #0
   15390:	popne	{fp, pc}
   15394:	bl	154cc <__lxstat64@plt+0x44ec>
   15398:	push	{fp, lr}
   1539c:	mov	fp, sp
   153a0:	mov	r1, #1
   153a4:	bl	15688 <__lxstat64@plt+0x46a8>
   153a8:	cmp	r0, #0
   153ac:	popne	{fp, pc}
   153b0:	bl	154cc <__lxstat64@plt+0x44ec>
   153b4:	push	{fp, lr}
   153b8:	mov	fp, sp
   153bc:	bl	15688 <__lxstat64@plt+0x46a8>
   153c0:	cmp	r0, #0
   153c4:	popne	{fp, pc}
   153c8:	bl	154cc <__lxstat64@plt+0x44ec>
   153cc:	push	{r4, r5, r6, sl, fp, lr}
   153d0:	add	fp, sp, #16
   153d4:	mov	r5, r0
   153d8:	mov	r0, r1
   153dc:	mov	r4, r1
   153e0:	bl	156dc <__lxstat64@plt+0x46fc>
   153e4:	cmp	r0, #0
   153e8:	beq	15404 <__lxstat64@plt+0x4424>
   153ec:	mov	r1, r5
   153f0:	mov	r2, r4
   153f4:	mov	r6, r0
   153f8:	bl	10de8 <memcpy@plt>
   153fc:	mov	r0, r6
   15400:	pop	{r4, r5, r6, sl, fp, pc}
   15404:	bl	154cc <__lxstat64@plt+0x44ec>
   15408:	push	{r4, r5, r6, sl, fp, lr}
   1540c:	add	fp, sp, #16
   15410:	mov	r5, r0
   15414:	mov	r0, r1
   15418:	mov	r4, r1
   1541c:	bl	156dc <__lxstat64@plt+0x46fc>
   15420:	cmp	r0, #0
   15424:	beq	15440 <__lxstat64@plt+0x4460>
   15428:	mov	r1, r5
   1542c:	mov	r2, r4
   15430:	mov	r6, r0
   15434:	bl	10de8 <memcpy@plt>
   15438:	mov	r0, r6
   1543c:	pop	{r4, r5, r6, sl, fp, pc}
   15440:	bl	154cc <__lxstat64@plt+0x44ec>
   15444:	push	{r4, r5, r6, sl, fp, lr}
   15448:	add	fp, sp, #16
   1544c:	mov	r5, r0
   15450:	add	r0, r1, #1
   15454:	mov	r4, r1
   15458:	bl	156dc <__lxstat64@plt+0x46fc>
   1545c:	cmp	r0, #0
   15460:	beq	15488 <__lxstat64@plt+0x44a8>
   15464:	mov	r6, r0
   15468:	mov	r0, #0
   1546c:	mov	r1, r5
   15470:	mov	r2, r4
   15474:	strb	r0, [r6, r4]
   15478:	mov	r0, r6
   1547c:	bl	10de8 <memcpy@plt>
   15480:	mov	r0, r6
   15484:	pop	{r4, r5, r6, sl, fp, pc}
   15488:	bl	154cc <__lxstat64@plt+0x44ec>
   1548c:	push	{r4, r5, r6, sl, fp, lr}
   15490:	add	fp, sp, #16
   15494:	mov	r4, r0
   15498:	bl	10ef0 <strlen@plt>
   1549c:	add	r5, r0, #1
   154a0:	mov	r0, r5
   154a4:	bl	156dc <__lxstat64@plt+0x46fc>
   154a8:	cmp	r0, #0
   154ac:	beq	154c8 <__lxstat64@plt+0x44e8>
   154b0:	mov	r1, r4
   154b4:	mov	r2, r5
   154b8:	mov	r6, r0
   154bc:	bl	10de8 <memcpy@plt>
   154c0:	mov	r0, r6
   154c4:	pop	{r4, r5, r6, sl, fp, pc}
   154c8:	bl	154cc <__lxstat64@plt+0x44ec>
   154cc:	push	{fp, lr}
   154d0:	mov	fp, sp
   154d4:	movw	r0, #33004	; 0x80ec
   154d8:	movw	r1, #29064	; 0x7188
   154dc:	mov	r2, #5
   154e0:	movt	r0, #2
   154e4:	movt	r1, #1
   154e8:	ldr	r4, [r0]
   154ec:	mov	r0, #0
   154f0:	bl	10e0c <dcgettext@plt>
   154f4:	movw	r2, #27991	; 0x6d57
   154f8:	mov	r3, r0
   154fc:	mov	r0, r4
   15500:	mov	r1, #0
   15504:	movt	r2, #1
   15508:	bl	10e90 <error@plt>
   1550c:	bl	10fd4 <abort@plt>
   15510:	push	{fp, lr}
   15514:	mov	fp, sp
   15518:	sub	sp, sp, #8
   1551c:	mov	r2, r0
   15520:	mov	ip, r1
   15524:	mov	r0, #0
   15528:	b	1553c <__lxstat64@plt+0x455c>
   1552c:	ldrb	r1, [r1, #1]
   15530:	cmp	r1, #115	; 0x73
   15534:	bne	15560 <__lxstat64@plt+0x4580>
   15538:	add	r0, r0, #1
   1553c:	mov	r1, r2
   15540:	ldrb	r3, [r1, r0, lsl #1]!
   15544:	cmp	r3, #37	; 0x25
   15548:	beq	1552c <__lxstat64@plt+0x454c>
   1554c:	cmp	r3, #0
   15550:	bne	15560 <__lxstat64@plt+0x4580>
   15554:	mov	r1, ip
   15558:	bl	155a0 <__lxstat64@plt+0x45c0>
   1555c:	b	15594 <__lxstat64@plt+0x45b4>
   15560:	add	r0, sp, #4
   15564:	mov	r1, #1
   15568:	mov	r3, ip
   1556c:	bl	10f14 <__vasprintf_chk@plt>
   15570:	cmn	r0, #1
   15574:	ble	15580 <__lxstat64@plt+0x45a0>
   15578:	ldr	r0, [sp, #4]
   1557c:	b	15594 <__lxstat64@plt+0x45b4>
   15580:	bl	10efc <__errno_location@plt>
   15584:	ldr	r1, [r0]
   15588:	mov	r0, #0
   1558c:	cmp	r1, #12
   15590:	beq	1559c <__lxstat64@plt+0x45bc>
   15594:	mov	sp, fp
   15598:	pop	{fp, pc}
   1559c:	bl	154cc <__lxstat64@plt+0x44ec>
   155a0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   155a4:	add	fp, sp, #24
   155a8:	sub	sp, sp, #8
   155ac:	str	r1, [sp, #4]
   155b0:	mov	r4, r0
   155b4:	ldr	r0, [sp, #4]
   155b8:	cmp	r4, #0
   155bc:	str	r0, [sp]
   155c0:	beq	15650 <__lxstat64@plt+0x4670>
   155c4:	ldr	r0, [sp]
   155c8:	mov	r5, #0
   155cc:	mov	r7, r4
   155d0:	add	r6, r0, #4
   155d4:	str	r6, [sp]
   155d8:	ldr	r0, [r6, #-4]
   155dc:	bl	10ef0 <strlen@plt>
   155e0:	adds	r5, r0, r5
   155e4:	add	r6, r6, #4
   155e8:	mvncs	r5, #0
   155ec:	subs	r7, r7, #1
   155f0:	bne	155d4 <__lxstat64@plt+0x45f4>
   155f4:	cmn	r5, #1
   155f8:	ble	1566c <__lxstat64@plt+0x468c>
   155fc:	add	r0, r5, #1
   15600:	bl	1507c <__lxstat64@plt+0x409c>
   15604:	mov	r8, r0
   15608:	mov	r6, r0
   1560c:	cmp	r4, #0
   15610:	beq	15660 <__lxstat64@plt+0x4680>
   15614:	ldr	r0, [sp, #4]
   15618:	add	r1, r0, #4
   1561c:	str	r1, [sp, #4]
   15620:	ldr	r7, [r0]
   15624:	mov	r0, r7
   15628:	bl	10ef0 <strlen@plt>
   1562c:	mov	r5, r0
   15630:	mov	r0, r6
   15634:	mov	r1, r7
   15638:	mov	r2, r5
   1563c:	bl	10de8 <memcpy@plt>
   15640:	add	r6, r6, r5
   15644:	subs	r4, r4, #1
   15648:	bne	15614 <__lxstat64@plt+0x4634>
   1564c:	b	15660 <__lxstat64@plt+0x4680>
   15650:	mov	r0, #1
   15654:	bl	1507c <__lxstat64@plt+0x409c>
   15658:	mov	r8, r0
   1565c:	mov	r6, r0
   15660:	mov	r0, #0
   15664:	strb	r0, [r6]
   15668:	b	1567c <__lxstat64@plt+0x469c>
   1566c:	bl	10efc <__errno_location@plt>
   15670:	mov	r1, #75	; 0x4b
   15674:	mov	r8, #0
   15678:	str	r1, [r0]
   1567c:	mov	r0, r8
   15680:	sub	sp, fp, #24
   15684:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15688:	clz	r2, r1
   1568c:	clz	r3, r0
   15690:	lsr	r2, r2, #5
   15694:	lsr	r3, r3, #5
   15698:	orrs	r2, r3, r2
   1569c:	movwne	r1, #1
   156a0:	movwne	r0, #1
   156a4:	cmp	r1, #0
   156a8:	beq	156d8 <__lxstat64@plt+0x46f8>
   156ac:	mvn	r2, #-2147483648	; 0x80000000
   156b0:	udiv	r2, r2, r1
   156b4:	cmp	r2, r0
   156b8:	bcs	156d8 <__lxstat64@plt+0x46f8>
   156bc:	push	{fp, lr}
   156c0:	mov	fp, sp
   156c4:	bl	10efc <__errno_location@plt>
   156c8:	mov	r1, #12
   156cc:	str	r1, [r0]
   156d0:	mov	r0, #0
   156d4:	pop	{fp, pc}
   156d8:	b	10d88 <calloc@plt>
   156dc:	cmp	r0, #0
   156e0:	movweq	r0, #1
   156e4:	cmn	r0, #1
   156e8:	ble	156f0 <__lxstat64@plt+0x4710>
   156ec:	b	10e9c <malloc@plt>
   156f0:	push	{fp, lr}
   156f4:	mov	fp, sp
   156f8:	bl	10efc <__errno_location@plt>
   156fc:	mov	r1, #12
   15700:	str	r1, [r0]
   15704:	mov	r0, #0
   15708:	pop	{fp, pc}
   1570c:	push	{fp, lr}
   15710:	mov	fp, sp
   15714:	cmp	r0, #0
   15718:	beq	15734 <__lxstat64@plt+0x4754>
   1571c:	cmp	r1, #0
   15720:	beq	15740 <__lxstat64@plt+0x4760>
   15724:	cmn	r1, #1
   15728:	ble	15748 <__lxstat64@plt+0x4768>
   1572c:	pop	{fp, lr}
   15730:	b	10e18 <realloc@plt>
   15734:	mov	r0, r1
   15738:	pop	{fp, lr}
   1573c:	b	156dc <__lxstat64@plt+0x46fc>
   15740:	bl	158d4 <__lxstat64@plt+0x48f4>
   15744:	b	15754 <__lxstat64@plt+0x4774>
   15748:	bl	10efc <__errno_location@plt>
   1574c:	mov	r1, #12
   15750:	str	r1, [r0]
   15754:	mov	r0, #0
   15758:	pop	{fp, pc}
   1575c:	push	{r4, r5, r6, sl, fp, lr}
   15760:	add	fp, sp, #16
   15764:	mov	r4, r0
   15768:	bl	10e6c <__fpending@plt>
   1576c:	mov	r5, r0
   15770:	mov	r0, r4
   15774:	bl	10e78 <ferror_unlocked@plt>
   15778:	mov	r6, r0
   1577c:	mov	r0, r4
   15780:	bl	157dc <__lxstat64@plt+0x47fc>
   15784:	cmp	r6, #0
   15788:	beq	157a8 <__lxstat64@plt+0x47c8>
   1578c:	mvn	r4, #0
   15790:	cmp	r0, #0
   15794:	bne	157d4 <__lxstat64@plt+0x47f4>
   15798:	bl	10efc <__errno_location@plt>
   1579c:	mov	r1, #0
   157a0:	str	r1, [r0]
   157a4:	b	157d4 <__lxstat64@plt+0x47f4>
   157a8:	cmp	r0, #0
   157ac:	mov	r4, r0
   157b0:	mvnne	r4, #0
   157b4:	cmp	r5, #0
   157b8:	bne	157d4 <__lxstat64@plt+0x47f4>
   157bc:	cmp	r0, #0
   157c0:	beq	157d4 <__lxstat64@plt+0x47f4>
   157c4:	bl	10efc <__errno_location@plt>
   157c8:	ldr	r0, [r0]
   157cc:	subs	r4, r0, #9
   157d0:	mvnne	r4, #0
   157d4:	mov	r0, r4
   157d8:	pop	{r4, r5, r6, sl, fp, pc}
   157dc:	push	{r4, r5, r6, sl, fp, lr}
   157e0:	add	fp, sp, #16
   157e4:	sub	sp, sp, #8
   157e8:	mov	r4, r0
   157ec:	bl	10f38 <fileno@plt>
   157f0:	cmn	r0, #1
   157f4:	ble	15868 <__lxstat64@plt+0x4888>
   157f8:	mov	r0, r4
   157fc:	bl	10ec0 <__freading@plt>
   15800:	cmp	r0, #0
   15804:	beq	15830 <__lxstat64@plt+0x4850>
   15808:	mov	r0, r4
   1580c:	bl	10f38 <fileno@plt>
   15810:	mov	r1, #1
   15814:	mov	r2, #0
   15818:	mov	r3, #0
   1581c:	str	r1, [sp]
   15820:	bl	10e54 <lseek64@plt>
   15824:	and	r0, r0, r1
   15828:	cmn	r0, #1
   1582c:	beq	15868 <__lxstat64@plt+0x4888>
   15830:	mov	r0, r4
   15834:	bl	15878 <__lxstat64@plt+0x4898>
   15838:	cmp	r0, #0
   1583c:	beq	15868 <__lxstat64@plt+0x4888>
   15840:	bl	10efc <__errno_location@plt>
   15844:	ldr	r6, [r0]
   15848:	mov	r5, r0
   1584c:	mov	r0, r4
   15850:	bl	10f50 <fclose@plt>
   15854:	cmp	r6, #0
   15858:	strne	r6, [r5]
   1585c:	mvnne	r0, #0
   15860:	sub	sp, fp, #16
   15864:	pop	{r4, r5, r6, sl, fp, pc}
   15868:	mov	r0, r4
   1586c:	sub	sp, fp, #16
   15870:	pop	{r4, r5, r6, sl, fp, lr}
   15874:	b	10f50 <fclose@plt>
   15878:	push	{r4, sl, fp, lr}
   1587c:	add	fp, sp, #8
   15880:	sub	sp, sp, #8
   15884:	mov	r4, r0
   15888:	cmp	r0, #0
   1588c:	beq	158a8 <__lxstat64@plt+0x48c8>
   15890:	mov	r0, r4
   15894:	bl	10ec0 <__freading@plt>
   15898:	cmp	r0, #0
   1589c:	ldrbne	r0, [r4, #1]
   158a0:	tstne	r0, #1
   158a4:	bne	158b8 <__lxstat64@plt+0x48d8>
   158a8:	mov	r0, r4
   158ac:	sub	sp, fp, #8
   158b0:	pop	{r4, sl, fp, lr}
   158b4:	b	10dc4 <fflush@plt>
   158b8:	mov	r0, #1
   158bc:	mov	r2, #0
   158c0:	mov	r3, #0
   158c4:	str	r0, [sp]
   158c8:	mov	r0, r4
   158cc:	bl	158fc <__lxstat64@plt+0x491c>
   158d0:	b	158a8 <__lxstat64@plt+0x48c8>
   158d4:	push	{r4, r5, r6, sl, fp, lr}
   158d8:	add	fp, sp, #16
   158dc:	mov	r4, r0
   158e0:	bl	10efc <__errno_location@plt>
   158e4:	ldr	r6, [r0]
   158e8:	mov	r5, r0
   158ec:	mov	r0, r4
   158f0:	bl	10dd0 <free@plt>
   158f4:	str	r6, [r5]
   158f8:	pop	{r4, r5, r6, sl, fp, pc}
   158fc:	push	{r4, r5, r6, r7, fp, lr}
   15900:	add	fp, sp, #16
   15904:	sub	sp, sp, #8
   15908:	mov	r4, r0
   1590c:	ldr	r0, [r0, #4]
   15910:	mov	r5, r3
   15914:	mov	r6, r2
   15918:	ldr	r1, [r4, #8]
   1591c:	cmp	r1, r0
   15920:	bne	1593c <__lxstat64@plt+0x495c>
   15924:	ldrd	r0, [r4, #16]
   15928:	cmp	r1, r0
   1592c:	bne	1593c <__lxstat64@plt+0x495c>
   15930:	ldr	r0, [r4, #36]	; 0x24
   15934:	cmp	r0, #0
   15938:	beq	15954 <__lxstat64@plt+0x4974>
   1593c:	mov	r0, r4
   15940:	mov	r2, r6
   15944:	mov	r3, r5
   15948:	sub	sp, fp, #16
   1594c:	pop	{r4, r5, r6, r7, fp, lr}
   15950:	b	10f5c <fseeko64@plt>
   15954:	ldr	r7, [fp, #8]
   15958:	mov	r0, r4
   1595c:	bl	10f38 <fileno@plt>
   15960:	mov	r2, r6
   15964:	mov	r3, r5
   15968:	str	r7, [sp]
   1596c:	bl	10e54 <lseek64@plt>
   15970:	and	r2, r0, r1
   15974:	cmn	r2, #1
   15978:	beq	15994 <__lxstat64@plt+0x49b4>
   1597c:	strd	r0, [r4, #80]	; 0x50
   15980:	ldr	r0, [r4]
   15984:	bic	r0, r0, #16
   15988:	str	r0, [r4]
   1598c:	mov	r0, #0
   15990:	b	15998 <__lxstat64@plt+0x49b8>
   15994:	mvn	r0, #0
   15998:	sub	sp, fp, #16
   1599c:	pop	{r4, r5, r6, r7, fp, pc}
   159a0:	push	{fp, lr}
   159a4:	mov	fp, sp
   159a8:	mov	r0, #14
   159ac:	bl	10f80 <nl_langinfo@plt>
   159b0:	movw	r1, #24120	; 0x5e38
   159b4:	cmp	r0, #0
   159b8:	movt	r1, #1
   159bc:	movne	r1, r0
   159c0:	movw	r0, #29081	; 0x7199
   159c4:	ldrb	r2, [r1]
   159c8:	movt	r0, #1
   159cc:	cmp	r2, #0
   159d0:	movne	r0, r1
   159d4:	pop	{fp, pc}
   159d8:	push	{r4, r5, r6, r7, fp, lr}
   159dc:	add	fp, sp, #16
   159e0:	sub	sp, sp, #8
   159e4:	add	r5, sp, #4
   159e8:	cmp	r0, #0
   159ec:	mov	r7, r2
   159f0:	mov	r4, r1
   159f4:	movne	r5, r0
   159f8:	mov	r0, r5
   159fc:	bl	10e84 <mbrtowc@plt>
   15a00:	mov	r6, r0
   15a04:	cmp	r7, #0
   15a08:	beq	15a2c <__lxstat64@plt+0x4a4c>
   15a0c:	cmn	r6, #2
   15a10:	bcc	15a2c <__lxstat64@plt+0x4a4c>
   15a14:	mov	r0, #0
   15a18:	bl	15a74 <__lxstat64@plt+0x4a94>
   15a1c:	cmp	r0, #0
   15a20:	ldrbeq	r0, [r4]
   15a24:	moveq	r6, #1
   15a28:	streq	r0, [r5]
   15a2c:	mov	r0, r6
   15a30:	sub	sp, fp, #16
   15a34:	pop	{r4, r5, r6, r7, fp, pc}
   15a38:	cmp	r2, #0
   15a3c:	beq	15a6c <__lxstat64@plt+0x4a8c>
   15a40:	mvn	r3, #0
   15a44:	udiv	r3, r3, r2
   15a48:	cmp	r3, r1
   15a4c:	bcs	15a6c <__lxstat64@plt+0x4a8c>
   15a50:	push	{fp, lr}
   15a54:	mov	fp, sp
   15a58:	bl	10efc <__errno_location@plt>
   15a5c:	mov	r1, #12
   15a60:	str	r1, [r0]
   15a64:	mov	r0, #0
   15a68:	pop	{fp, pc}
   15a6c:	mul	r1, r2, r1
   15a70:	b	1570c <__lxstat64@plt+0x472c>
   15a74:	push	{r4, sl, fp, lr}
   15a78:	add	fp, sp, #8
   15a7c:	sub	sp, sp, #264	; 0x108
   15a80:	add	r1, sp, #7
   15a84:	movw	r2, #257	; 0x101
   15a88:	bl	15ad8 <__lxstat64@plt+0x4af8>
   15a8c:	mov	r4, #0
   15a90:	cmp	r0, #0
   15a94:	bne	15acc <__lxstat64@plt+0x4aec>
   15a98:	movw	r1, #29087	; 0x719f
   15a9c:	add	r0, sp, #7
   15aa0:	movt	r1, #1
   15aa4:	bl	10dac <strcmp@plt>
   15aa8:	cmp	r0, #0
   15aac:	beq	15acc <__lxstat64@plt+0x4aec>
   15ab0:	movw	r1, #29089	; 0x71a1
   15ab4:	add	r0, sp, #7
   15ab8:	movt	r1, #1
   15abc:	bl	10dac <strcmp@plt>
   15ac0:	mov	r4, r0
   15ac4:	cmp	r0, #0
   15ac8:	movwne	r4, #1
   15acc:	mov	r0, r4
   15ad0:	sub	sp, fp, #8
   15ad4:	pop	{r4, sl, fp, pc}
   15ad8:	push	{r4, r5, r6, r7, fp, lr}
   15adc:	add	fp, sp, #16
   15ae0:	mov	r4, r1
   15ae4:	mov	r1, #0
   15ae8:	mov	r6, r2
   15aec:	bl	10f68 <setlocale@plt>
   15af0:	cmp	r0, #0
   15af4:	beq	15b20 <__lxstat64@plt+0x4b40>
   15af8:	mov	r7, r0
   15afc:	bl	10ef0 <strlen@plt>
   15b00:	cmp	r0, r6
   15b04:	bcs	15b34 <__lxstat64@plt+0x4b54>
   15b08:	add	r2, r0, #1
   15b0c:	mov	r0, r4
   15b10:	mov	r1, r7
   15b14:	bl	10de8 <memcpy@plt>
   15b18:	mov	r5, #0
   15b1c:	b	15b5c <__lxstat64@plt+0x4b7c>
   15b20:	cmp	r6, #0
   15b24:	mov	r5, #22
   15b28:	movne	r0, #0
   15b2c:	strbne	r0, [r4]
   15b30:	b	15b5c <__lxstat64@plt+0x4b7c>
   15b34:	mov	r5, #34	; 0x22
   15b38:	cmp	r6, #0
   15b3c:	beq	15b5c <__lxstat64@plt+0x4b7c>
   15b40:	sub	r6, r6, #1
   15b44:	mov	r0, r4
   15b48:	mov	r1, r7
   15b4c:	mov	r2, r6
   15b50:	bl	10de8 <memcpy@plt>
   15b54:	mov	r0, #0
   15b58:	strb	r0, [r4, r6]
   15b5c:	mov	r0, r5
   15b60:	pop	{r4, r5, r6, r7, fp, pc}
   15b64:	mov	r1, #0
   15b68:	b	10f68 <setlocale@plt>
   15b6c:	cmp	r3, #0
   15b70:	cmpeq	r2, #0
   15b74:	bne	15b8c <__lxstat64@plt+0x4bac>
   15b78:	cmp	r1, #0
   15b7c:	cmpeq	r0, #0
   15b80:	mvnne	r1, #0
   15b84:	mvnne	r0, #0
   15b88:	b	15ba8 <__lxstat64@plt+0x4bc8>
   15b8c:	sub	sp, sp, #8
   15b90:	push	{sp, lr}
   15b94:	bl	15bb8 <__lxstat64@plt+0x4bd8>
   15b98:	ldr	lr, [sp, #4]
   15b9c:	add	sp, sp, #8
   15ba0:	pop	{r2, r3}
   15ba4:	bx	lr
   15ba8:	push	{r1, lr}
   15bac:	mov	r0, #8
   15bb0:	bl	10da0 <raise@plt>
   15bb4:	pop	{r1, pc}
   15bb8:	cmp	r1, r3
   15bbc:	cmpeq	r0, r2
   15bc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bc4:	mov	r4, r0
   15bc8:	movcc	r0, #0
   15bcc:	mov	r5, r1
   15bd0:	ldr	lr, [sp, #36]	; 0x24
   15bd4:	movcc	r1, r0
   15bd8:	bcc	15cd4 <__lxstat64@plt+0x4cf4>
   15bdc:	cmp	r3, #0
   15be0:	clzeq	ip, r2
   15be4:	clzne	ip, r3
   15be8:	addeq	ip, ip, #32
   15bec:	cmp	r5, #0
   15bf0:	clzeq	r1, r4
   15bf4:	addeq	r1, r1, #32
   15bf8:	clzne	r1, r5
   15bfc:	sub	ip, ip, r1
   15c00:	sub	sl, ip, #32
   15c04:	lsl	r9, r3, ip
   15c08:	rsb	fp, ip, #32
   15c0c:	orr	r9, r9, r2, lsl sl
   15c10:	orr	r9, r9, r2, lsr fp
   15c14:	lsl	r8, r2, ip
   15c18:	cmp	r5, r9
   15c1c:	cmpeq	r4, r8
   15c20:	movcc	r0, #0
   15c24:	movcc	r1, r0
   15c28:	bcc	15c44 <__lxstat64@plt+0x4c64>
   15c2c:	mov	r0, #1
   15c30:	subs	r4, r4, r8
   15c34:	lsl	r1, r0, sl
   15c38:	orr	r1, r1, r0, lsr fp
   15c3c:	lsl	r0, r0, ip
   15c40:	sbc	r5, r5, r9
   15c44:	cmp	ip, #0
   15c48:	beq	15cd4 <__lxstat64@plt+0x4cf4>
   15c4c:	lsr	r6, r8, #1
   15c50:	orr	r6, r6, r9, lsl #31
   15c54:	lsr	r7, r9, #1
   15c58:	mov	r2, ip
   15c5c:	b	15c80 <__lxstat64@plt+0x4ca0>
   15c60:	subs	r3, r4, r6
   15c64:	sbc	r8, r5, r7
   15c68:	adds	r3, r3, r3
   15c6c:	adc	r8, r8, r8
   15c70:	adds	r4, r3, #1
   15c74:	adc	r5, r8, #0
   15c78:	subs	r2, r2, #1
   15c7c:	beq	15c9c <__lxstat64@plt+0x4cbc>
   15c80:	cmp	r5, r7
   15c84:	cmpeq	r4, r6
   15c88:	bcs	15c60 <__lxstat64@plt+0x4c80>
   15c8c:	adds	r4, r4, r4
   15c90:	adc	r5, r5, r5
   15c94:	subs	r2, r2, #1
   15c98:	bne	15c80 <__lxstat64@plt+0x4ca0>
   15c9c:	lsr	r3, r4, ip
   15ca0:	orr	r3, r3, r5, lsl fp
   15ca4:	lsr	r2, r5, ip
   15ca8:	orr	r3, r3, r5, lsr sl
   15cac:	adds	r0, r0, r4
   15cb0:	mov	r4, r3
   15cb4:	lsl	r3, r2, ip
   15cb8:	orr	r3, r3, r4, lsl sl
   15cbc:	lsl	ip, r4, ip
   15cc0:	orr	r3, r3, r4, lsr fp
   15cc4:	adc	r1, r1, r5
   15cc8:	subs	r0, r0, ip
   15ccc:	mov	r5, r2
   15cd0:	sbc	r1, r1, r3
   15cd4:	cmp	lr, #0
   15cd8:	strdne	r4, [lr]
   15cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ce0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15ce4:	mov	r7, r0
   15ce8:	ldr	r6, [pc, #72]	; 15d38 <__lxstat64@plt+0x4d58>
   15cec:	ldr	r5, [pc, #72]	; 15d3c <__lxstat64@plt+0x4d5c>
   15cf0:	add	r6, pc, r6
   15cf4:	add	r5, pc, r5
   15cf8:	sub	r6, r6, r5
   15cfc:	mov	r8, r1
   15d00:	mov	r9, r2
   15d04:	bl	10d68 <calloc@plt-0x20>
   15d08:	asrs	r6, r6, #2
   15d0c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d10:	mov	r4, #0
   15d14:	add	r4, r4, #1
   15d18:	ldr	r3, [r5], #4
   15d1c:	mov	r2, r9
   15d20:	mov	r1, r8
   15d24:	mov	r0, r7
   15d28:	blx	r3
   15d2c:	cmp	r6, r4
   15d30:	bne	15d14 <__lxstat64@plt+0x4d34>
   15d34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d38:	andeq	r2, r1, r4, lsl r2
   15d3c:	andeq	r2, r1, ip, lsl #4
   15d40:	bx	lr
   15d44:	ldr	r3, [pc, #12]	; 15d58 <__lxstat64@plt+0x4d78>
   15d48:	mov	r1, #0
   15d4c:	add	r3, pc, r3
   15d50:	ldr	r2, [r3]
   15d54:	b	10f08 <__cxa_atexit@plt>
   15d58:	muleq	r1, r0, r3
   15d5c:	mov	r2, r1
   15d60:	mov	r1, r0
   15d64:	mov	r0, #3
   15d68:	b	10fa4 <__xstat64@plt>
   15d6c:	mov	r2, r1
   15d70:	mov	r1, r0
   15d74:	mov	r0, #3
   15d78:	b	10fe0 <__lxstat64@plt>

Disassembly of section .fini:

00015d7c <.fini>:
   15d7c:	push	{r3, lr}
   15d80:	pop	{r3, pc}
