-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_forward_13 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_ssm_out_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    s_ssm_out_empty_n : IN STD_LOGIC;
    s_ssm_out_read : OUT STD_LOGIC;
    s_ssm_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    s_ssm_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    s_gate_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    s_gate_empty_n : IN STD_LOGIC;
    s_gate_read : OUT STD_LOGIC;
    s_gate_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    s_gate_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    s_res_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    s_res_empty_n : IN STD_LOGIC;
    s_res_read : OUT STD_LOGIC;
    s_res_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    s_res_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    mamba_out_1_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_out_1_full_n : IN STD_LOGIC;
    mamba_out_1_write : OUT STD_LOGIC );
end;


architecture behav of unet_pvm_top_forward_13 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv18_1000 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_const_lv18_3F000 : STD_LOGIC_VECTOR (17 downto 0) := "111111000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_20000000 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv18_400 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal first_iter_0_reg_1967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal icmp_ln138_4_reg_1983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_4_reg_1983_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_pp0_stage0_iter6_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln132_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal s_ssm_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal s_gate_blk_n : STD_LOGIC;
    signal s_res_blk_n : STD_LOGIC;
    signal mamba_out_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal first_iter_0_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln138_fu_381_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln138_reg_1971 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln138_reg_1971_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln138_reg_1971_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln138_reg_1971_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln138_reg_1971_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln140_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_1979 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_1979_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_1979_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_1979_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_1979_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_4_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_4_reg_1983_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_4_reg_1983_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_4_reg_1983_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_4_reg_1983_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_837_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_reg_1987 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal sig_fu_1046_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal sig_reg_1992 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_349_fu_1070_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_349_reg_1997 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_349_reg_1997_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_352_fu_1109_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_352_reg_2002 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_352_reg_2002_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_352_reg_2002_pp0_iter4_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal gate_act_7_fu_1215_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal gate_act_7_reg_2008 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln53_13_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_13_reg_2013 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln53_3_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln53_3_reg_2018 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_577_fu_1397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_577_reg_2023 : STD_LOGIC_VECTOR (0 downto 0);
    signal fused_7_fu_1435_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal fused_7_reg_2028 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln142_fu_1455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_reg_2033 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_5_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_5_reg_2038 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_13_fu_1549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_13_reg_2043 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_14_fu_1555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_14_reg_2049 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_fu_172 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln138_fu_401_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_d_load : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal indvar_flatten_fu_176 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln132_fu_352_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal y_050_fu_180 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal y_fu_1660_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y_1_051_fu_184 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal y_2_052_fu_188 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal y_3_053_fu_192 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal y_4_054_fu_196 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal y_5_055_fu_200 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal y_6_056_fu_204 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal y_7_057_fu_208 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_1031_fu_212 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_1023_fu_216 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_1015_fu_220 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_1007_fu_224 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_999_fu_228 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_9811_fu_232 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_9713_fu_236 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_9615_fu_240 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal r_fu_571_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_10317_fu_244 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_10219_fu_248 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_10121_fu_252 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_10023_fu_256 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_9925_fu_260 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_9827_fu_264 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_9729_fu_268 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_9631_fu_272 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal g_fu_497_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal s_10333_fu_276 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_10235_fu_280 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_10137_fu_284 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_10039_fu_288 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_9941_fu_292 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_9843_fu_296 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_9745_fu_300 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_9647_fu_304 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal s_fu_423_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal icmp_ln138_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln132_fu_367_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_385_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln51_fu_888_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln51_3_fu_892_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln51_fu_900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln51_fu_904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_918_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_570_fu_932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln51_5_fu_928_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln51_fu_940_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln51_3_fu_944_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_569_fu_910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_571_fu_954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln51_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln51_3_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln51_5_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln51_6_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln51_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln50_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln50_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_3_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sig_fu_1046_p6 : STD_LOGIC_VECTOR (17 downto 0);
    signal sig_fu_1046_p8 : STD_LOGIC_VECTOR (17 downto 0);
    signal sig_fu_1046_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal sig_fu_1046_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_352_fu_1109_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln53_fu_1171_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_573_fu_1195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal gate_act_fu_1185_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln53_fu_1211_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_575_fu_1221_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_574_fu_1203_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln53_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1249_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_348_fu_1263_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln53_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_5_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_6_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_576_fu_1241_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln53_9_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_11_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_fu_1283_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln53_10_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_572_fu_1177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln53_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln53_11_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_7_fu_1303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_12_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_14_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln53_4_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln53_12_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_15_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_8_fu_1371_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal gate_act_8_fu_1378_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln142_fu_1391_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_578_fu_1415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal fused_fu_1405_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln142_fu_1431_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_580_fu_1441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_579_fu_1423_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_350_fu_1469_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_351_fu_1483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln142_6_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_581_fu_1461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_9_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_11_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_fu_1503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_10_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_11_fu_1543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_7_fu_1523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_12_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_4_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_12_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_15_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_3_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_8_fu_1581_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal fused_8_fu_1593_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln143_fu_1600_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln143_3_fu_1604_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln143_3_fu_1612_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln143_fu_1607_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_582_fu_1618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_583_fu_1626_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln143_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln143_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln143_3_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln143_fu_1652_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln146_s_fu_1732_p9 : STD_LOGIC_VECTOR (143 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_340 : BOOLEAN;
    signal x_fu_837_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_837_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal sig_fu_1046_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sig_fu_1046_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sig_fu_1046_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal sig_fu_1046_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_349_fu_1070_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_352_fu_1109_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_sparsemux_17_3_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_sparsemux_9_3_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component unet_pvm_top_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    sparsemux_17_3_18_1_1_U425 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => g_9631_fu_272,
        din1 => g_9729_fu_268,
        din2 => g_9827_fu_264,
        din3 => g_9925_fu_260,
        din4 => g_10023_fu_256,
        din5 => g_10121_fu_252,
        din6 => g_10219_fu_248,
        din7 => g_10317_fu_244,
        def => x_fu_837_p17,
        sel => trunc_ln138_reg_1971_pp0_iter1_reg,
        dout => x_fu_837_p19);

    sparsemux_9_3_18_1_1_U426 : component unet_pvm_top_sparsemux_9_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 18,
        CASE1 => "010",
        din1_WIDTH => 18,
        CASE2 => "001",
        din2_WIDTH => 18,
        CASE3 => "000",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => ap_const_lv18_400,
        din1 => ap_const_lv18_0,
        din2 => sig_fu_1046_p6,
        din3 => sig_fu_1046_p8,
        def => sig_fu_1046_p9,
        sel => sig_fu_1046_p10,
        dout => sig_fu_1046_p11);

    sparsemux_17_3_18_1_1_U427 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => s_9647_fu_304,
        din1 => s_9745_fu_300,
        din2 => s_9843_fu_296,
        din3 => s_9941_fu_292,
        din4 => s_10039_fu_288,
        din5 => s_10137_fu_284,
        din6 => s_10235_fu_280,
        din7 => s_10333_fu_276,
        def => tmp_349_fu_1070_p17,
        sel => trunc_ln138_reg_1971_pp0_iter1_reg,
        dout => tmp_349_fu_1070_p19);

    sparsemux_17_3_18_1_1_U428 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => r_9615_fu_240,
        din1 => r_9713_fu_236,
        din2 => r_9811_fu_232,
        din3 => r_999_fu_228,
        din4 => r_1007_fu_224,
        din5 => r_1015_fu_220,
        din6 => r_1023_fu_216,
        din7 => r_1031_fu_212,
        def => tmp_352_fu_1109_p17,
        sel => trunc_ln138_reg_1971_pp0_iter1_reg,
        dout => tmp_352_fu_1109_p19);

    mul_18s_18s_36_1_1_U429 : component unet_pvm_top_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => sig_reg_1992,
        din1 => x_reg_1987,
        dout => mul_ln53_fu_1171_p2);

    mul_18s_18s_36_1_1_U430 : component unet_pvm_top_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => gate_act_8_fu_1378_p3,
        din1 => tmp_349_reg_1997_pp0_iter3_reg,
        dout => mul_ln142_fu_1391_p2);

    flow_control_loop_pipe_U : component unet_pvm_top_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    d_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_340)) then
                if ((icmp_ln132_fu_346_p2 = ap_const_lv1_0)) then 
                    d_fu_172 <= add_ln138_fu_401_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    d_fu_172 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_340)) then
                if ((icmp_ln132_fu_346_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_176 <= add_ln132_fu_352_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_176 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                and_ln142_13_reg_2043 <= and_ln142_13_fu_1549_p2;
                and_ln142_14_reg_2049 <= and_ln142_14_fu_1555_p2;
                and_ln142_reg_2033 <= and_ln142_fu_1455_p2;
                and_ln53_13_reg_2013 <= and_ln53_13_fu_1335_p2;
                fused_7_reg_2028 <= fused_7_fu_1435_p2;
                gate_act_7_reg_2008 <= gate_act_7_fu_1215_p2;
                icmp_ln142_5_reg_2038 <= icmp_ln142_5_fu_1491_p2;
                or_ln53_3_reg_2018 <= or_ln53_3_fu_1365_p2;
                sig_reg_1992 <= sig_fu_1046_p11;
                tmp_349_reg_1997 <= tmp_349_fu_1070_p19;
                tmp_349_reg_1997_pp0_iter3_reg <= tmp_349_reg_1997;
                tmp_352_reg_2002 <= tmp_352_fu_1109_p19;
                tmp_352_reg_2002_pp0_iter3_reg <= tmp_352_reg_2002;
                tmp_352_reg_2002_pp0_iter4_reg <= tmp_352_reg_2002_pp0_iter3_reg;
                tmp_577_reg_2023 <= mul_ln142_fu_1391_p2(35 downto 35);
                x_reg_1987 <= x_fu_837_p19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                first_iter_0_reg_1967 <= first_iter_0_fu_375_p2;
                icmp_ln138_4_reg_1983 <= icmp_ln138_4_fu_407_p2;
                icmp_ln138_4_reg_1983_pp0_iter1_reg <= icmp_ln138_4_reg_1983;
                icmp_ln140_reg_1979 <= icmp_ln140_fu_395_p2;
                icmp_ln140_reg_1979_pp0_iter1_reg <= icmp_ln140_reg_1979;
                trunc_ln138_reg_1971 <= trunc_ln138_fu_381_p1;
                trunc_ln138_reg_1971_pp0_iter1_reg <= trunc_ln138_reg_1971;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln138_4_reg_1983_pp0_iter2_reg <= icmp_ln138_4_reg_1983_pp0_iter1_reg;
                icmp_ln138_4_reg_1983_pp0_iter3_reg <= icmp_ln138_4_reg_1983_pp0_iter2_reg;
                icmp_ln138_4_reg_1983_pp0_iter4_reg <= icmp_ln138_4_reg_1983_pp0_iter3_reg;
                icmp_ln138_4_reg_1983_pp0_iter5_reg <= icmp_ln138_4_reg_1983_pp0_iter4_reg;
                icmp_ln140_reg_1979_pp0_iter2_reg <= icmp_ln140_reg_1979_pp0_iter1_reg;
                icmp_ln140_reg_1979_pp0_iter3_reg <= icmp_ln140_reg_1979_pp0_iter2_reg;
                icmp_ln140_reg_1979_pp0_iter4_reg <= icmp_ln140_reg_1979_pp0_iter3_reg;
                trunc_ln138_reg_1971_pp0_iter2_reg <= trunc_ln138_reg_1971_pp0_iter1_reg;
                trunc_ln138_reg_1971_pp0_iter3_reg <= trunc_ln138_reg_1971_pp0_iter2_reg;
                trunc_ln138_reg_1971_pp0_iter4_reg <= trunc_ln138_reg_1971_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((first_iter_0_reg_1967 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                g_10023_fu_256 <= s_gate_dout(89 downto 72);
                g_10121_fu_252 <= s_gate_dout(107 downto 90);
                g_10219_fu_248 <= s_gate_dout(125 downto 108);
                g_10317_fu_244 <= s_gate_dout(143 downto 126);
                g_9631_fu_272 <= g_fu_497_p1;
                g_9729_fu_268 <= s_gate_dout(35 downto 18);
                g_9827_fu_264 <= s_gate_dout(53 downto 36);
                g_9925_fu_260 <= s_gate_dout(71 downto 54);
                r_1007_fu_224 <= s_res_dout(89 downto 72);
                r_1015_fu_220 <= s_res_dout(107 downto 90);
                r_1023_fu_216 <= s_res_dout(125 downto 108);
                r_1031_fu_212 <= s_res_dout(143 downto 126);
                r_9615_fu_240 <= r_fu_571_p1;
                r_9713_fu_236 <= s_res_dout(35 downto 18);
                r_9811_fu_232 <= s_res_dout(53 downto 36);
                r_999_fu_228 <= s_res_dout(71 downto 54);
                s_10039_fu_288 <= s_ssm_out_dout(89 downto 72);
                s_10137_fu_284 <= s_ssm_out_dout(107 downto 90);
                s_10235_fu_280 <= s_ssm_out_dout(125 downto 108);
                s_10333_fu_276 <= s_ssm_out_dout(143 downto 126);
                s_9647_fu_304 <= s_fu_423_p1;
                s_9745_fu_300 <= s_ssm_out_dout(35 downto 18);
                s_9843_fu_296 <= s_ssm_out_dout(53 downto 36);
                s_9941_fu_292 <= s_ssm_out_dout(71 downto 54);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_050_fu_180 <= y_fu_1660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_1_051_fu_184 <= y_fu_1660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_2_052_fu_188 <= y_fu_1660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_3_053_fu_192 <= y_fu_1660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_4_054_fu_196 <= y_fu_1660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_5_055_fu_200 <= y_fu_1660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_6_056_fu_204 <= y_fu_1660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln140_reg_1979_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln138_reg_1971_pp0_iter4_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                y_7_057_fu_208 <= y_fu_1660_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln132_fu_352_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln138_fu_401_p2 <= std_logic_vector(unsigned(select_ln132_fu_367_p3) + unsigned(ap_const_lv6_1));
    add_ln143_3_fu_1612_p2 <= std_logic_vector(signed(sext_ln143_fu_1600_p1) + signed(sext_ln143_3_fu_1604_p1));
    add_ln143_fu_1607_p2 <= std_logic_vector(signed(fused_8_fu_1593_p3) + signed(tmp_352_reg_2002_pp0_iter4_reg));
    add_ln51_3_fu_944_p2 <= std_logic_vector(signed(sext_ln51_5_fu_928_p1) + signed(zext_ln51_fu_940_p1));
    add_ln51_fu_904_p2 <= std_logic_vector(signed(sext_ln51_fu_900_p1) + signed(ap_const_lv32_20000000));
    and_ln142_11_fu_1517_p2 <= (xor_ln142_9_fu_1511_p2 and icmp_ln142_fu_1477_p2);
    and_ln142_12_fu_1561_p2 <= (icmp_ln142_5_reg_2038 and and_ln142_reg_2033);
    and_ln142_13_fu_1549_p2 <= (xor_ln142_11_fu_1543_p2 and or_ln142_fu_1537_p2);
    and_ln142_14_fu_1555_p2 <= (tmp_580_fu_1441_p3 and select_ln142_7_fu_1523_p3);
    and_ln142_15_fu_1576_p2 <= (xor_ln142_12_fu_1570_p2 and tmp_577_reg_2023);
    and_ln142_fu_1455_p2 <= (xor_ln142_fu_1449_p2 and tmp_579_fu_1423_p3);
    and_ln143_fu_1640_p2 <= (xor_ln143_fu_1634_p2 and tmp_583_fu_1626_p3);
    and_ln50_fu_1012_p2 <= (xor_ln49_fu_1006_p2 and icmp_ln50_fu_882_p2);
    and_ln51_3_fu_1030_p2 <= (xor_ln50_fu_1024_p2 and and_ln51_fu_992_p2);
    and_ln51_fu_992_p2 <= (xor_ln51_fu_962_p2 and or_ln51_fu_986_p2);
    and_ln53_11_fu_1297_p2 <= (xor_ln53_9_fu_1291_p2 and icmp_ln53_fu_1257_p2);
    and_ln53_12_fu_1311_p2 <= (icmp_ln53_5_fu_1271_p2 and and_ln53_fu_1235_p2);
    and_ln53_13_fu_1335_p2 <= (xor_ln53_11_fu_1329_p2 and or_ln53_fu_1323_p2);
    and_ln53_14_fu_1341_p2 <= (tmp_575_fu_1221_p3 and select_ln53_7_fu_1303_p3);
    and_ln53_15_fu_1359_p2 <= (xor_ln53_12_fu_1353_p2 and tmp_572_fu_1177_p3);
    and_ln53_fu_1235_p2 <= (xor_ln53_fu_1229_p2 and tmp_574_fu_1203_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state7_pp0_stage0_iter6_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state7_pp0_stage0_iter6_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_grp0_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_grp0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state7_pp0_stage0_iter6_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state7_pp0_stage0_iter6_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_grp0_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone_grp0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_grp1_assign_proc : process(s_ssm_out_empty_n, s_gate_empty_n, s_res_empty_n, first_iter_0_reg_1967)
    begin
                ap_block_state2_pp0_stage0_iter1_grp1 <= (((first_iter_0_reg_1967 = ap_const_lv1_1) and (s_res_empty_n = ap_const_logic_0)) or ((first_iter_0_reg_1967 = ap_const_lv1_1) and (s_gate_empty_n = ap_const_logic_0)) or ((first_iter_0_reg_1967 = ap_const_lv1_1) and (s_ssm_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state7_pp0_stage0_iter6_grp1_assign_proc : process(mamba_out_1_full_n, icmp_ln138_4_reg_1983_pp0_iter5_reg)
    begin
                ap_block_state7_pp0_stage0_iter6_grp1 <= ((icmp_ln138_4_reg_1983_pp0_iter5_reg = ap_const_lv1_1) and (mamba_out_1_full_n = ap_const_logic_0));
    end process;


    ap_condition_340_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_340 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln132_fu_346_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln132_fu_346_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_d_load_assign_proc : process(ap_CS_fsm_pp0_stage0, d_fu_172, ap_loop_init, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_d_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_d_load <= d_fu_172;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten_fu_176, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_176;
        end if; 
    end process;

    first_iter_0_fu_375_p2 <= "1" when (select_ln132_fu_367_p3 = ap_const_lv6_0) else "0";
    fused_7_fu_1435_p2 <= std_logic_vector(unsigned(fused_fu_1405_p4) + unsigned(zext_ln142_fu_1431_p1));
    fused_8_fu_1593_p3 <= 
        select_ln142_8_fu_1581_p3 when (or_ln142_3_fu_1588_p2(0) = '1') else 
        fused_7_reg_2028;
    fused_fu_1405_p4 <= mul_ln142_fu_1391_p2(27 downto 10);
    g_fu_497_p1 <= s_gate_dout(18 - 1 downto 0);
    gate_act_7_fu_1215_p2 <= std_logic_vector(unsigned(gate_act_fu_1185_p4) + unsigned(zext_ln53_fu_1211_p1));
    gate_act_8_fu_1378_p3 <= 
        select_ln53_8_fu_1371_p3 when (or_ln53_3_reg_2018(0) = '1') else 
        gate_act_7_reg_2008;
    gate_act_fu_1185_p4 <= mul_ln53_fu_1171_p2(27 downto 10);
    icmp_ln132_fu_346_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_200) else "0";
    icmp_ln138_4_fu_407_p2 <= "1" when (add_ln138_fu_401_p2 = ap_const_lv6_20) else "0";
    icmp_ln138_fu_361_p2 <= "1" when (ap_sig_allocacmp_d_load = ap_const_lv6_20) else "0";
    icmp_ln140_fu_395_p2 <= "1" when (tmp_fu_385_p4 = ap_const_lv3_0) else "0";
    icmp_ln142_5_fu_1491_p2 <= "1" when (tmp_351_fu_1483_p3 = ap_const_lv8_FF) else "0";
    icmp_ln142_6_fu_1497_p2 <= "1" when (tmp_351_fu_1483_p3 = ap_const_lv8_0) else "0";
    icmp_ln142_fu_1477_p2 <= "1" when (tmp_350_fu_1469_p3 = ap_const_lv7_7F) else "0";
    icmp_ln49_fu_876_p2 <= "1" when (signed(x_fu_837_p19) > signed(ap_const_lv18_1000)) else "0";
    icmp_ln50_fu_882_p2 <= "1" when (signed(x_fu_837_p19) < signed(ap_const_lv18_3F000)) else "0";
    icmp_ln53_5_fu_1271_p2 <= "1" when (tmp_348_fu_1263_p3 = ap_const_lv8_FF) else "0";
    icmp_ln53_6_fu_1277_p2 <= "1" when (tmp_348_fu_1263_p3 = ap_const_lv8_0) else "0";
    icmp_ln53_fu_1257_p2 <= "1" when (tmp_s_fu_1249_p3 = ap_const_lv7_7F) else "0";

    mamba_out_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, mamba_out_1_full_n, icmp_ln138_4_reg_1983_pp0_iter5_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((icmp_ln138_4_reg_1983_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            mamba_out_1_blk_n <= mamba_out_1_full_n;
        else 
            mamba_out_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mamba_out_1_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln146_s_fu_1732_p9),576));

    mamba_out_1_write_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln138_4_reg_1983_pp0_iter5_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln138_4_reg_1983_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            mamba_out_1_write <= ap_const_logic_1;
        else 
            mamba_out_1_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln142_3_fu_1588_p2 <= (and_ln142_15_fu_1576_p2 or and_ln142_13_reg_2043);
    or_ln142_4_fu_1565_p2 <= (and_ln142_14_reg_2049 or and_ln142_12_fu_1561_p2);
    or_ln142_fu_1537_p2 <= (xor_ln142_10_fu_1531_p2 or tmp_580_fu_1441_p3);
    or_ln146_s_fu_1732_p9 <= (((((((y_7_057_fu_208 & y_6_056_fu_204) & y_5_055_fu_200) & y_4_054_fu_196) & y_3_053_fu_192) & y_2_052_fu_188) & y_1_051_fu_184) & y_050_fu_180);
    or_ln50_fu_1018_p2 <= (icmp_ln50_fu_882_p2 or icmp_ln49_fu_876_p2);
    or_ln51_3_fu_968_p2 <= (xor_ln51_fu_962_p2 or tmp_571_fu_954_p3);
    or_ln51_fu_986_p2 <= (xor_ln51_6_fu_980_p2 or tmp_571_fu_954_p3);
    or_ln53_3_fu_1365_p2 <= (and_ln53_15_fu_1359_p2 or and_ln53_13_fu_1335_p2);
    or_ln53_4_fu_1347_p2 <= (and_ln53_14_fu_1341_p2 or and_ln53_12_fu_1311_p2);
    or_ln53_fu_1323_p2 <= (xor_ln53_10_fu_1317_p2 or tmp_575_fu_1221_p3);
    r_fu_571_p1 <= s_res_dout(18 - 1 downto 0);
    s_fu_423_p1 <= s_ssm_out_dout(18 - 1 downto 0);

    s_gate_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, s_gate_empty_n, first_iter_0_reg_1967, ap_block_pp0_stage0_grp1)
    begin
        if (((first_iter_0_reg_1967 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            s_gate_blk_n <= s_gate_empty_n;
        else 
            s_gate_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_gate_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, first_iter_0_reg_1967, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((first_iter_0_reg_1967 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            s_gate_read <= ap_const_logic_1;
        else 
            s_gate_read <= ap_const_logic_0;
        end if; 
    end process;


    s_res_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, s_res_empty_n, first_iter_0_reg_1967, ap_block_pp0_stage0_grp1)
    begin
        if (((first_iter_0_reg_1967 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            s_res_blk_n <= s_res_empty_n;
        else 
            s_res_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_res_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, first_iter_0_reg_1967, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((first_iter_0_reg_1967 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            s_res_read <= ap_const_logic_1;
        else 
            s_res_read <= ap_const_logic_0;
        end if; 
    end process;


    s_ssm_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, s_ssm_out_empty_n, first_iter_0_reg_1967, ap_block_pp0_stage0_grp1)
    begin
        if (((first_iter_0_reg_1967 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            s_ssm_out_blk_n <= s_ssm_out_empty_n;
        else 
            s_ssm_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_ssm_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, first_iter_0_reg_1967, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((first_iter_0_reg_1967 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            s_ssm_out_read <= ap_const_logic_1;
        else 
            s_ssm_out_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln132_fu_367_p3 <= 
        ap_const_lv6_0 when (icmp_ln138_fu_361_p2(0) = '1') else 
        ap_sig_allocacmp_d_load;
    select_ln142_7_fu_1523_p3 <= 
        and_ln142_11_fu_1517_p2 when (and_ln142_fu_1455_p2(0) = '1') else 
        icmp_ln142_5_fu_1491_p2;
    select_ln142_8_fu_1581_p3 <= 
        ap_const_lv18_1FFFF when (and_ln142_13_reg_2043(0) = '1') else 
        ap_const_lv18_20000;
    select_ln142_fu_1503_p3 <= 
        icmp_ln142_5_fu_1491_p2 when (and_ln142_fu_1455_p2(0) = '1') else 
        icmp_ln142_6_fu_1497_p2;
    select_ln143_fu_1652_p3 <= 
        ap_const_lv18_1FFFF when (and_ln143_fu_1640_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln53_7_fu_1303_p3 <= 
        and_ln53_11_fu_1297_p2 when (and_ln53_fu_1235_p2(0) = '1') else 
        icmp_ln53_5_fu_1271_p2;
    select_ln53_8_fu_1371_p3 <= 
        ap_const_lv18_1FFFF when (and_ln53_13_reg_2013(0) = '1') else 
        ap_const_lv18_20000;
    select_ln53_fu_1283_p3 <= 
        icmp_ln53_5_fu_1271_p2 when (and_ln53_fu_1235_p2(0) = '1') else 
        icmp_ln53_6_fu_1277_p2;
        sext_ln143_3_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_352_reg_2002_pp0_iter4_reg),19));

        sext_ln143_fu_1600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(fused_8_fu_1593_p3),19));

        sext_ln51_5_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_918_p4),13));

        sext_ln51_fu_900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln51_3_fu_892_p3),32));

    shl_ln51_3_fu_892_p3 <= (trunc_ln51_fu_888_p1 & ap_const_lv17_0);
    sig_fu_1046_p10 <= ((icmp_ln49_fu_876_p2 & and_ln50_fu_1012_p2) & and_ln51_3_fu_1030_p2);
    sig_fu_1046_p6 <= 
        ap_const_lv18_1FFFF when (and_ln51_fu_992_p2(0) = '1') else 
        ap_const_lv18_20000;
        sig_fu_1046_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln51_3_fu_944_p2),18));

    sig_fu_1046_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_348_fu_1263_p3 <= mul_ln53_fu_1171_p2(35 downto 28);
    tmp_349_fu_1070_p17 <= "XXXXXXXXXXXXXXXXXX";
    tmp_350_fu_1469_p3 <= mul_ln142_fu_1391_p2(35 downto 29);
    tmp_351_fu_1483_p3 <= mul_ln142_fu_1391_p2(35 downto 28);
    tmp_352_fu_1109_p17 <= "XXXXXXXXXXXXXXXXXX";
    tmp_569_fu_910_p3 <= add_ln51_fu_904_p2(31 downto 31);
    tmp_570_fu_932_p3 <= add_ln51_fu_904_p2(19 downto 19);
    tmp_571_fu_954_p3 <= add_ln51_3_fu_944_p2(12 downto 12);
    tmp_572_fu_1177_p3 <= mul_ln53_fu_1171_p2(35 downto 35);
    tmp_573_fu_1195_p3 <= mul_ln53_fu_1171_p2(9 downto 9);
    tmp_574_fu_1203_p3 <= mul_ln53_fu_1171_p2(27 downto 27);
    tmp_575_fu_1221_p3 <= gate_act_7_fu_1215_p2(17 downto 17);
    tmp_576_fu_1241_p3 <= mul_ln53_fu_1171_p2(28 downto 28);
    tmp_577_fu_1397_p3 <= mul_ln142_fu_1391_p2(35 downto 35);
    tmp_578_fu_1415_p3 <= mul_ln142_fu_1391_p2(9 downto 9);
    tmp_579_fu_1423_p3 <= mul_ln142_fu_1391_p2(27 downto 27);
    tmp_580_fu_1441_p3 <= fused_7_fu_1435_p2(17 downto 17);
    tmp_581_fu_1461_p3 <= mul_ln142_fu_1391_p2(28 downto 28);
    tmp_582_fu_1618_p3 <= add_ln143_3_fu_1612_p2(18 downto 18);
    tmp_583_fu_1626_p3 <= add_ln143_fu_1607_p2(17 downto 17);
    tmp_fu_385_p4 <= select_ln132_fu_367_p3(5 downto 3);
    tmp_s_fu_1249_p3 <= mul_ln53_fu_1171_p2(35 downto 29);
    trunc_ln138_fu_381_p1 <= select_ln132_fu_367_p3(3 - 1 downto 0);
    trunc_ln51_fu_888_p1 <= x_fu_837_p19(14 - 1 downto 0);
    trunc_ln_fu_918_p4 <= add_ln51_fu_904_p2(31 downto 20);
    x_fu_837_p17 <= "XXXXXXXXXXXXXXXXXX";
    xor_ln142_10_fu_1531_p2 <= (select_ln142_fu_1503_p3 xor ap_const_lv1_1);
    xor_ln142_11_fu_1543_p2 <= (tmp_577_fu_1397_p3 xor ap_const_lv1_1);
    xor_ln142_12_fu_1570_p2 <= (or_ln142_4_fu_1565_p2 xor ap_const_lv1_1);
    xor_ln142_9_fu_1511_p2 <= (tmp_581_fu_1461_p3 xor ap_const_lv1_1);
    xor_ln142_fu_1449_p2 <= (tmp_580_fu_1441_p3 xor ap_const_lv1_1);
    xor_ln143_3_fu_1646_p2 <= (tmp_583_fu_1626_p3 xor tmp_582_fu_1618_p3);
    xor_ln143_fu_1634_p2 <= (tmp_582_fu_1618_p3 xor ap_const_lv1_1);
    xor_ln49_fu_1006_p2 <= (icmp_ln49_fu_876_p2 xor ap_const_lv1_1);
    xor_ln50_fu_1024_p2 <= (or_ln50_fu_1018_p2 xor ap_const_lv1_1);
    xor_ln51_5_fu_974_p2 <= (tmp_569_fu_910_p3 xor or_ln51_3_fu_968_p2);
    xor_ln51_6_fu_980_p2 <= (xor_ln51_5_fu_974_p2 xor ap_const_lv1_1);
    xor_ln51_fu_962_p2 <= (tmp_569_fu_910_p3 xor ap_const_lv1_1);
    xor_ln53_10_fu_1317_p2 <= (select_ln53_fu_1283_p3 xor ap_const_lv1_1);
    xor_ln53_11_fu_1329_p2 <= (tmp_572_fu_1177_p3 xor ap_const_lv1_1);
    xor_ln53_12_fu_1353_p2 <= (or_ln53_4_fu_1347_p2 xor ap_const_lv1_1);
    xor_ln53_9_fu_1291_p2 <= (tmp_576_fu_1241_p3 xor ap_const_lv1_1);
    xor_ln53_fu_1229_p2 <= (tmp_575_fu_1221_p3 xor ap_const_lv1_1);
    y_fu_1660_p3 <= 
        select_ln143_fu_1652_p3 when (xor_ln143_3_fu_1646_p2(0) = '1') else 
        add_ln143_fu_1607_p2;
    zext_ln142_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_578_fu_1415_p3),18));
    zext_ln51_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_570_fu_932_p3),13));
    zext_ln53_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_573_fu_1195_p3),18));
end behav;
