

================================================================
== Vivado HLS Report for 'color_convert'
================================================================
* Date:           Thu Jun 30 11:12:25 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        color_convert
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 6.380 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 42.000 ns | 42.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      6|       -|      -|    -|
|Expression       |        -|      0|       0|    519|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     222|    280|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        0|      -|     877|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|    1099|   1009|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |color_convert_AXILiteS_s_axi_U  |color_convert_AXILiteS_s_axi  |        0|      0|  222|  280|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |        0|      0|  222|  280|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |color_convert_macbkb_U1  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_macbkb_U2  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_macbkb_U3  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_maccud_U4  |color_convert_maccud  | i0 * i1 + i2 |
    |color_convert_maccud_U5  |color_convert_maccud  | i0 * i1 + i2 |
    |color_convert_maccud_U6  |color_convert_maccud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |r_V_12_fu_246_p2              |     *    |      0|  0|  63|           8|          10|
    |r_V_16_fu_259_p2              |     *    |      0|  0|  63|           8|          10|
    |r_V_19_fu_269_p2              |     *    |      0|  0|  63|           8|          10|
    |p_Val2_15_fu_490_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_23_fu_612_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_fu_368_p2            |     +    |      0|  0|  15|           8|           8|
    |ret_V_10_fu_447_p2            |     +    |      0|  0|  27|          20|          20|
    |ret_V_13_fu_569_p2            |     +    |      0|  0|  27|          20|          20|
    |ret_V_8_fu_325_p2             |     +    |      0|  0|  27|          20|          20|
    |and_ln340_1_fu_763_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln340_2_fu_821_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln340_fu_705_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_546_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_668_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_424_p2           |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_388_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_510_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_5_fu_632_p2             |    and   |      0|  0|   2|           1|           1|
    |neg_src_6_fu_743_p2           |    and   |      0|  0|   2|           1|           1|
    |neg_src_7_fu_801_p2           |    and   |      0|  0|   2|           1|           1|
    |neg_src_fu_685_p2             |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_1_fu_526_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_2_fu_648_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_fu_404_p2     |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_1_fu_532_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_2_fu_654_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_fu_410_p2    |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001     |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001     |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_768_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_826_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_700_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_758_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_816_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_710_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_552_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_674_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_430_p2            |    or    |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_538_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_660_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_416_p3       |  select  |      0|  0|   2|           1|           1|
    |out1_V_fu_730_p3              |  select  |      0|  0|   8|           1|           8|
    |out2_V_fu_788_p3              |  select  |      0|  0|   8|           1|           8|
    |out3_V_fu_846_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln340_1_fu_774_p3      |  select  |      0|  0|   8|           1|           8|
    |select_ln340_2_fu_832_p3      |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_716_p3        |  select  |      0|  0|   8|           1|           8|
    |select_ln396_1_fu_781_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln396_2_fu_839_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln396_fu_723_p3        |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    |overflow_1_fu_748_p2          |    xor   |      0|  0|   2|           1|           2|
    |overflow_2_fu_806_p2          |    xor   |      0|  0|   2|           1|           2|
    |overflow_fu_690_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_695_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_811_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_753_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_1_fu_504_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_626_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_382_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln781_1_fu_738_p2         |    xor   |      0|  0|   2|           2|           1|
    |xor_ln781_2_fu_796_p2         |    xor   |      0|  0|   2|           2|           1|
    |xor_ln781_fu_680_p2           |    xor   |      0|  0|   2|           2|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 519|         183|         223|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |stream_in_24_TDATA_blk_n   |   9|          2|    1|          2|
    |stream_out_24_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  18|          4|    2|          4|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |and_ln781_1_reg_1072                |   1|   0|    1|          0|
    |and_ln781_2_reg_1096                |   1|   0|    1|          0|
    |and_ln781_reg_1048                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |bias_c1_V_0_data_reg                |  10|   0|   10|          0|
    |bias_c1_V_0_vld_reg                 |   0|   0|    1|          1|
    |bias_c1_V_read_reg_945              |  10|   0|   10|          0|
    |bias_c2_V_0_data_reg                |  10|   0|   10|          0|
    |bias_c2_V_0_vld_reg                 |   0|   0|    1|          1|
    |bias_c2_V_read_reg_940              |  10|   0|   10|          0|
    |bias_c3_V_0_data_reg                |  10|   0|   10|          0|
    |bias_c3_V_0_vld_reg                 |   0|   0|    1|          1|
    |bias_c3_V_read_reg_935              |  10|   0|   10|          0|
    |c1_c1_V_0_data_reg                  |  10|   0|   10|          0|
    |c1_c1_V_0_vld_reg                   |   0|   0|    1|          1|
    |c1_c2_V_0_data_reg                  |  10|   0|   10|          0|
    |c1_c2_V_0_vld_reg                   |   0|   0|    1|          1|
    |c1_c2_V_read_reg_975                |  10|   0|   10|          0|
    |c1_c3_V_0_data_reg                  |  10|   0|   10|          0|
    |c1_c3_V_0_vld_reg                   |   0|   0|    1|          1|
    |c1_c3_V_read_reg_970                |  10|   0|   10|          0|
    |c1_c3_V_read_reg_970_pp0_iter2_reg  |  10|   0|   10|          0|
    |c2_c1_V_0_data_reg                  |  10|   0|   10|          0|
    |c2_c1_V_0_vld_reg                   |   0|   0|    1|          1|
    |c2_c1_V_read_reg_965                |  10|   0|   10|          0|
    |c2_c2_V_0_data_reg                  |  10|   0|   10|          0|
    |c2_c2_V_0_vld_reg                   |   0|   0|    1|          1|
    |c2_c3_V_0_data_reg                  |  10|   0|   10|          0|
    |c2_c3_V_0_vld_reg                   |   0|   0|    1|          1|
    |c2_c3_V_read_reg_960                |  10|   0|   10|          0|
    |c2_c3_V_read_reg_960_pp0_iter2_reg  |  10|   0|   10|          0|
    |c3_c1_V_0_data_reg                  |  10|   0|   10|          0|
    |c3_c1_V_0_vld_reg                   |   0|   0|    1|          1|
    |c3_c1_V_read_reg_955                |  10|   0|   10|          0|
    |c3_c2_V_0_data_reg                  |  10|   0|   10|          0|
    |c3_c2_V_0_vld_reg                   |   0|   0|    1|          1|
    |c3_c3_V_0_data_reg                  |  10|   0|   10|          0|
    |c3_c3_V_0_vld_reg                   |   0|   0|    1|          1|
    |c3_c3_V_read_reg_950                |  10|   0|   10|          0|
    |c3_c3_V_read_reg_950_pp0_iter2_reg  |  10|   0|   10|          0|
    |or_ln785_1_reg_1078                 |   1|   0|    1|          0|
    |or_ln785_2_reg_1102                 |   1|   0|    1|          0|
    |or_ln785_reg_1054                   |   1|   0|    1|          0|
    |p_Repl2_1_reg_925                   |   8|   0|    8|          0|
    |p_Repl2_2_reg_930                   |   8|   0|    8|          0|
    |p_Repl2_s_reg_920                   |   8|   0|    8|          0|
    |p_Result_2_reg_1060                 |   1|   0|    1|          0|
    |p_Result_4_reg_1084                 |   1|   0|    1|          0|
    |p_Result_s_reg_1036                 |   1|   0|    1|          0|
    |p_Val2_15_reg_1066                  |   8|   0|    8|          0|
    |p_Val2_23_reg_1090                  |   8|   0|    8|          0|
    |p_Val2_7_reg_1042                   |   8|   0|    8|          0|
    |r_V_12_reg_986                      |  18|   0|   18|          0|
    |r_V_16_reg_996                      |  18|   0|   18|          0|
    |r_V_19_reg_1001                     |  18|   0|   18|          0|
    |r_V_2_reg_991                       |   8|   0|   18|         10|
    |r_V_reg_980                         |   8|   0|   18|         10|
    |ret_V_11_reg_1016                   |  19|   0|   19|          0|
    |ret_V_12_reg_1031                   |  20|   0|   20|          0|
    |ret_V_6_reg_1006                    |  19|   0|   19|          0|
    |ret_V_7_reg_1021                    |  20|   0|   20|          0|
    |ret_V_9_reg_1026                    |  20|   0|   20|          0|
    |ret_V_reg_1011                      |  19|   0|   19|          0|
    |stream_in_24_last_V_s_reg_915       |   1|   0|    1|          0|
    |stream_in_24_user_V_s_reg_910       |   1|   0|    1|          0|
    |bias_c1_V_read_reg_945              |  64|  32|   10|          0|
    |bias_c2_V_read_reg_940              |  64|  32|   10|          0|
    |bias_c3_V_read_reg_935              |  64|  32|   10|          0|
    |p_Repl2_2_reg_930                   |  64|  32|    8|          0|
    |stream_in_24_last_V_s_reg_915       |  64|  32|    1|          0|
    |stream_in_24_user_V_s_reg_910       |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 877| 192|  565|         32|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     color_convert    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     color_convert    | return value |
|control                 |  in |    1| ap_ctrl_none |     color_convert    | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |     color_convert    | return value |
|stream_in_24_TDATA      |  in |   24|     axis     |   stream_in_24_data  |    pointer   |
|stream_in_24_TVALID     |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TREADY     | out |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TLAST      |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TUSER      |  in |    1|     axis     |  stream_in_24_user_V |    pointer   |
|stream_out_24_TDATA     | out |   24|     axis     |  stream_out_24_data  |    pointer   |
|stream_out_24_TVALID    | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TREADY    |  in |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TLAST     | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TUSER     | out |    1|     axis     | stream_out_24_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

