Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_testbench_behav xil_defaultlib.Top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:51]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:68]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:84]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:100]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:108]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
