

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_409_4'
================================================================
* Date:           Sun Oct 12 09:48:02 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_409_4  |    32769|    32769|         3|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln409_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln409"   --->   Operation 7 'read' 'sext_ln409_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln409_cast = sext i63 %sext_ln409_read"   --->   Operation 8 'sext' 'sext_ln409_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 32768, void @empty_6, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [activation_accelerator.cpp:410]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln409_cast" [activation_accelerator.cpp:409]   --->   Operation 14 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.10ns)   --->   "%icmp_ln409 = icmp_eq  i16 %i_1, i16 32768" [activation_accelerator.cpp:409]   --->   Operation 16 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln409 = add i16 %i_1, i16 1" [activation_accelerator.cpp:409]   --->   Operation 18 'add' 'add_ln409' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln409 = br i1 %icmp_ln409, void %for.inc87.split, void %if.end90.loopexit261.exitStub" [activation_accelerator.cpp:409]   --->   Operation 19 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_1, i32 2, i32 14" [activation_accelerator.cpp:410]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i13 %lshr_ln" [activation_accelerator.cpp:410]   --->   Operation 21 'zext' 'zext_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 23 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 24 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 25 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln410 = trunc i16 %i_1" [activation_accelerator.cpp:410]   --->   Operation 26 'trunc' 'trunc_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12" [activation_accelerator.cpp:410]   --->   Operation 27 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13" [activation_accelerator.cpp:410]   --->   Operation 28 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14" [activation_accelerator.cpp:410]   --->   Operation 29 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15" [activation_accelerator.cpp:410]   --->   Operation 30 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln409 = store i16 %add_ln409, i16 %i" [activation_accelerator.cpp:409]   --->   Operation 31 'store' 'store_ln409' <Predicate = (!icmp_ln409)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12" [activation_accelerator.cpp:410]   --->   Operation 32 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13" [activation_accelerator.cpp:410]   --->   Operation 33 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14" [activation_accelerator.cpp:410]   --->   Operation 34 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15" [activation_accelerator.cpp:410]   --->   Operation 35 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i2 %trunc_ln410" [activation_accelerator.cpp:410]   --->   Operation 36 'mux' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln409)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [activation_accelerator.cpp:409]   --->   Operation 37 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (7.30ns)   --->   "%write_ln410 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp, i2 3" [activation_accelerator.cpp:410]   --->   Operation 38 'write' 'write_ln410' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln409 = br void %for.inc87" [activation_accelerator.cpp:409]   --->   Operation 39 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:410) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln409', activation_accelerator.cpp:409) [20]  (0.853 ns)
	'store' operation ('store_ln409', activation_accelerator.cpp:409) of variable 'add_ln409', activation_accelerator.cpp:409 on local variable 'i' [37]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16', activation_accelerator.cpp:410) on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3' [31]  (1.24 ns)
	'mux' operation ('tmp', activation_accelerator.cpp:410) [35]  (0.525 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln410', activation_accelerator.cpp:410) on port 'gmem2' (activation_accelerator.cpp:410) [36]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
