; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_relu_4(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 6, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 2, !dbg !12
  %13 = and i32 %12, 60, !dbg !12
  %14 = lshr i32 %11, 4, !dbg !12
  %15 = and i32 %14, 15, !dbg !12
  %16 = or disjoint i32 %15, 16, !dbg !12
  %17 = or disjoint i32 %15, 32, !dbg !12
  %18 = or disjoint i32 %15, 48, !dbg !12
  %19 = or disjoint i32 %10, %13, !dbg !13
  %20 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %21 = shl i32 %20, 6, !dbg !15
  %22 = or disjoint i32 %21, %15, !dbg !16
  %23 = or disjoint i32 %21, %16, !dbg !16
  %24 = or disjoint i32 %21, %17, !dbg !16
  %25 = or disjoint i32 %21, %18, !dbg !16
  %.frozen = freeze i32 %19, !dbg !17
  %26 = sdiv i32 %.frozen, 512, !dbg !17
  %27 = mul i32 %26, 512, !dbg !18
  %.decomposed = sub i32 %.frozen, %27, !dbg !18
  %28 = shl i32 %22, 9, !dbg !19
  %29 = shl i32 %23, 9, !dbg !19
  %30 = shl i32 %24, 9, !dbg !19
  %31 = shl i32 %25, 9, !dbg !19
  %32 = shl i32 %26, 21, !dbg !20
  %33 = add i32 %32, %.decomposed, !dbg !21
  %34 = add i32 %33, %28, !dbg !22
  %35 = add i32 %33, %29, !dbg !22
  %36 = add i32 %33, %30, !dbg !22
  %37 = add i32 %33, %31, !dbg !22
  %38 = sext i32 %34 to i64, !dbg !23
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !23
  %40 = sext i32 %35 to i64, !dbg !23
  %41 = getelementptr float, ptr addrspace(1) %0, i64 %40, !dbg !23
  %42 = sext i32 %36 to i64, !dbg !23
  %43 = getelementptr float, ptr addrspace(1) %0, i64 %42, !dbg !23
  %44 = sext i32 %37 to i64, !dbg !23
  %45 = getelementptr float, ptr addrspace(1) %0, i64 %44, !dbg !23
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 true) #4, !dbg !24
  %47 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %41, i1 true) #4, !dbg !24
  %48 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %43, i1 true) #4, !dbg !24
  %49 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %45, i1 true) #4, !dbg !24
  %50 = sext i32 %.decomposed to i64, !dbg !25
  %51 = getelementptr float, ptr addrspace(1) %1, i64 %50, !dbg !25
  %52 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %51, i1 true) #4, !dbg !26
  %53 = getelementptr float, ptr addrspace(1) %2, i64 %50, !dbg !27
  %54 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %53, i1 true) #4, !dbg !28
  %55 = extractvalue { i32, i32, i32, i32 } %54, 0, !dbg !28
  %56 = extractvalue { i32, i32, i32, i32 } %54, 1, !dbg !28
  %57 = extractvalue { i32, i32, i32, i32 } %54, 2, !dbg !28
  %58 = extractvalue { i32, i32, i32, i32 } %54, 3, !dbg !28
  %59 = bitcast i32 %55 to float, !dbg !28
  %60 = bitcast i32 %56 to float, !dbg !28
  %61 = bitcast i32 %57 to float, !dbg !28
  %62 = bitcast i32 %58 to float, !dbg !28
  %63 = getelementptr float, ptr addrspace(1) %3, i64 %50, !dbg !29
  %64 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %63, i1 true) #4, !dbg !30
  %65 = getelementptr float, ptr addrspace(1) %4, i64 %50, !dbg !31
  %66 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %65, i1 true) #4, !dbg !32
  %67 = fadd float %59, 0x3EE4F8B580000000, !dbg !33
  %68 = fadd float %60, 0x3EE4F8B580000000, !dbg !33
  %69 = fadd float %61, 0x3EE4F8B580000000, !dbg !33
  %70 = fadd float %62, 0x3EE4F8B580000000, !dbg !33
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i = icmp eq i32 %71, 0, !dbg !34
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i = icmp eq i32 %72, 0, !dbg !34
  br i1 %.not.i, label %78, label %73, !dbg !34

73:                                               ; preds = %8
  br i1 %.not1.i, label %76, label %74, !dbg !34

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %67) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %67) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

78:                                               ; preds = %8
  br i1 %.not1.i, label %81, label %79, !dbg !34

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %67) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %67) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

__nv_sqrtf.exit:                                  ; preds = %74, %76, %79, %81
  %.0.i = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !34
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i1 = icmp eq i32 %83, 0, !dbg !34
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i4 = icmp eq i32 %84, 0, !dbg !34
  br i1 %.not.i1, label %90, label %85, !dbg !34

85:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %88, label %86, !dbg !34

86:                                               ; preds = %85
  %87 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %68) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

88:                                               ; preds = %85
  %89 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %68) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

90:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %93, label %91, !dbg !34

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.f(float %68) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.f(float %68) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

__nv_sqrtf.exit5:                                 ; preds = %86, %88, %91, %93
  %.0.i3 = phi float [ %87, %86 ], [ %89, %88 ], [ %92, %91 ], [ %94, %93 ], !dbg !34
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i6 = icmp eq i32 %95, 0, !dbg !34
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i9 = icmp eq i32 %96, 0, !dbg !34
  br i1 %.not.i6, label %102, label %97, !dbg !34

97:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %100, label %98, !dbg !34

98:                                               ; preds = %97
  %99 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %69) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

100:                                              ; preds = %97
  %101 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %69) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

102:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %105, label %103, !dbg !34

103:                                              ; preds = %102
  %104 = tail call float @llvm.nvvm.sqrt.rn.f(float %69) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

105:                                              ; preds = %102
  %106 = tail call float @llvm.nvvm.sqrt.approx.f(float %69) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

__nv_sqrtf.exit10:                                ; preds = %98, %100, %103, %105
  %.0.i8 = phi float [ %99, %98 ], [ %101, %100 ], [ %104, %103 ], [ %106, %105 ], !dbg !34
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i11 = icmp eq i32 %107, 0, !dbg !34
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i14 = icmp eq i32 %108, 0, !dbg !34
  br i1 %.not.i11, label %114, label %109, !dbg !34

109:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %112, label %110, !dbg !34

110:                                              ; preds = %109
  %111 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

112:                                              ; preds = %109
  %113 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

114:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %117, label %115, !dbg !34

115:                                              ; preds = %114
  %116 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

117:                                              ; preds = %114
  %118 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

__nv_sqrtf.exit15:                                ; preds = %110, %112, %115, %117
  %.0.i13 = phi float [ %111, %110 ], [ %113, %112 ], [ %116, %115 ], [ %118, %117 ], !dbg !34
  %119 = extractvalue { i32, i32, i32, i32 } %49, 3, !dbg !24
  %120 = extractvalue { i32, i32, i32, i32 } %52, 3, !dbg !26
  %121 = extractvalue { i32, i32, i32, i32 } %49, 2, !dbg !24
  %122 = extractvalue { i32, i32, i32, i32 } %52, 2, !dbg !26
  %123 = extractvalue { i32, i32, i32, i32 } %49, 1, !dbg !24
  %124 = extractvalue { i32, i32, i32, i32 } %52, 1, !dbg !26
  %125 = extractvalue { i32, i32, i32, i32 } %49, 0, !dbg !24
  %126 = extractvalue { i32, i32, i32, i32 } %52, 0, !dbg !26
  %127 = extractvalue { i32, i32, i32, i32 } %48, 3, !dbg !24
  %128 = extractvalue { i32, i32, i32, i32 } %48, 2, !dbg !24
  %129 = extractvalue { i32, i32, i32, i32 } %48, 1, !dbg !24
  %130 = extractvalue { i32, i32, i32, i32 } %48, 0, !dbg !24
  %131 = extractvalue { i32, i32, i32, i32 } %47, 3, !dbg !24
  %132 = extractvalue { i32, i32, i32, i32 } %47, 2, !dbg !24
  %133 = extractvalue { i32, i32, i32, i32 } %47, 1, !dbg !24
  %134 = extractvalue { i32, i32, i32, i32 } %47, 0, !dbg !24
  %135 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !24
  %136 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !24
  %137 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !24
  %138 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !24
  %139 = extractvalue { i32, i32, i32, i32 } %66, 3, !dbg !32
  %140 = extractvalue { i32, i32, i32, i32 } %66, 2, !dbg !32
  %141 = extractvalue { i32, i32, i32, i32 } %66, 1, !dbg !32
  %142 = extractvalue { i32, i32, i32, i32 } %66, 0, !dbg !32
  %143 = extractvalue { i32, i32, i32, i32 } %64, 3, !dbg !30
  %144 = extractvalue { i32, i32, i32, i32 } %64, 2, !dbg !30
  %145 = extractvalue { i32, i32, i32, i32 } %64, 1, !dbg !30
  %146 = extractvalue { i32, i32, i32, i32 } %64, 0, !dbg !30
  %147 = or disjoint i32 %21, %13, !dbg !16
  %148 = or disjoint i32 %10, %18, !dbg !13
  %149 = or disjoint i32 %10, %17, !dbg !13
  %150 = or disjoint i32 %10, %16, !dbg !13
  %151 = or disjoint i32 %10, %15, !dbg !13
  %152 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !35
  %153 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #4, !dbg !35
  %154 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #4, !dbg !35
  %155 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #4, !dbg !35
  %156 = insertelement <4 x i32> poison, i32 %120, i64 0, !dbg !26
  %157 = insertelement <4 x i32> %156, i32 %122, i64 1, !dbg !26
  %158 = insertelement <4 x i32> %157, i32 %124, i64 2, !dbg !26
  %159 = insertelement <4 x i32> %158, i32 %126, i64 3, !dbg !26
  %160 = bitcast <4 x i32> %159 to <4 x float>, !dbg !26
  %161 = shufflevector <4 x float> %160, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !26
  %162 = insertelement <16 x i32> poison, i32 %119, i64 0, !dbg !24
  %163 = insertelement <16 x i32> %162, i32 %121, i64 1, !dbg !24
  %164 = insertelement <16 x i32> %163, i32 %123, i64 2, !dbg !24
  %165 = insertelement <16 x i32> %164, i32 %125, i64 3, !dbg !24
  %166 = insertelement <16 x i32> %165, i32 %127, i64 4, !dbg !24
  %167 = insertelement <16 x i32> %166, i32 %128, i64 5, !dbg !24
  %168 = insertelement <16 x i32> %167, i32 %129, i64 6, !dbg !24
  %169 = insertelement <16 x i32> %168, i32 %130, i64 7, !dbg !24
  %170 = insertelement <16 x i32> %169, i32 %131, i64 8, !dbg !24
  %171 = insertelement <16 x i32> %170, i32 %132, i64 9, !dbg !24
  %172 = insertelement <16 x i32> %171, i32 %133, i64 10, !dbg !24
  %173 = insertelement <16 x i32> %172, i32 %134, i64 11, !dbg !24
  %174 = insertelement <16 x i32> %173, i32 %135, i64 12, !dbg !24
  %175 = insertelement <16 x i32> %174, i32 %136, i64 13, !dbg !24
  %176 = insertelement <16 x i32> %175, i32 %137, i64 14, !dbg !24
  %177 = insertelement <16 x i32> %176, i32 %138, i64 15, !dbg !24
  %178 = bitcast <16 x i32> %177 to <16 x float>, !dbg !24
  %179 = fsub <16 x float> %178, %161, !dbg !36
  %180 = insertelement <4 x i32> poison, i32 %139, i64 0, !dbg !32
  %181 = insertelement <4 x i32> %180, i32 %140, i64 1, !dbg !32
  %182 = insertelement <4 x i32> %181, i32 %141, i64 2, !dbg !32
  %183 = insertelement <4 x i32> %182, i32 %142, i64 3, !dbg !32
  %184 = bitcast <4 x i32> %183 to <4 x float>, !dbg !32
  %185 = shufflevector <4 x float> %184, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !32
  %186 = insertelement <4 x i32> poison, i32 %143, i64 0, !dbg !30
  %187 = insertelement <4 x i32> %186, i32 %144, i64 1, !dbg !30
  %188 = insertelement <4 x i32> %187, i32 %145, i64 2, !dbg !30
  %189 = insertelement <4 x i32> %188, i32 %146, i64 3, !dbg !30
  %190 = bitcast <4 x i32> %189 to <4 x float>, !dbg !30
  %191 = shufflevector <4 x float> %190, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !30
  %192 = insertelement <16 x float> poison, float %155, i64 0, !dbg !37
  %193 = insertelement <16 x float> %192, float %154, i64 1, !dbg !37
  %194 = insertelement <16 x float> %193, float %153, i64 2, !dbg !37
  %195 = insertelement <16 x float> %194, float %152, i64 3, !dbg !37
  %196 = shufflevector <16 x float> %195, <16 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !37
  %197 = fmul <16 x float> %179, %196, !dbg !37
  %198 = fmul <16 x float> %197, %191, !dbg !38
  %199 = fadd <16 x float> %198, %185, !dbg !39
  %200 = fcmp olt <16 x float> %199, zeroinitializer, !dbg !40
  %201 = extractelement <16 x i1> %200, i64 15, !dbg !44
  %202 = extractelement <16 x float> %199, i64 15, !dbg !44
  %203 = select i1 %201, float 0.000000e+00, float %202, !dbg !44
  %204 = extractelement <16 x i1> %200, i64 14, !dbg !44
  %205 = extractelement <16 x float> %199, i64 14, !dbg !44
  %206 = select i1 %204, float 0.000000e+00, float %205, !dbg !44
  %207 = extractelement <16 x i1> %200, i64 13, !dbg !44
  %208 = extractelement <16 x float> %199, i64 13, !dbg !44
  %209 = select i1 %207, float 0.000000e+00, float %208, !dbg !44
  %210 = extractelement <16 x i1> %200, i64 12, !dbg !44
  %211 = extractelement <16 x float> %199, i64 12, !dbg !44
  %212 = select i1 %210, float 0.000000e+00, float %211, !dbg !44
  %213 = extractelement <16 x i1> %200, i64 11, !dbg !44
  %214 = extractelement <16 x float> %199, i64 11, !dbg !44
  %215 = select i1 %213, float 0.000000e+00, float %214, !dbg !44
  %216 = extractelement <16 x i1> %200, i64 10, !dbg !44
  %217 = extractelement <16 x float> %199, i64 10, !dbg !44
  %218 = select i1 %216, float 0.000000e+00, float %217, !dbg !44
  %219 = extractelement <16 x i1> %200, i64 9, !dbg !44
  %220 = extractelement <16 x float> %199, i64 9, !dbg !44
  %221 = select i1 %219, float 0.000000e+00, float %220, !dbg !44
  %222 = extractelement <16 x i1> %200, i64 8, !dbg !44
  %223 = extractelement <16 x float> %199, i64 8, !dbg !44
  %224 = select i1 %222, float 0.000000e+00, float %223, !dbg !44
  %225 = extractelement <16 x i1> %200, i64 7, !dbg !44
  %226 = extractelement <16 x float> %199, i64 7, !dbg !44
  %227 = select i1 %225, float 0.000000e+00, float %226, !dbg !44
  %228 = extractelement <16 x i1> %200, i64 6, !dbg !44
  %229 = extractelement <16 x float> %199, i64 6, !dbg !44
  %230 = select i1 %228, float 0.000000e+00, float %229, !dbg !44
  %231 = extractelement <16 x i1> %200, i64 5, !dbg !44
  %232 = extractelement <16 x float> %199, i64 5, !dbg !44
  %233 = select i1 %231, float 0.000000e+00, float %232, !dbg !44
  %234 = extractelement <16 x i1> %200, i64 4, !dbg !44
  %235 = extractelement <16 x float> %199, i64 4, !dbg !44
  %236 = select i1 %234, float 0.000000e+00, float %235, !dbg !44
  %237 = extractelement <16 x i1> %200, i64 3, !dbg !44
  %238 = extractelement <16 x float> %199, i64 3, !dbg !44
  %239 = select i1 %237, float 0.000000e+00, float %238, !dbg !44
  %240 = extractelement <16 x i1> %200, i64 2, !dbg !44
  %241 = extractelement <16 x float> %199, i64 2, !dbg !44
  %242 = select i1 %240, float 0.000000e+00, float %241, !dbg !44
  %243 = extractelement <16 x i1> %200, i64 1, !dbg !44
  %244 = extractelement <16 x float> %199, i64 1, !dbg !44
  %245 = select i1 %243, float 0.000000e+00, float %244, !dbg !44
  %246 = extractelement <16 x i1> %200, i64 0, !dbg !44
  %247 = extractelement <16 x float> %199, i64 0, !dbg !44
  %248 = select i1 %246, float 0.000000e+00, float %247, !dbg !44
  %249 = shl i32 %151, 12, !dbg !45
  %250 = shl i32 %150, 12, !dbg !45
  %251 = shl i32 %149, 12, !dbg !45
  %252 = shl i32 %148, 12, !dbg !45
  %253 = add i32 %147, %249, !dbg !46
  %254 = add i32 %147, %250, !dbg !46
  %255 = add i32 %147, %251, !dbg !46
  %256 = add i32 %147, %252, !dbg !46
  %257 = sext i32 %253 to i64, !dbg !47
  %258 = getelementptr float, ptr addrspace(1) %5, i64 %257, !dbg !47
  %259 = sext i32 %254 to i64, !dbg !47
  %260 = getelementptr float, ptr addrspace(1) %5, i64 %259, !dbg !47
  %261 = sext i32 %255 to i64, !dbg !47
  %262 = getelementptr float, ptr addrspace(1) %5, i64 %261, !dbg !47
  %263 = sext i32 %256 to i64, !dbg !47
  %264 = getelementptr float, ptr addrspace(1) %5, i64 %263, !dbg !47
  %265 = shl i32 %11, 8, !dbg !48
  %266 = and i32 %265, 3840, !dbg !48
  %267 = or disjoint i32 %266, %15, !dbg !48
  %268 = and i32 %12, 1020, !dbg !48
  %269 = lshr exact i32 %266, 4, !dbg !48
  %270 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %269, !dbg !48
  %271 = getelementptr float, ptr addrspace(3) %270, i32 %267, !dbg !48
  %272 = bitcast float %203 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %271, <1 x i32> %272, i1 true) #4, !dbg !48
  %273 = or disjoint i32 %267, 64, !dbg !48
  %274 = lshr i32 %273, 6, !dbg !48
  %275 = getelementptr float, ptr addrspace(3) @global_smem, i32 %274, !dbg !48
  %276 = getelementptr float, ptr addrspace(3) %275, i32 %273, !dbg !48
  %277 = bitcast float %206 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %276, <1 x i32> %277, i1 true) #4, !dbg !48
  %278 = or disjoint i32 %267, 128, !dbg !48
  %279 = lshr i32 %278, 6, !dbg !48
  %280 = getelementptr float, ptr addrspace(3) @global_smem, i32 %279, !dbg !48
  %281 = getelementptr float, ptr addrspace(3) %280, i32 %278, !dbg !48
  %282 = bitcast float %209 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %281, <1 x i32> %282, i1 true) #4, !dbg !48
  %283 = or disjoint i32 %267, 192, !dbg !48
  %284 = lshr i32 %283, 6, !dbg !48
  %285 = getelementptr float, ptr addrspace(3) @global_smem, i32 %284, !dbg !48
  %286 = getelementptr float, ptr addrspace(3) %285, i32 %283, !dbg !48
  %287 = bitcast float %212 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %286, <1 x i32> %287, i1 true) #4, !dbg !48
  %288 = or disjoint i32 %267, 16, !dbg !48
  %289 = getelementptr float, ptr addrspace(3) %270, i32 %288, !dbg !48
  %290 = bitcast float %215 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %289, <1 x i32> %290, i1 true) #4, !dbg !48
  %291 = or disjoint i32 %267, 80, !dbg !48
  %292 = lshr i32 %291, 6, !dbg !48
  %293 = getelementptr float, ptr addrspace(3) @global_smem, i32 %292, !dbg !48
  %294 = getelementptr float, ptr addrspace(3) %293, i32 %291, !dbg !48
  %295 = bitcast float %218 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %294, <1 x i32> %295, i1 true) #4, !dbg !48
  %296 = or disjoint i32 %267, 144, !dbg !48
  %297 = lshr i32 %296, 6, !dbg !48
  %298 = getelementptr float, ptr addrspace(3) @global_smem, i32 %297, !dbg !48
  %299 = getelementptr float, ptr addrspace(3) %298, i32 %296, !dbg !48
  %300 = bitcast float %221 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %299, <1 x i32> %300, i1 true) #4, !dbg !48
  %301 = or disjoint i32 %267, 208, !dbg !48
  %302 = lshr i32 %301, 6, !dbg !48
  %303 = getelementptr float, ptr addrspace(3) @global_smem, i32 %302, !dbg !48
  %304 = getelementptr float, ptr addrspace(3) %303, i32 %301, !dbg !48
  %305 = bitcast float %224 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %304, <1 x i32> %305, i1 true) #4, !dbg !48
  %306 = or disjoint i32 %267, 32, !dbg !48
  %307 = getelementptr float, ptr addrspace(3) %270, i32 %306, !dbg !48
  %308 = bitcast float %227 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %307, <1 x i32> %308, i1 true) #4, !dbg !48
  %309 = or disjoint i32 %267, 96, !dbg !48
  %310 = lshr i32 %309, 6, !dbg !48
  %311 = getelementptr float, ptr addrspace(3) @global_smem, i32 %310, !dbg !48
  %312 = getelementptr float, ptr addrspace(3) %311, i32 %309, !dbg !48
  %313 = bitcast float %230 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %312, <1 x i32> %313, i1 true) #4, !dbg !48
  %314 = or disjoint i32 %267, 160, !dbg !48
  %315 = lshr i32 %314, 6, !dbg !48
  %316 = getelementptr float, ptr addrspace(3) @global_smem, i32 %315, !dbg !48
  %317 = getelementptr float, ptr addrspace(3) %316, i32 %314, !dbg !48
  %318 = bitcast float %233 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %317, <1 x i32> %318, i1 true) #4, !dbg !48
  %319 = or disjoint i32 %267, 224, !dbg !48
  %320 = lshr i32 %319, 6, !dbg !48
  %321 = getelementptr float, ptr addrspace(3) @global_smem, i32 %320, !dbg !48
  %322 = getelementptr float, ptr addrspace(3) %321, i32 %319, !dbg !48
  %323 = bitcast float %236 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %322, <1 x i32> %323, i1 true) #4, !dbg !48
  %324 = or disjoint i32 %267, 48, !dbg !48
  %325 = getelementptr float, ptr addrspace(3) %270, i32 %324, !dbg !48
  %326 = bitcast float %239 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %325, <1 x i32> %326, i1 true) #4, !dbg !48
  %327 = or disjoint i32 %267, 112, !dbg !48
  %328 = lshr i32 %327, 6, !dbg !48
  %329 = getelementptr float, ptr addrspace(3) @global_smem, i32 %328, !dbg !48
  %330 = getelementptr float, ptr addrspace(3) %329, i32 %327, !dbg !48
  %331 = bitcast float %242 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %330, <1 x i32> %331, i1 true) #4, !dbg !48
  %332 = or disjoint i32 %267, 176, !dbg !48
  %333 = lshr i32 %332, 6, !dbg !48
  %334 = getelementptr float, ptr addrspace(3) @global_smem, i32 %333, !dbg !48
  %335 = getelementptr float, ptr addrspace(3) %334, i32 %332, !dbg !48
  %336 = bitcast float %245 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %335, <1 x i32> %336, i1 true) #4, !dbg !48
  %337 = or disjoint i32 %267, 240, !dbg !48
  %338 = lshr i32 %337, 6, !dbg !48
  %339 = getelementptr float, ptr addrspace(3) @global_smem, i32 %338, !dbg !48
  %340 = getelementptr float, ptr addrspace(3) %339, i32 %337, !dbg !48
  %341 = bitcast float %248 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %340, <1 x i32> %341, i1 true) #4, !dbg !48
  tail call void @llvm.nvvm.barrier0(), !dbg !48
  %342 = lshr i32 %268, 6, !dbg !48
  %343 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %342, !dbg !48
  %344 = getelementptr inbounds float, ptr addrspace(3) %343, i32 %268, !dbg !48
  %345 = load i32, ptr addrspace(3) %344, align 4, !dbg !48
  %346 = or disjoint i32 %268, 1, !dbg !48
  %347 = getelementptr inbounds float, ptr addrspace(3) %343, i32 %346, !dbg !48
  %348 = load i32, ptr addrspace(3) %347, align 4, !dbg !48
  %349 = or disjoint i32 %268, 2, !dbg !48
  %350 = getelementptr inbounds float, ptr addrspace(3) %343, i32 %349, !dbg !48
  %351 = load i32, ptr addrspace(3) %350, align 4, !dbg !48
  %352 = or disjoint i32 %268, 3, !dbg !48
  %353 = getelementptr inbounds float, ptr addrspace(3) %343, i32 %352, !dbg !48
  %354 = load i32, ptr addrspace(3) %353, align 4, !dbg !48
  %355 = or disjoint i32 %268, 1024, !dbg !48
  %356 = lshr i32 %355, 6, !dbg !48
  %357 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %356, !dbg !48
  %358 = getelementptr inbounds float, ptr addrspace(3) %357, i32 %355, !dbg !48
  %359 = load i32, ptr addrspace(3) %358, align 4, !dbg !48
  %360 = or disjoint i32 %268, 1025, !dbg !48
  %361 = lshr i32 %360, 6, !dbg !48
  %362 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %361, !dbg !48
  %363 = getelementptr inbounds float, ptr addrspace(3) %362, i32 %360, !dbg !48
  %364 = load i32, ptr addrspace(3) %363, align 4, !dbg !48
  %365 = or disjoint i32 %268, 1026, !dbg !48
  %366 = lshr i32 %365, 6, !dbg !48
  %367 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %366, !dbg !48
  %368 = getelementptr inbounds float, ptr addrspace(3) %367, i32 %365, !dbg !48
  %369 = load i32, ptr addrspace(3) %368, align 4, !dbg !48
  %370 = or disjoint i32 %268, 1027, !dbg !48
  %371 = lshr i32 %370, 6, !dbg !48
  %372 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %371, !dbg !48
  %373 = getelementptr inbounds float, ptr addrspace(3) %372, i32 %370, !dbg !48
  %374 = load i32, ptr addrspace(3) %373, align 4, !dbg !48
  %375 = or disjoint i32 %268, 2048, !dbg !48
  %376 = lshr i32 %375, 6, !dbg !48
  %377 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %376, !dbg !48
  %378 = getelementptr inbounds float, ptr addrspace(3) %377, i32 %375, !dbg !48
  %379 = load i32, ptr addrspace(3) %378, align 4, !dbg !48
  %380 = or disjoint i32 %268, 2049, !dbg !48
  %381 = lshr i32 %380, 6, !dbg !48
  %382 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %381, !dbg !48
  %383 = getelementptr inbounds float, ptr addrspace(3) %382, i32 %380, !dbg !48
  %384 = load i32, ptr addrspace(3) %383, align 4, !dbg !48
  %385 = or disjoint i32 %268, 2050, !dbg !48
  %386 = lshr i32 %385, 6, !dbg !48
  %387 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %386, !dbg !48
  %388 = getelementptr inbounds float, ptr addrspace(3) %387, i32 %385, !dbg !48
  %389 = load i32, ptr addrspace(3) %388, align 4, !dbg !48
  %390 = or disjoint i32 %268, 2051, !dbg !48
  %391 = lshr i32 %390, 6, !dbg !48
  %392 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %391, !dbg !48
  %393 = getelementptr inbounds float, ptr addrspace(3) %392, i32 %390, !dbg !48
  %394 = load i32, ptr addrspace(3) %393, align 4, !dbg !48
  %395 = or disjoint i32 %268, 3072, !dbg !48
  %396 = lshr i32 %395, 6, !dbg !48
  %397 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %396, !dbg !48
  %398 = getelementptr inbounds float, ptr addrspace(3) %397, i32 %395, !dbg !48
  %399 = load i32, ptr addrspace(3) %398, align 4, !dbg !48
  %400 = or disjoint i32 %268, 3073, !dbg !48
  %401 = lshr i32 %400, 6, !dbg !48
  %402 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %401, !dbg !48
  %403 = getelementptr inbounds float, ptr addrspace(3) %402, i32 %400, !dbg !48
  %404 = load i32, ptr addrspace(3) %403, align 4, !dbg !48
  %405 = or disjoint i32 %268, 3074, !dbg !48
  %406 = lshr i32 %405, 6, !dbg !48
  %407 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %406, !dbg !48
  %408 = getelementptr inbounds float, ptr addrspace(3) %407, i32 %405, !dbg !48
  %409 = load i32, ptr addrspace(3) %408, align 4, !dbg !48
  %410 = or disjoint i32 %268, 3075, !dbg !48
  %411 = lshr i32 %410, 6, !dbg !48
  %412 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %411, !dbg !48
  %413 = getelementptr inbounds float, ptr addrspace(3) %412, i32 %410, !dbg !48
  %414 = load i32, ptr addrspace(3) %413, align 4, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %345, i32 %348, i32 %351, i32 %354, ptr addrspace(1) %258, i1 true) #4, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %359, i32 %364, i32 %369, i32 %374, ptr addrspace(1) %260, i1 true) #4, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %379, i32 %384, i32 %389, i32 %394, ptr addrspace(1) %262, i1 true) #4, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %399, i32 %404, i32 %409, i32 %414, ptr addrspace(1) %264, i1 true) #4, !dbg !48
  ret void, !dbg !49
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ckenmkwvanuonpizjvto4eeeb44x7vfr433iijck6unjgnkkmfpt.py", directory: "inductor_cache/ke")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_relu_4, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_relu_4, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_relu_4", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_relu_4", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 23, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 29, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 39, scope: !7)
!20 = !DILocation(line: 32, column: 52, scope: !7)
!21 = !DILocation(line: 32, column: 35, scope: !7)
!22 = !DILocation(line: 32, column: 44, scope: !7)
!23 = !DILocation(line: 32, column: 30, scope: !7)
!24 = !DILocation(line: 32, column: 57, scope: !7)
!25 = !DILocation(line: 33, column: 30, scope: !7)
!26 = !DILocation(line: 33, column: 35, scope: !7)
!27 = !DILocation(line: 34, column: 30, scope: !7)
!28 = !DILocation(line: 34, column: 35, scope: !7)
!29 = !DILocation(line: 35, column: 31, scope: !7)
!30 = !DILocation(line: 35, column: 36, scope: !7)
!31 = !DILocation(line: 36, column: 31, scope: !7)
!32 = !DILocation(line: 36, column: 36, scope: !7)
!33 = !DILocation(line: 39, column: 18, scope: !7)
!34 = !DILocation(line: 40, column: 26, scope: !7)
!35 = !DILocation(line: 42, column: 18, scope: !7)
!36 = !DILocation(line: 37, column: 18, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 118, column: 15, scope: !41, inlinedAt: !43)
!41 = distinct !DILexicalBlockFile(scope: !7, file: !42, discriminator: 0)
!42 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!43 = !DILocation(line: 49, column: 42, scope: !7)
!44 = !DILocation(line: 121, column: 29, scope: !41, inlinedAt: !43)
!45 = !DILocation(line: 50, column: 35, scope: !7)
!46 = !DILocation(line: 50, column: 30, scope: !7)
!47 = !DILocation(line: 50, column: 25, scope: !7)
!48 = !DILocation(line: 50, column: 47, scope: !7)
!49 = !DILocation(line: 50, column: 4, scope: !7)
