
digiTOS-COMOD-SinBoard-CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  080060a4  080060a4  000160a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080064d8  080064d8  000164d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080064dc  080064dc  000164dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000028c  20000000  080064e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000404  20000290  0800676c  00020290  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000694  0800676c  00020694  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000282e1  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000050ac  00000000  00000000  00048595  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000097f5  00000000  00000000  0004d641  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ed0  00000000  00000000  00056e38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001450  00000000  00000000  00057d08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ae6e  00000000  00000000  00059158  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004be8  00000000  00000000  00063fc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00068bae  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002fd0  00000000  00000000  00068c2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000290 	.word	0x20000290
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800608c 	.word	0x0800608c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000294 	.word	0x20000294
 8000104:	0800608c 	.word	0x0800608c

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cdrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	1c10      	adds	r0, r2, #0
 8000238:	4662      	mov	r2, ip
 800023a:	468c      	mov	ip, r1
 800023c:	1c19      	adds	r1, r3, #0
 800023e:	4663      	mov	r3, ip
 8000240:	e000      	b.n	8000244 <__aeabi_cdcmpeq>
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_cdcmpeq>:
 8000244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000246:	f000 fd3d 	bl	8000cc4 <__ledf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	d401      	bmi.n	8000252 <__aeabi_cdcmpeq+0xe>
 800024e:	2100      	movs	r1, #0
 8000250:	42c8      	cmn	r0, r1
 8000252:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000254 <__aeabi_dcmpeq>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f000 fc97 	bl	8000b88 <__eqdf2>
 800025a:	4240      	negs	r0, r0
 800025c:	3001      	adds	r0, #1
 800025e:	bd10      	pop	{r4, pc}

08000260 <__aeabi_dcmplt>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fd2f 	bl	8000cc4 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	db01      	blt.n	800026e <__aeabi_dcmplt+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmple>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fd25 	bl	8000cc4 <__ledf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dd01      	ble.n	8000282 <__aeabi_dcmple+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpgt>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fcb7 	bl	8000bfc <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	dc01      	bgt.n	8000296 <__aeabi_dcmpgt+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_dcmpge>:
 800029c:	b510      	push	{r4, lr}
 800029e:	f000 fcad 	bl	8000bfc <__gedf2>
 80002a2:	2800      	cmp	r0, #0
 80002a4:	da01      	bge.n	80002aa <__aeabi_dcmpge+0xe>
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	2001      	movs	r0, #1
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	46c0      	nop			; (mov r8, r8)

080002b0 <__aeabi_cfrcmple>:
 80002b0:	4684      	mov	ip, r0
 80002b2:	1c08      	adds	r0, r1, #0
 80002b4:	4661      	mov	r1, ip
 80002b6:	e7ff      	b.n	80002b8 <__aeabi_cfcmpeq>

080002b8 <__aeabi_cfcmpeq>:
 80002b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002ba:	f000 f8b1 	bl	8000420 <__lesf2>
 80002be:	2800      	cmp	r0, #0
 80002c0:	d401      	bmi.n	80002c6 <__aeabi_cfcmpeq+0xe>
 80002c2:	2100      	movs	r1, #0
 80002c4:	42c8      	cmn	r0, r1
 80002c6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002c8 <__aeabi_fcmpeq>:
 80002c8:	b510      	push	{r4, lr}
 80002ca:	f000 f843 	bl	8000354 <__eqsf2>
 80002ce:	4240      	negs	r0, r0
 80002d0:	3001      	adds	r0, #1
 80002d2:	bd10      	pop	{r4, pc}

080002d4 <__aeabi_fcmplt>:
 80002d4:	b510      	push	{r4, lr}
 80002d6:	f000 f8a3 	bl	8000420 <__lesf2>
 80002da:	2800      	cmp	r0, #0
 80002dc:	db01      	blt.n	80002e2 <__aeabi_fcmplt+0xe>
 80002de:	2000      	movs	r0, #0
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)

080002e8 <__aeabi_fcmple>:
 80002e8:	b510      	push	{r4, lr}
 80002ea:	f000 f899 	bl	8000420 <__lesf2>
 80002ee:	2800      	cmp	r0, #0
 80002f0:	dd01      	ble.n	80002f6 <__aeabi_fcmple+0xe>
 80002f2:	2000      	movs	r0, #0
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	2001      	movs	r0, #1
 80002f8:	bd10      	pop	{r4, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <__aeabi_fcmpgt>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	f000 f84f 	bl	80003a0 <__gesf2>
 8000302:	2800      	cmp	r0, #0
 8000304:	dc01      	bgt.n	800030a <__aeabi_fcmpgt+0xe>
 8000306:	2000      	movs	r0, #0
 8000308:	bd10      	pop	{r4, pc}
 800030a:	2001      	movs	r0, #1
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)

08000310 <__aeabi_fcmpge>:
 8000310:	b510      	push	{r4, lr}
 8000312:	f000 f845 	bl	80003a0 <__gesf2>
 8000316:	2800      	cmp	r0, #0
 8000318:	da01      	bge.n	800031e <__aeabi_fcmpge+0xe>
 800031a:	2000      	movs	r0, #0
 800031c:	bd10      	pop	{r4, pc}
 800031e:	2001      	movs	r0, #1
 8000320:	bd10      	pop	{r4, pc}
 8000322:	46c0      	nop			; (mov r8, r8)

08000324 <__aeabi_f2uiz>:
 8000324:	219e      	movs	r1, #158	; 0x9e
 8000326:	b510      	push	{r4, lr}
 8000328:	05c9      	lsls	r1, r1, #23
 800032a:	1c04      	adds	r4, r0, #0
 800032c:	f7ff fff0 	bl	8000310 <__aeabi_fcmpge>
 8000330:	2800      	cmp	r0, #0
 8000332:	d103      	bne.n	800033c <__aeabi_f2uiz+0x18>
 8000334:	1c20      	adds	r0, r4, #0
 8000336:	f000 fb71 	bl	8000a1c <__aeabi_f2iz>
 800033a:	bd10      	pop	{r4, pc}
 800033c:	219e      	movs	r1, #158	; 0x9e
 800033e:	1c20      	adds	r0, r4, #0
 8000340:	05c9      	lsls	r1, r1, #23
 8000342:	f000 f9cf 	bl	80006e4 <__aeabi_fsub>
 8000346:	f000 fb69 	bl	8000a1c <__aeabi_f2iz>
 800034a:	2380      	movs	r3, #128	; 0x80
 800034c:	061b      	lsls	r3, r3, #24
 800034e:	469c      	mov	ip, r3
 8000350:	4460      	add	r0, ip
 8000352:	e7f2      	b.n	800033a <__aeabi_f2uiz+0x16>

08000354 <__eqsf2>:
 8000354:	b570      	push	{r4, r5, r6, lr}
 8000356:	0042      	lsls	r2, r0, #1
 8000358:	0245      	lsls	r5, r0, #9
 800035a:	024e      	lsls	r6, r1, #9
 800035c:	004c      	lsls	r4, r1, #1
 800035e:	0fc3      	lsrs	r3, r0, #31
 8000360:	0a6d      	lsrs	r5, r5, #9
 8000362:	0e12      	lsrs	r2, r2, #24
 8000364:	0a76      	lsrs	r6, r6, #9
 8000366:	0e24      	lsrs	r4, r4, #24
 8000368:	0fc9      	lsrs	r1, r1, #31
 800036a:	2001      	movs	r0, #1
 800036c:	2aff      	cmp	r2, #255	; 0xff
 800036e:	d006      	beq.n	800037e <__eqsf2+0x2a>
 8000370:	2cff      	cmp	r4, #255	; 0xff
 8000372:	d003      	beq.n	800037c <__eqsf2+0x28>
 8000374:	42a2      	cmp	r2, r4
 8000376:	d101      	bne.n	800037c <__eqsf2+0x28>
 8000378:	42b5      	cmp	r5, r6
 800037a:	d006      	beq.n	800038a <__eqsf2+0x36>
 800037c:	bd70      	pop	{r4, r5, r6, pc}
 800037e:	2d00      	cmp	r5, #0
 8000380:	d1fc      	bne.n	800037c <__eqsf2+0x28>
 8000382:	2cff      	cmp	r4, #255	; 0xff
 8000384:	d1fa      	bne.n	800037c <__eqsf2+0x28>
 8000386:	2e00      	cmp	r6, #0
 8000388:	d1f8      	bne.n	800037c <__eqsf2+0x28>
 800038a:	428b      	cmp	r3, r1
 800038c:	d006      	beq.n	800039c <__eqsf2+0x48>
 800038e:	2001      	movs	r0, #1
 8000390:	2a00      	cmp	r2, #0
 8000392:	d1f3      	bne.n	800037c <__eqsf2+0x28>
 8000394:	0028      	movs	r0, r5
 8000396:	1e45      	subs	r5, r0, #1
 8000398:	41a8      	sbcs	r0, r5
 800039a:	e7ef      	b.n	800037c <__eqsf2+0x28>
 800039c:	2000      	movs	r0, #0
 800039e:	e7ed      	b.n	800037c <__eqsf2+0x28>

080003a0 <__gesf2>:
 80003a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003a2:	0042      	lsls	r2, r0, #1
 80003a4:	0245      	lsls	r5, r0, #9
 80003a6:	024c      	lsls	r4, r1, #9
 80003a8:	0fc3      	lsrs	r3, r0, #31
 80003aa:	0048      	lsls	r0, r1, #1
 80003ac:	0a6d      	lsrs	r5, r5, #9
 80003ae:	0e12      	lsrs	r2, r2, #24
 80003b0:	0a64      	lsrs	r4, r4, #9
 80003b2:	0e00      	lsrs	r0, r0, #24
 80003b4:	0fc9      	lsrs	r1, r1, #31
 80003b6:	2aff      	cmp	r2, #255	; 0xff
 80003b8:	d01e      	beq.n	80003f8 <__gesf2+0x58>
 80003ba:	28ff      	cmp	r0, #255	; 0xff
 80003bc:	d021      	beq.n	8000402 <__gesf2+0x62>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d10a      	bne.n	80003d8 <__gesf2+0x38>
 80003c2:	426e      	negs	r6, r5
 80003c4:	416e      	adcs	r6, r5
 80003c6:	b2f6      	uxtb	r6, r6
 80003c8:	2800      	cmp	r0, #0
 80003ca:	d10f      	bne.n	80003ec <__gesf2+0x4c>
 80003cc:	2c00      	cmp	r4, #0
 80003ce:	d10d      	bne.n	80003ec <__gesf2+0x4c>
 80003d0:	2000      	movs	r0, #0
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d009      	beq.n	80003ea <__gesf2+0x4a>
 80003d6:	e005      	b.n	80003e4 <__gesf2+0x44>
 80003d8:	2800      	cmp	r0, #0
 80003da:	d101      	bne.n	80003e0 <__gesf2+0x40>
 80003dc:	2c00      	cmp	r4, #0
 80003de:	d001      	beq.n	80003e4 <__gesf2+0x44>
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d011      	beq.n	8000408 <__gesf2+0x68>
 80003e4:	2101      	movs	r1, #1
 80003e6:	4258      	negs	r0, r3
 80003e8:	4308      	orrs	r0, r1
 80003ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003ec:	2e00      	cmp	r6, #0
 80003ee:	d0f7      	beq.n	80003e0 <__gesf2+0x40>
 80003f0:	2001      	movs	r0, #1
 80003f2:	3901      	subs	r1, #1
 80003f4:	4308      	orrs	r0, r1
 80003f6:	e7f8      	b.n	80003ea <__gesf2+0x4a>
 80003f8:	2d00      	cmp	r5, #0
 80003fa:	d0de      	beq.n	80003ba <__gesf2+0x1a>
 80003fc:	2002      	movs	r0, #2
 80003fe:	4240      	negs	r0, r0
 8000400:	e7f3      	b.n	80003ea <__gesf2+0x4a>
 8000402:	2c00      	cmp	r4, #0
 8000404:	d0db      	beq.n	80003be <__gesf2+0x1e>
 8000406:	e7f9      	b.n	80003fc <__gesf2+0x5c>
 8000408:	4282      	cmp	r2, r0
 800040a:	dceb      	bgt.n	80003e4 <__gesf2+0x44>
 800040c:	db04      	blt.n	8000418 <__gesf2+0x78>
 800040e:	42a5      	cmp	r5, r4
 8000410:	d8e8      	bhi.n	80003e4 <__gesf2+0x44>
 8000412:	2000      	movs	r0, #0
 8000414:	42a5      	cmp	r5, r4
 8000416:	d2e8      	bcs.n	80003ea <__gesf2+0x4a>
 8000418:	2101      	movs	r1, #1
 800041a:	1e58      	subs	r0, r3, #1
 800041c:	4308      	orrs	r0, r1
 800041e:	e7e4      	b.n	80003ea <__gesf2+0x4a>

08000420 <__lesf2>:
 8000420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000422:	0042      	lsls	r2, r0, #1
 8000424:	024d      	lsls	r5, r1, #9
 8000426:	004c      	lsls	r4, r1, #1
 8000428:	0246      	lsls	r6, r0, #9
 800042a:	0a76      	lsrs	r6, r6, #9
 800042c:	0e12      	lsrs	r2, r2, #24
 800042e:	0fc3      	lsrs	r3, r0, #31
 8000430:	0a6d      	lsrs	r5, r5, #9
 8000432:	0e24      	lsrs	r4, r4, #24
 8000434:	0fc9      	lsrs	r1, r1, #31
 8000436:	2aff      	cmp	r2, #255	; 0xff
 8000438:	d016      	beq.n	8000468 <__lesf2+0x48>
 800043a:	2cff      	cmp	r4, #255	; 0xff
 800043c:	d018      	beq.n	8000470 <__lesf2+0x50>
 800043e:	2a00      	cmp	r2, #0
 8000440:	d10a      	bne.n	8000458 <__lesf2+0x38>
 8000442:	4270      	negs	r0, r6
 8000444:	4170      	adcs	r0, r6
 8000446:	b2c0      	uxtb	r0, r0
 8000448:	2c00      	cmp	r4, #0
 800044a:	d015      	beq.n	8000478 <__lesf2+0x58>
 800044c:	2800      	cmp	r0, #0
 800044e:	d005      	beq.n	800045c <__lesf2+0x3c>
 8000450:	2001      	movs	r0, #1
 8000452:	3901      	subs	r1, #1
 8000454:	4308      	orrs	r0, r1
 8000456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000458:	2c00      	cmp	r4, #0
 800045a:	d013      	beq.n	8000484 <__lesf2+0x64>
 800045c:	4299      	cmp	r1, r3
 800045e:	d014      	beq.n	800048a <__lesf2+0x6a>
 8000460:	2001      	movs	r0, #1
 8000462:	425b      	negs	r3, r3
 8000464:	4318      	orrs	r0, r3
 8000466:	e7f6      	b.n	8000456 <__lesf2+0x36>
 8000468:	2002      	movs	r0, #2
 800046a:	2e00      	cmp	r6, #0
 800046c:	d1f3      	bne.n	8000456 <__lesf2+0x36>
 800046e:	e7e4      	b.n	800043a <__lesf2+0x1a>
 8000470:	2002      	movs	r0, #2
 8000472:	2d00      	cmp	r5, #0
 8000474:	d1ef      	bne.n	8000456 <__lesf2+0x36>
 8000476:	e7e2      	b.n	800043e <__lesf2+0x1e>
 8000478:	2d00      	cmp	r5, #0
 800047a:	d1e7      	bne.n	800044c <__lesf2+0x2c>
 800047c:	2000      	movs	r0, #0
 800047e:	2e00      	cmp	r6, #0
 8000480:	d0e9      	beq.n	8000456 <__lesf2+0x36>
 8000482:	e7ed      	b.n	8000460 <__lesf2+0x40>
 8000484:	2d00      	cmp	r5, #0
 8000486:	d1e9      	bne.n	800045c <__lesf2+0x3c>
 8000488:	e7ea      	b.n	8000460 <__lesf2+0x40>
 800048a:	42a2      	cmp	r2, r4
 800048c:	dc06      	bgt.n	800049c <__lesf2+0x7c>
 800048e:	dbdf      	blt.n	8000450 <__lesf2+0x30>
 8000490:	42ae      	cmp	r6, r5
 8000492:	d803      	bhi.n	800049c <__lesf2+0x7c>
 8000494:	2000      	movs	r0, #0
 8000496:	42ae      	cmp	r6, r5
 8000498:	d3da      	bcc.n	8000450 <__lesf2+0x30>
 800049a:	e7dc      	b.n	8000456 <__lesf2+0x36>
 800049c:	2001      	movs	r0, #1
 800049e:	4249      	negs	r1, r1
 80004a0:	4308      	orrs	r0, r1
 80004a2:	e7d8      	b.n	8000456 <__lesf2+0x36>

080004a4 <__aeabi_fmul>:
 80004a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004a6:	4657      	mov	r7, sl
 80004a8:	464e      	mov	r6, r9
 80004aa:	4645      	mov	r5, r8
 80004ac:	46de      	mov	lr, fp
 80004ae:	b5e0      	push	{r5, r6, r7, lr}
 80004b0:	0247      	lsls	r7, r0, #9
 80004b2:	0046      	lsls	r6, r0, #1
 80004b4:	4688      	mov	r8, r1
 80004b6:	0a7f      	lsrs	r7, r7, #9
 80004b8:	0e36      	lsrs	r6, r6, #24
 80004ba:	0fc4      	lsrs	r4, r0, #31
 80004bc:	2e00      	cmp	r6, #0
 80004be:	d047      	beq.n	8000550 <__aeabi_fmul+0xac>
 80004c0:	2eff      	cmp	r6, #255	; 0xff
 80004c2:	d024      	beq.n	800050e <__aeabi_fmul+0x6a>
 80004c4:	00fb      	lsls	r3, r7, #3
 80004c6:	2780      	movs	r7, #128	; 0x80
 80004c8:	04ff      	lsls	r7, r7, #19
 80004ca:	431f      	orrs	r7, r3
 80004cc:	2300      	movs	r3, #0
 80004ce:	4699      	mov	r9, r3
 80004d0:	469a      	mov	sl, r3
 80004d2:	3e7f      	subs	r6, #127	; 0x7f
 80004d4:	4643      	mov	r3, r8
 80004d6:	025d      	lsls	r5, r3, #9
 80004d8:	0058      	lsls	r0, r3, #1
 80004da:	0fdb      	lsrs	r3, r3, #31
 80004dc:	0a6d      	lsrs	r5, r5, #9
 80004de:	0e00      	lsrs	r0, r0, #24
 80004e0:	4698      	mov	r8, r3
 80004e2:	d043      	beq.n	800056c <__aeabi_fmul+0xc8>
 80004e4:	28ff      	cmp	r0, #255	; 0xff
 80004e6:	d03b      	beq.n	8000560 <__aeabi_fmul+0xbc>
 80004e8:	00eb      	lsls	r3, r5, #3
 80004ea:	2580      	movs	r5, #128	; 0x80
 80004ec:	2200      	movs	r2, #0
 80004ee:	04ed      	lsls	r5, r5, #19
 80004f0:	431d      	orrs	r5, r3
 80004f2:	387f      	subs	r0, #127	; 0x7f
 80004f4:	1836      	adds	r6, r6, r0
 80004f6:	1c73      	adds	r3, r6, #1
 80004f8:	4641      	mov	r1, r8
 80004fa:	469b      	mov	fp, r3
 80004fc:	464b      	mov	r3, r9
 80004fe:	4061      	eors	r1, r4
 8000500:	4313      	orrs	r3, r2
 8000502:	2b0f      	cmp	r3, #15
 8000504:	d864      	bhi.n	80005d0 <__aeabi_fmul+0x12c>
 8000506:	4875      	ldr	r0, [pc, #468]	; (80006dc <__aeabi_fmul+0x238>)
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	58c3      	ldr	r3, [r0, r3]
 800050c:	469f      	mov	pc, r3
 800050e:	2f00      	cmp	r7, #0
 8000510:	d142      	bne.n	8000598 <__aeabi_fmul+0xf4>
 8000512:	2308      	movs	r3, #8
 8000514:	4699      	mov	r9, r3
 8000516:	3b06      	subs	r3, #6
 8000518:	26ff      	movs	r6, #255	; 0xff
 800051a:	469a      	mov	sl, r3
 800051c:	e7da      	b.n	80004d4 <__aeabi_fmul+0x30>
 800051e:	4641      	mov	r1, r8
 8000520:	2a02      	cmp	r2, #2
 8000522:	d028      	beq.n	8000576 <__aeabi_fmul+0xd2>
 8000524:	2a03      	cmp	r2, #3
 8000526:	d100      	bne.n	800052a <__aeabi_fmul+0x86>
 8000528:	e0ce      	b.n	80006c8 <__aeabi_fmul+0x224>
 800052a:	2a01      	cmp	r2, #1
 800052c:	d000      	beq.n	8000530 <__aeabi_fmul+0x8c>
 800052e:	e0ac      	b.n	800068a <__aeabi_fmul+0x1e6>
 8000530:	4011      	ands	r1, r2
 8000532:	2000      	movs	r0, #0
 8000534:	2200      	movs	r2, #0
 8000536:	b2cc      	uxtb	r4, r1
 8000538:	0240      	lsls	r0, r0, #9
 800053a:	05d2      	lsls	r2, r2, #23
 800053c:	0a40      	lsrs	r0, r0, #9
 800053e:	07e4      	lsls	r4, r4, #31
 8000540:	4310      	orrs	r0, r2
 8000542:	4320      	orrs	r0, r4
 8000544:	bc3c      	pop	{r2, r3, r4, r5}
 8000546:	4690      	mov	r8, r2
 8000548:	4699      	mov	r9, r3
 800054a:	46a2      	mov	sl, r4
 800054c:	46ab      	mov	fp, r5
 800054e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000550:	2f00      	cmp	r7, #0
 8000552:	d115      	bne.n	8000580 <__aeabi_fmul+0xdc>
 8000554:	2304      	movs	r3, #4
 8000556:	4699      	mov	r9, r3
 8000558:	3b03      	subs	r3, #3
 800055a:	2600      	movs	r6, #0
 800055c:	469a      	mov	sl, r3
 800055e:	e7b9      	b.n	80004d4 <__aeabi_fmul+0x30>
 8000560:	20ff      	movs	r0, #255	; 0xff
 8000562:	2202      	movs	r2, #2
 8000564:	2d00      	cmp	r5, #0
 8000566:	d0c5      	beq.n	80004f4 <__aeabi_fmul+0x50>
 8000568:	2203      	movs	r2, #3
 800056a:	e7c3      	b.n	80004f4 <__aeabi_fmul+0x50>
 800056c:	2d00      	cmp	r5, #0
 800056e:	d119      	bne.n	80005a4 <__aeabi_fmul+0x100>
 8000570:	2000      	movs	r0, #0
 8000572:	2201      	movs	r2, #1
 8000574:	e7be      	b.n	80004f4 <__aeabi_fmul+0x50>
 8000576:	2401      	movs	r4, #1
 8000578:	22ff      	movs	r2, #255	; 0xff
 800057a:	400c      	ands	r4, r1
 800057c:	2000      	movs	r0, #0
 800057e:	e7db      	b.n	8000538 <__aeabi_fmul+0x94>
 8000580:	0038      	movs	r0, r7
 8000582:	f000 fc53 	bl	8000e2c <__clzsi2>
 8000586:	2676      	movs	r6, #118	; 0x76
 8000588:	1f43      	subs	r3, r0, #5
 800058a:	409f      	lsls	r7, r3
 800058c:	2300      	movs	r3, #0
 800058e:	4276      	negs	r6, r6
 8000590:	1a36      	subs	r6, r6, r0
 8000592:	4699      	mov	r9, r3
 8000594:	469a      	mov	sl, r3
 8000596:	e79d      	b.n	80004d4 <__aeabi_fmul+0x30>
 8000598:	230c      	movs	r3, #12
 800059a:	4699      	mov	r9, r3
 800059c:	3b09      	subs	r3, #9
 800059e:	26ff      	movs	r6, #255	; 0xff
 80005a0:	469a      	mov	sl, r3
 80005a2:	e797      	b.n	80004d4 <__aeabi_fmul+0x30>
 80005a4:	0028      	movs	r0, r5
 80005a6:	f000 fc41 	bl	8000e2c <__clzsi2>
 80005aa:	1f43      	subs	r3, r0, #5
 80005ac:	409d      	lsls	r5, r3
 80005ae:	2376      	movs	r3, #118	; 0x76
 80005b0:	425b      	negs	r3, r3
 80005b2:	1a18      	subs	r0, r3, r0
 80005b4:	2200      	movs	r2, #0
 80005b6:	e79d      	b.n	80004f4 <__aeabi_fmul+0x50>
 80005b8:	2080      	movs	r0, #128	; 0x80
 80005ba:	2400      	movs	r4, #0
 80005bc:	03c0      	lsls	r0, r0, #15
 80005be:	22ff      	movs	r2, #255	; 0xff
 80005c0:	e7ba      	b.n	8000538 <__aeabi_fmul+0x94>
 80005c2:	003d      	movs	r5, r7
 80005c4:	4652      	mov	r2, sl
 80005c6:	e7ab      	b.n	8000520 <__aeabi_fmul+0x7c>
 80005c8:	003d      	movs	r5, r7
 80005ca:	0021      	movs	r1, r4
 80005cc:	4652      	mov	r2, sl
 80005ce:	e7a7      	b.n	8000520 <__aeabi_fmul+0x7c>
 80005d0:	0c3b      	lsrs	r3, r7, #16
 80005d2:	469c      	mov	ip, r3
 80005d4:	042a      	lsls	r2, r5, #16
 80005d6:	0c12      	lsrs	r2, r2, #16
 80005d8:	0c2b      	lsrs	r3, r5, #16
 80005da:	0014      	movs	r4, r2
 80005dc:	4660      	mov	r0, ip
 80005de:	4665      	mov	r5, ip
 80005e0:	043f      	lsls	r7, r7, #16
 80005e2:	0c3f      	lsrs	r7, r7, #16
 80005e4:	437c      	muls	r4, r7
 80005e6:	4342      	muls	r2, r0
 80005e8:	435d      	muls	r5, r3
 80005ea:	437b      	muls	r3, r7
 80005ec:	0c27      	lsrs	r7, r4, #16
 80005ee:	189b      	adds	r3, r3, r2
 80005f0:	18ff      	adds	r7, r7, r3
 80005f2:	42ba      	cmp	r2, r7
 80005f4:	d903      	bls.n	80005fe <__aeabi_fmul+0x15a>
 80005f6:	2380      	movs	r3, #128	; 0x80
 80005f8:	025b      	lsls	r3, r3, #9
 80005fa:	469c      	mov	ip, r3
 80005fc:	4465      	add	r5, ip
 80005fe:	0424      	lsls	r4, r4, #16
 8000600:	043a      	lsls	r2, r7, #16
 8000602:	0c24      	lsrs	r4, r4, #16
 8000604:	1912      	adds	r2, r2, r4
 8000606:	0193      	lsls	r3, r2, #6
 8000608:	1e5c      	subs	r4, r3, #1
 800060a:	41a3      	sbcs	r3, r4
 800060c:	0c3f      	lsrs	r7, r7, #16
 800060e:	0e92      	lsrs	r2, r2, #26
 8000610:	197d      	adds	r5, r7, r5
 8000612:	431a      	orrs	r2, r3
 8000614:	01ad      	lsls	r5, r5, #6
 8000616:	4315      	orrs	r5, r2
 8000618:	012b      	lsls	r3, r5, #4
 800061a:	d504      	bpl.n	8000626 <__aeabi_fmul+0x182>
 800061c:	2301      	movs	r3, #1
 800061e:	465e      	mov	r6, fp
 8000620:	086a      	lsrs	r2, r5, #1
 8000622:	401d      	ands	r5, r3
 8000624:	4315      	orrs	r5, r2
 8000626:	0032      	movs	r2, r6
 8000628:	327f      	adds	r2, #127	; 0x7f
 800062a:	2a00      	cmp	r2, #0
 800062c:	dd25      	ble.n	800067a <__aeabi_fmul+0x1d6>
 800062e:	076b      	lsls	r3, r5, #29
 8000630:	d004      	beq.n	800063c <__aeabi_fmul+0x198>
 8000632:	230f      	movs	r3, #15
 8000634:	402b      	ands	r3, r5
 8000636:	2b04      	cmp	r3, #4
 8000638:	d000      	beq.n	800063c <__aeabi_fmul+0x198>
 800063a:	3504      	adds	r5, #4
 800063c:	012b      	lsls	r3, r5, #4
 800063e:	d503      	bpl.n	8000648 <__aeabi_fmul+0x1a4>
 8000640:	0032      	movs	r2, r6
 8000642:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <__aeabi_fmul+0x23c>)
 8000644:	3280      	adds	r2, #128	; 0x80
 8000646:	401d      	ands	r5, r3
 8000648:	2afe      	cmp	r2, #254	; 0xfe
 800064a:	dc94      	bgt.n	8000576 <__aeabi_fmul+0xd2>
 800064c:	2401      	movs	r4, #1
 800064e:	01a8      	lsls	r0, r5, #6
 8000650:	0a40      	lsrs	r0, r0, #9
 8000652:	b2d2      	uxtb	r2, r2
 8000654:	400c      	ands	r4, r1
 8000656:	e76f      	b.n	8000538 <__aeabi_fmul+0x94>
 8000658:	2080      	movs	r0, #128	; 0x80
 800065a:	03c0      	lsls	r0, r0, #15
 800065c:	4207      	tst	r7, r0
 800065e:	d007      	beq.n	8000670 <__aeabi_fmul+0x1cc>
 8000660:	4205      	tst	r5, r0
 8000662:	d105      	bne.n	8000670 <__aeabi_fmul+0x1cc>
 8000664:	4328      	orrs	r0, r5
 8000666:	0240      	lsls	r0, r0, #9
 8000668:	0a40      	lsrs	r0, r0, #9
 800066a:	4644      	mov	r4, r8
 800066c:	22ff      	movs	r2, #255	; 0xff
 800066e:	e763      	b.n	8000538 <__aeabi_fmul+0x94>
 8000670:	4338      	orrs	r0, r7
 8000672:	0240      	lsls	r0, r0, #9
 8000674:	0a40      	lsrs	r0, r0, #9
 8000676:	22ff      	movs	r2, #255	; 0xff
 8000678:	e75e      	b.n	8000538 <__aeabi_fmul+0x94>
 800067a:	2401      	movs	r4, #1
 800067c:	1aa3      	subs	r3, r4, r2
 800067e:	2b1b      	cmp	r3, #27
 8000680:	dd05      	ble.n	800068e <__aeabi_fmul+0x1ea>
 8000682:	400c      	ands	r4, r1
 8000684:	2200      	movs	r2, #0
 8000686:	2000      	movs	r0, #0
 8000688:	e756      	b.n	8000538 <__aeabi_fmul+0x94>
 800068a:	465e      	mov	r6, fp
 800068c:	e7cb      	b.n	8000626 <__aeabi_fmul+0x182>
 800068e:	002a      	movs	r2, r5
 8000690:	2020      	movs	r0, #32
 8000692:	40da      	lsrs	r2, r3
 8000694:	1ac3      	subs	r3, r0, r3
 8000696:	409d      	lsls	r5, r3
 8000698:	002b      	movs	r3, r5
 800069a:	1e5d      	subs	r5, r3, #1
 800069c:	41ab      	sbcs	r3, r5
 800069e:	4313      	orrs	r3, r2
 80006a0:	075a      	lsls	r2, r3, #29
 80006a2:	d004      	beq.n	80006ae <__aeabi_fmul+0x20a>
 80006a4:	220f      	movs	r2, #15
 80006a6:	401a      	ands	r2, r3
 80006a8:	2a04      	cmp	r2, #4
 80006aa:	d000      	beq.n	80006ae <__aeabi_fmul+0x20a>
 80006ac:	3304      	adds	r3, #4
 80006ae:	015a      	lsls	r2, r3, #5
 80006b0:	d504      	bpl.n	80006bc <__aeabi_fmul+0x218>
 80006b2:	2401      	movs	r4, #1
 80006b4:	2201      	movs	r2, #1
 80006b6:	400c      	ands	r4, r1
 80006b8:	2000      	movs	r0, #0
 80006ba:	e73d      	b.n	8000538 <__aeabi_fmul+0x94>
 80006bc:	2401      	movs	r4, #1
 80006be:	019b      	lsls	r3, r3, #6
 80006c0:	0a58      	lsrs	r0, r3, #9
 80006c2:	400c      	ands	r4, r1
 80006c4:	2200      	movs	r2, #0
 80006c6:	e737      	b.n	8000538 <__aeabi_fmul+0x94>
 80006c8:	2080      	movs	r0, #128	; 0x80
 80006ca:	2401      	movs	r4, #1
 80006cc:	03c0      	lsls	r0, r0, #15
 80006ce:	4328      	orrs	r0, r5
 80006d0:	0240      	lsls	r0, r0, #9
 80006d2:	0a40      	lsrs	r0, r0, #9
 80006d4:	400c      	ands	r4, r1
 80006d6:	22ff      	movs	r2, #255	; 0xff
 80006d8:	e72e      	b.n	8000538 <__aeabi_fmul+0x94>
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	080060c4 	.word	0x080060c4
 80006e0:	f7ffffff 	.word	0xf7ffffff

080006e4 <__aeabi_fsub>:
 80006e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006e6:	464f      	mov	r7, r9
 80006e8:	46d6      	mov	lr, sl
 80006ea:	4646      	mov	r6, r8
 80006ec:	0044      	lsls	r4, r0, #1
 80006ee:	b5c0      	push	{r6, r7, lr}
 80006f0:	0fc2      	lsrs	r2, r0, #31
 80006f2:	0247      	lsls	r7, r0, #9
 80006f4:	0248      	lsls	r0, r1, #9
 80006f6:	0a40      	lsrs	r0, r0, #9
 80006f8:	4684      	mov	ip, r0
 80006fa:	4666      	mov	r6, ip
 80006fc:	0a7b      	lsrs	r3, r7, #9
 80006fe:	0048      	lsls	r0, r1, #1
 8000700:	0fc9      	lsrs	r1, r1, #31
 8000702:	469a      	mov	sl, r3
 8000704:	0e24      	lsrs	r4, r4, #24
 8000706:	0015      	movs	r5, r2
 8000708:	00db      	lsls	r3, r3, #3
 800070a:	0e00      	lsrs	r0, r0, #24
 800070c:	4689      	mov	r9, r1
 800070e:	00f6      	lsls	r6, r6, #3
 8000710:	28ff      	cmp	r0, #255	; 0xff
 8000712:	d100      	bne.n	8000716 <__aeabi_fsub+0x32>
 8000714:	e08f      	b.n	8000836 <__aeabi_fsub+0x152>
 8000716:	2101      	movs	r1, #1
 8000718:	464f      	mov	r7, r9
 800071a:	404f      	eors	r7, r1
 800071c:	0039      	movs	r1, r7
 800071e:	4291      	cmp	r1, r2
 8000720:	d066      	beq.n	80007f0 <__aeabi_fsub+0x10c>
 8000722:	1a22      	subs	r2, r4, r0
 8000724:	2a00      	cmp	r2, #0
 8000726:	dc00      	bgt.n	800072a <__aeabi_fsub+0x46>
 8000728:	e09d      	b.n	8000866 <__aeabi_fsub+0x182>
 800072a:	2800      	cmp	r0, #0
 800072c:	d13d      	bne.n	80007aa <__aeabi_fsub+0xc6>
 800072e:	2e00      	cmp	r6, #0
 8000730:	d100      	bne.n	8000734 <__aeabi_fsub+0x50>
 8000732:	e08b      	b.n	800084c <__aeabi_fsub+0x168>
 8000734:	1e51      	subs	r1, r2, #1
 8000736:	2900      	cmp	r1, #0
 8000738:	d000      	beq.n	800073c <__aeabi_fsub+0x58>
 800073a:	e0b5      	b.n	80008a8 <__aeabi_fsub+0x1c4>
 800073c:	2401      	movs	r4, #1
 800073e:	1b9b      	subs	r3, r3, r6
 8000740:	015a      	lsls	r2, r3, #5
 8000742:	d544      	bpl.n	80007ce <__aeabi_fsub+0xea>
 8000744:	019b      	lsls	r3, r3, #6
 8000746:	099f      	lsrs	r7, r3, #6
 8000748:	0038      	movs	r0, r7
 800074a:	f000 fb6f 	bl	8000e2c <__clzsi2>
 800074e:	3805      	subs	r0, #5
 8000750:	4087      	lsls	r7, r0
 8000752:	4284      	cmp	r4, r0
 8000754:	dd00      	ble.n	8000758 <__aeabi_fsub+0x74>
 8000756:	e096      	b.n	8000886 <__aeabi_fsub+0x1a2>
 8000758:	1b04      	subs	r4, r0, r4
 800075a:	003a      	movs	r2, r7
 800075c:	2020      	movs	r0, #32
 800075e:	3401      	adds	r4, #1
 8000760:	40e2      	lsrs	r2, r4
 8000762:	1b04      	subs	r4, r0, r4
 8000764:	40a7      	lsls	r7, r4
 8000766:	003b      	movs	r3, r7
 8000768:	1e5f      	subs	r7, r3, #1
 800076a:	41bb      	sbcs	r3, r7
 800076c:	2400      	movs	r4, #0
 800076e:	4313      	orrs	r3, r2
 8000770:	075a      	lsls	r2, r3, #29
 8000772:	d004      	beq.n	800077e <__aeabi_fsub+0x9a>
 8000774:	220f      	movs	r2, #15
 8000776:	401a      	ands	r2, r3
 8000778:	2a04      	cmp	r2, #4
 800077a:	d000      	beq.n	800077e <__aeabi_fsub+0x9a>
 800077c:	3304      	adds	r3, #4
 800077e:	015a      	lsls	r2, r3, #5
 8000780:	d527      	bpl.n	80007d2 <__aeabi_fsub+0xee>
 8000782:	3401      	adds	r4, #1
 8000784:	2cff      	cmp	r4, #255	; 0xff
 8000786:	d100      	bne.n	800078a <__aeabi_fsub+0xa6>
 8000788:	e079      	b.n	800087e <__aeabi_fsub+0x19a>
 800078a:	2201      	movs	r2, #1
 800078c:	019b      	lsls	r3, r3, #6
 800078e:	0a5b      	lsrs	r3, r3, #9
 8000790:	b2e4      	uxtb	r4, r4
 8000792:	402a      	ands	r2, r5
 8000794:	025b      	lsls	r3, r3, #9
 8000796:	05e4      	lsls	r4, r4, #23
 8000798:	0a58      	lsrs	r0, r3, #9
 800079a:	07d2      	lsls	r2, r2, #31
 800079c:	4320      	orrs	r0, r4
 800079e:	4310      	orrs	r0, r2
 80007a0:	bc1c      	pop	{r2, r3, r4}
 80007a2:	4690      	mov	r8, r2
 80007a4:	4699      	mov	r9, r3
 80007a6:	46a2      	mov	sl, r4
 80007a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007aa:	2cff      	cmp	r4, #255	; 0xff
 80007ac:	d0e0      	beq.n	8000770 <__aeabi_fsub+0x8c>
 80007ae:	2180      	movs	r1, #128	; 0x80
 80007b0:	04c9      	lsls	r1, r1, #19
 80007b2:	430e      	orrs	r6, r1
 80007b4:	2a1b      	cmp	r2, #27
 80007b6:	dc7b      	bgt.n	80008b0 <__aeabi_fsub+0x1cc>
 80007b8:	0031      	movs	r1, r6
 80007ba:	2020      	movs	r0, #32
 80007bc:	40d1      	lsrs	r1, r2
 80007be:	1a82      	subs	r2, r0, r2
 80007c0:	4096      	lsls	r6, r2
 80007c2:	1e72      	subs	r2, r6, #1
 80007c4:	4196      	sbcs	r6, r2
 80007c6:	430e      	orrs	r6, r1
 80007c8:	1b9b      	subs	r3, r3, r6
 80007ca:	015a      	lsls	r2, r3, #5
 80007cc:	d4ba      	bmi.n	8000744 <__aeabi_fsub+0x60>
 80007ce:	075a      	lsls	r2, r3, #29
 80007d0:	d1d0      	bne.n	8000774 <__aeabi_fsub+0x90>
 80007d2:	2201      	movs	r2, #1
 80007d4:	08df      	lsrs	r7, r3, #3
 80007d6:	402a      	ands	r2, r5
 80007d8:	2cff      	cmp	r4, #255	; 0xff
 80007da:	d133      	bne.n	8000844 <__aeabi_fsub+0x160>
 80007dc:	2f00      	cmp	r7, #0
 80007de:	d100      	bne.n	80007e2 <__aeabi_fsub+0xfe>
 80007e0:	e0a8      	b.n	8000934 <__aeabi_fsub+0x250>
 80007e2:	2380      	movs	r3, #128	; 0x80
 80007e4:	03db      	lsls	r3, r3, #15
 80007e6:	433b      	orrs	r3, r7
 80007e8:	025b      	lsls	r3, r3, #9
 80007ea:	0a5b      	lsrs	r3, r3, #9
 80007ec:	24ff      	movs	r4, #255	; 0xff
 80007ee:	e7d1      	b.n	8000794 <__aeabi_fsub+0xb0>
 80007f0:	1a21      	subs	r1, r4, r0
 80007f2:	2900      	cmp	r1, #0
 80007f4:	dd4c      	ble.n	8000890 <__aeabi_fsub+0x1ac>
 80007f6:	2800      	cmp	r0, #0
 80007f8:	d02a      	beq.n	8000850 <__aeabi_fsub+0x16c>
 80007fa:	2cff      	cmp	r4, #255	; 0xff
 80007fc:	d0b8      	beq.n	8000770 <__aeabi_fsub+0x8c>
 80007fe:	2080      	movs	r0, #128	; 0x80
 8000800:	04c0      	lsls	r0, r0, #19
 8000802:	4306      	orrs	r6, r0
 8000804:	291b      	cmp	r1, #27
 8000806:	dd00      	ble.n	800080a <__aeabi_fsub+0x126>
 8000808:	e0af      	b.n	800096a <__aeabi_fsub+0x286>
 800080a:	0030      	movs	r0, r6
 800080c:	2720      	movs	r7, #32
 800080e:	40c8      	lsrs	r0, r1
 8000810:	1a79      	subs	r1, r7, r1
 8000812:	408e      	lsls	r6, r1
 8000814:	1e71      	subs	r1, r6, #1
 8000816:	418e      	sbcs	r6, r1
 8000818:	4306      	orrs	r6, r0
 800081a:	199b      	adds	r3, r3, r6
 800081c:	0159      	lsls	r1, r3, #5
 800081e:	d5d6      	bpl.n	80007ce <__aeabi_fsub+0xea>
 8000820:	3401      	adds	r4, #1
 8000822:	2cff      	cmp	r4, #255	; 0xff
 8000824:	d100      	bne.n	8000828 <__aeabi_fsub+0x144>
 8000826:	e085      	b.n	8000934 <__aeabi_fsub+0x250>
 8000828:	2201      	movs	r2, #1
 800082a:	497a      	ldr	r1, [pc, #488]	; (8000a14 <__aeabi_fsub+0x330>)
 800082c:	401a      	ands	r2, r3
 800082e:	085b      	lsrs	r3, r3, #1
 8000830:	400b      	ands	r3, r1
 8000832:	4313      	orrs	r3, r2
 8000834:	e79c      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000836:	2e00      	cmp	r6, #0
 8000838:	d000      	beq.n	800083c <__aeabi_fsub+0x158>
 800083a:	e770      	b.n	800071e <__aeabi_fsub+0x3a>
 800083c:	e76b      	b.n	8000716 <__aeabi_fsub+0x32>
 800083e:	1e3b      	subs	r3, r7, #0
 8000840:	d1c5      	bne.n	80007ce <__aeabi_fsub+0xea>
 8000842:	2200      	movs	r2, #0
 8000844:	027b      	lsls	r3, r7, #9
 8000846:	0a5b      	lsrs	r3, r3, #9
 8000848:	b2e4      	uxtb	r4, r4
 800084a:	e7a3      	b.n	8000794 <__aeabi_fsub+0xb0>
 800084c:	0014      	movs	r4, r2
 800084e:	e78f      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000850:	2e00      	cmp	r6, #0
 8000852:	d04d      	beq.n	80008f0 <__aeabi_fsub+0x20c>
 8000854:	1e48      	subs	r0, r1, #1
 8000856:	2800      	cmp	r0, #0
 8000858:	d157      	bne.n	800090a <__aeabi_fsub+0x226>
 800085a:	199b      	adds	r3, r3, r6
 800085c:	2401      	movs	r4, #1
 800085e:	015a      	lsls	r2, r3, #5
 8000860:	d5b5      	bpl.n	80007ce <__aeabi_fsub+0xea>
 8000862:	2402      	movs	r4, #2
 8000864:	e7e0      	b.n	8000828 <__aeabi_fsub+0x144>
 8000866:	2a00      	cmp	r2, #0
 8000868:	d125      	bne.n	80008b6 <__aeabi_fsub+0x1d2>
 800086a:	1c62      	adds	r2, r4, #1
 800086c:	b2d2      	uxtb	r2, r2
 800086e:	2a01      	cmp	r2, #1
 8000870:	dd72      	ble.n	8000958 <__aeabi_fsub+0x274>
 8000872:	1b9f      	subs	r7, r3, r6
 8000874:	017a      	lsls	r2, r7, #5
 8000876:	d535      	bpl.n	80008e4 <__aeabi_fsub+0x200>
 8000878:	1af7      	subs	r7, r6, r3
 800087a:	000d      	movs	r5, r1
 800087c:	e764      	b.n	8000748 <__aeabi_fsub+0x64>
 800087e:	2201      	movs	r2, #1
 8000880:	2300      	movs	r3, #0
 8000882:	402a      	ands	r2, r5
 8000884:	e786      	b.n	8000794 <__aeabi_fsub+0xb0>
 8000886:	003b      	movs	r3, r7
 8000888:	4a63      	ldr	r2, [pc, #396]	; (8000a18 <__aeabi_fsub+0x334>)
 800088a:	1a24      	subs	r4, r4, r0
 800088c:	4013      	ands	r3, r2
 800088e:	e76f      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000890:	2900      	cmp	r1, #0
 8000892:	d16c      	bne.n	800096e <__aeabi_fsub+0x28a>
 8000894:	1c61      	adds	r1, r4, #1
 8000896:	b2c8      	uxtb	r0, r1
 8000898:	2801      	cmp	r0, #1
 800089a:	dd4e      	ble.n	800093a <__aeabi_fsub+0x256>
 800089c:	29ff      	cmp	r1, #255	; 0xff
 800089e:	d049      	beq.n	8000934 <__aeabi_fsub+0x250>
 80008a0:	199b      	adds	r3, r3, r6
 80008a2:	085b      	lsrs	r3, r3, #1
 80008a4:	000c      	movs	r4, r1
 80008a6:	e763      	b.n	8000770 <__aeabi_fsub+0x8c>
 80008a8:	2aff      	cmp	r2, #255	; 0xff
 80008aa:	d041      	beq.n	8000930 <__aeabi_fsub+0x24c>
 80008ac:	000a      	movs	r2, r1
 80008ae:	e781      	b.n	80007b4 <__aeabi_fsub+0xd0>
 80008b0:	2601      	movs	r6, #1
 80008b2:	1b9b      	subs	r3, r3, r6
 80008b4:	e789      	b.n	80007ca <__aeabi_fsub+0xe6>
 80008b6:	2c00      	cmp	r4, #0
 80008b8:	d01c      	beq.n	80008f4 <__aeabi_fsub+0x210>
 80008ba:	28ff      	cmp	r0, #255	; 0xff
 80008bc:	d021      	beq.n	8000902 <__aeabi_fsub+0x21e>
 80008be:	2480      	movs	r4, #128	; 0x80
 80008c0:	04e4      	lsls	r4, r4, #19
 80008c2:	4252      	negs	r2, r2
 80008c4:	4323      	orrs	r3, r4
 80008c6:	2a1b      	cmp	r2, #27
 80008c8:	dd00      	ble.n	80008cc <__aeabi_fsub+0x1e8>
 80008ca:	e096      	b.n	80009fa <__aeabi_fsub+0x316>
 80008cc:	001c      	movs	r4, r3
 80008ce:	2520      	movs	r5, #32
 80008d0:	40d4      	lsrs	r4, r2
 80008d2:	1aaa      	subs	r2, r5, r2
 80008d4:	4093      	lsls	r3, r2
 80008d6:	1e5a      	subs	r2, r3, #1
 80008d8:	4193      	sbcs	r3, r2
 80008da:	4323      	orrs	r3, r4
 80008dc:	1af3      	subs	r3, r6, r3
 80008de:	0004      	movs	r4, r0
 80008e0:	000d      	movs	r5, r1
 80008e2:	e72d      	b.n	8000740 <__aeabi_fsub+0x5c>
 80008e4:	2f00      	cmp	r7, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fsub+0x206>
 80008e8:	e72e      	b.n	8000748 <__aeabi_fsub+0x64>
 80008ea:	2200      	movs	r2, #0
 80008ec:	2400      	movs	r4, #0
 80008ee:	e7a9      	b.n	8000844 <__aeabi_fsub+0x160>
 80008f0:	000c      	movs	r4, r1
 80008f2:	e73d      	b.n	8000770 <__aeabi_fsub+0x8c>
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d058      	beq.n	80009aa <__aeabi_fsub+0x2c6>
 80008f8:	43d2      	mvns	r2, r2
 80008fa:	2a00      	cmp	r2, #0
 80008fc:	d0ee      	beq.n	80008dc <__aeabi_fsub+0x1f8>
 80008fe:	28ff      	cmp	r0, #255	; 0xff
 8000900:	d1e1      	bne.n	80008c6 <__aeabi_fsub+0x1e2>
 8000902:	0033      	movs	r3, r6
 8000904:	24ff      	movs	r4, #255	; 0xff
 8000906:	000d      	movs	r5, r1
 8000908:	e732      	b.n	8000770 <__aeabi_fsub+0x8c>
 800090a:	29ff      	cmp	r1, #255	; 0xff
 800090c:	d010      	beq.n	8000930 <__aeabi_fsub+0x24c>
 800090e:	0001      	movs	r1, r0
 8000910:	e778      	b.n	8000804 <__aeabi_fsub+0x120>
 8000912:	2b00      	cmp	r3, #0
 8000914:	d06e      	beq.n	80009f4 <__aeabi_fsub+0x310>
 8000916:	24ff      	movs	r4, #255	; 0xff
 8000918:	2e00      	cmp	r6, #0
 800091a:	d100      	bne.n	800091e <__aeabi_fsub+0x23a>
 800091c:	e728      	b.n	8000770 <__aeabi_fsub+0x8c>
 800091e:	2280      	movs	r2, #128	; 0x80
 8000920:	4651      	mov	r1, sl
 8000922:	03d2      	lsls	r2, r2, #15
 8000924:	4211      	tst	r1, r2
 8000926:	d003      	beq.n	8000930 <__aeabi_fsub+0x24c>
 8000928:	4661      	mov	r1, ip
 800092a:	4211      	tst	r1, r2
 800092c:	d100      	bne.n	8000930 <__aeabi_fsub+0x24c>
 800092e:	0033      	movs	r3, r6
 8000930:	24ff      	movs	r4, #255	; 0xff
 8000932:	e71d      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000934:	24ff      	movs	r4, #255	; 0xff
 8000936:	2300      	movs	r3, #0
 8000938:	e72c      	b.n	8000794 <__aeabi_fsub+0xb0>
 800093a:	2c00      	cmp	r4, #0
 800093c:	d1e9      	bne.n	8000912 <__aeabi_fsub+0x22e>
 800093e:	2b00      	cmp	r3, #0
 8000940:	d063      	beq.n	8000a0a <__aeabi_fsub+0x326>
 8000942:	2e00      	cmp	r6, #0
 8000944:	d100      	bne.n	8000948 <__aeabi_fsub+0x264>
 8000946:	e713      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000948:	199b      	adds	r3, r3, r6
 800094a:	015a      	lsls	r2, r3, #5
 800094c:	d400      	bmi.n	8000950 <__aeabi_fsub+0x26c>
 800094e:	e73e      	b.n	80007ce <__aeabi_fsub+0xea>
 8000950:	4a31      	ldr	r2, [pc, #196]	; (8000a18 <__aeabi_fsub+0x334>)
 8000952:	000c      	movs	r4, r1
 8000954:	4013      	ands	r3, r2
 8000956:	e70b      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000958:	2c00      	cmp	r4, #0
 800095a:	d11e      	bne.n	800099a <__aeabi_fsub+0x2b6>
 800095c:	2b00      	cmp	r3, #0
 800095e:	d12f      	bne.n	80009c0 <__aeabi_fsub+0x2dc>
 8000960:	2e00      	cmp	r6, #0
 8000962:	d04f      	beq.n	8000a04 <__aeabi_fsub+0x320>
 8000964:	0033      	movs	r3, r6
 8000966:	000d      	movs	r5, r1
 8000968:	e702      	b.n	8000770 <__aeabi_fsub+0x8c>
 800096a:	2601      	movs	r6, #1
 800096c:	e755      	b.n	800081a <__aeabi_fsub+0x136>
 800096e:	2c00      	cmp	r4, #0
 8000970:	d11f      	bne.n	80009b2 <__aeabi_fsub+0x2ce>
 8000972:	2b00      	cmp	r3, #0
 8000974:	d043      	beq.n	80009fe <__aeabi_fsub+0x31a>
 8000976:	43c9      	mvns	r1, r1
 8000978:	2900      	cmp	r1, #0
 800097a:	d00b      	beq.n	8000994 <__aeabi_fsub+0x2b0>
 800097c:	28ff      	cmp	r0, #255	; 0xff
 800097e:	d039      	beq.n	80009f4 <__aeabi_fsub+0x310>
 8000980:	291b      	cmp	r1, #27
 8000982:	dc44      	bgt.n	8000a0e <__aeabi_fsub+0x32a>
 8000984:	001c      	movs	r4, r3
 8000986:	2720      	movs	r7, #32
 8000988:	40cc      	lsrs	r4, r1
 800098a:	1a79      	subs	r1, r7, r1
 800098c:	408b      	lsls	r3, r1
 800098e:	1e59      	subs	r1, r3, #1
 8000990:	418b      	sbcs	r3, r1
 8000992:	4323      	orrs	r3, r4
 8000994:	199b      	adds	r3, r3, r6
 8000996:	0004      	movs	r4, r0
 8000998:	e740      	b.n	800081c <__aeabi_fsub+0x138>
 800099a:	2b00      	cmp	r3, #0
 800099c:	d11a      	bne.n	80009d4 <__aeabi_fsub+0x2f0>
 800099e:	2e00      	cmp	r6, #0
 80009a0:	d124      	bne.n	80009ec <__aeabi_fsub+0x308>
 80009a2:	2780      	movs	r7, #128	; 0x80
 80009a4:	2200      	movs	r2, #0
 80009a6:	03ff      	lsls	r7, r7, #15
 80009a8:	e71b      	b.n	80007e2 <__aeabi_fsub+0xfe>
 80009aa:	0033      	movs	r3, r6
 80009ac:	0004      	movs	r4, r0
 80009ae:	000d      	movs	r5, r1
 80009b0:	e6de      	b.n	8000770 <__aeabi_fsub+0x8c>
 80009b2:	28ff      	cmp	r0, #255	; 0xff
 80009b4:	d01e      	beq.n	80009f4 <__aeabi_fsub+0x310>
 80009b6:	2480      	movs	r4, #128	; 0x80
 80009b8:	04e4      	lsls	r4, r4, #19
 80009ba:	4249      	negs	r1, r1
 80009bc:	4323      	orrs	r3, r4
 80009be:	e7df      	b.n	8000980 <__aeabi_fsub+0x29c>
 80009c0:	2e00      	cmp	r6, #0
 80009c2:	d100      	bne.n	80009c6 <__aeabi_fsub+0x2e2>
 80009c4:	e6d4      	b.n	8000770 <__aeabi_fsub+0x8c>
 80009c6:	1b9f      	subs	r7, r3, r6
 80009c8:	017a      	lsls	r2, r7, #5
 80009ca:	d400      	bmi.n	80009ce <__aeabi_fsub+0x2ea>
 80009cc:	e737      	b.n	800083e <__aeabi_fsub+0x15a>
 80009ce:	1af3      	subs	r3, r6, r3
 80009d0:	000d      	movs	r5, r1
 80009d2:	e6cd      	b.n	8000770 <__aeabi_fsub+0x8c>
 80009d4:	24ff      	movs	r4, #255	; 0xff
 80009d6:	2e00      	cmp	r6, #0
 80009d8:	d100      	bne.n	80009dc <__aeabi_fsub+0x2f8>
 80009da:	e6c9      	b.n	8000770 <__aeabi_fsub+0x8c>
 80009dc:	2280      	movs	r2, #128	; 0x80
 80009de:	4650      	mov	r0, sl
 80009e0:	03d2      	lsls	r2, r2, #15
 80009e2:	4210      	tst	r0, r2
 80009e4:	d0a4      	beq.n	8000930 <__aeabi_fsub+0x24c>
 80009e6:	4660      	mov	r0, ip
 80009e8:	4210      	tst	r0, r2
 80009ea:	d1a1      	bne.n	8000930 <__aeabi_fsub+0x24c>
 80009ec:	0033      	movs	r3, r6
 80009ee:	000d      	movs	r5, r1
 80009f0:	24ff      	movs	r4, #255	; 0xff
 80009f2:	e6bd      	b.n	8000770 <__aeabi_fsub+0x8c>
 80009f4:	0033      	movs	r3, r6
 80009f6:	24ff      	movs	r4, #255	; 0xff
 80009f8:	e6ba      	b.n	8000770 <__aeabi_fsub+0x8c>
 80009fa:	2301      	movs	r3, #1
 80009fc:	e76e      	b.n	80008dc <__aeabi_fsub+0x1f8>
 80009fe:	0033      	movs	r3, r6
 8000a00:	0004      	movs	r4, r0
 8000a02:	e6b5      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000a04:	2700      	movs	r7, #0
 8000a06:	2200      	movs	r2, #0
 8000a08:	e71c      	b.n	8000844 <__aeabi_fsub+0x160>
 8000a0a:	0033      	movs	r3, r6
 8000a0c:	e6b0      	b.n	8000770 <__aeabi_fsub+0x8c>
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e7c0      	b.n	8000994 <__aeabi_fsub+0x2b0>
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	7dffffff 	.word	0x7dffffff
 8000a18:	fbffffff 	.word	0xfbffffff

08000a1c <__aeabi_f2iz>:
 8000a1c:	0241      	lsls	r1, r0, #9
 8000a1e:	0043      	lsls	r3, r0, #1
 8000a20:	0fc2      	lsrs	r2, r0, #31
 8000a22:	0a49      	lsrs	r1, r1, #9
 8000a24:	0e1b      	lsrs	r3, r3, #24
 8000a26:	2000      	movs	r0, #0
 8000a28:	2b7e      	cmp	r3, #126	; 0x7e
 8000a2a:	dd0d      	ble.n	8000a48 <__aeabi_f2iz+0x2c>
 8000a2c:	2b9d      	cmp	r3, #157	; 0x9d
 8000a2e:	dc0c      	bgt.n	8000a4a <__aeabi_f2iz+0x2e>
 8000a30:	2080      	movs	r0, #128	; 0x80
 8000a32:	0400      	lsls	r0, r0, #16
 8000a34:	4301      	orrs	r1, r0
 8000a36:	2b95      	cmp	r3, #149	; 0x95
 8000a38:	dc0a      	bgt.n	8000a50 <__aeabi_f2iz+0x34>
 8000a3a:	2096      	movs	r0, #150	; 0x96
 8000a3c:	1ac3      	subs	r3, r0, r3
 8000a3e:	40d9      	lsrs	r1, r3
 8000a40:	4248      	negs	r0, r1
 8000a42:	2a00      	cmp	r2, #0
 8000a44:	d100      	bne.n	8000a48 <__aeabi_f2iz+0x2c>
 8000a46:	0008      	movs	r0, r1
 8000a48:	4770      	bx	lr
 8000a4a:	4b03      	ldr	r3, [pc, #12]	; (8000a58 <__aeabi_f2iz+0x3c>)
 8000a4c:	18d0      	adds	r0, r2, r3
 8000a4e:	e7fb      	b.n	8000a48 <__aeabi_f2iz+0x2c>
 8000a50:	3b96      	subs	r3, #150	; 0x96
 8000a52:	4099      	lsls	r1, r3
 8000a54:	e7f4      	b.n	8000a40 <__aeabi_f2iz+0x24>
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	7fffffff 	.word	0x7fffffff

08000a5c <__aeabi_i2f>:
 8000a5c:	b570      	push	{r4, r5, r6, lr}
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	d030      	beq.n	8000ac4 <__aeabi_i2f+0x68>
 8000a62:	17c3      	asrs	r3, r0, #31
 8000a64:	18c4      	adds	r4, r0, r3
 8000a66:	405c      	eors	r4, r3
 8000a68:	0fc5      	lsrs	r5, r0, #31
 8000a6a:	0020      	movs	r0, r4
 8000a6c:	f000 f9de 	bl	8000e2c <__clzsi2>
 8000a70:	239e      	movs	r3, #158	; 0x9e
 8000a72:	1a1b      	subs	r3, r3, r0
 8000a74:	2b96      	cmp	r3, #150	; 0x96
 8000a76:	dc0d      	bgt.n	8000a94 <__aeabi_i2f+0x38>
 8000a78:	2296      	movs	r2, #150	; 0x96
 8000a7a:	1ad2      	subs	r2, r2, r3
 8000a7c:	4094      	lsls	r4, r2
 8000a7e:	002a      	movs	r2, r5
 8000a80:	0264      	lsls	r4, r4, #9
 8000a82:	0a64      	lsrs	r4, r4, #9
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	0264      	lsls	r4, r4, #9
 8000a88:	05db      	lsls	r3, r3, #23
 8000a8a:	0a60      	lsrs	r0, r4, #9
 8000a8c:	07d2      	lsls	r2, r2, #31
 8000a8e:	4318      	orrs	r0, r3
 8000a90:	4310      	orrs	r0, r2
 8000a92:	bd70      	pop	{r4, r5, r6, pc}
 8000a94:	2b99      	cmp	r3, #153	; 0x99
 8000a96:	dc19      	bgt.n	8000acc <__aeabi_i2f+0x70>
 8000a98:	2299      	movs	r2, #153	; 0x99
 8000a9a:	1ad2      	subs	r2, r2, r3
 8000a9c:	2a00      	cmp	r2, #0
 8000a9e:	dd29      	ble.n	8000af4 <__aeabi_i2f+0x98>
 8000aa0:	4094      	lsls	r4, r2
 8000aa2:	0022      	movs	r2, r4
 8000aa4:	4c14      	ldr	r4, [pc, #80]	; (8000af8 <__aeabi_i2f+0x9c>)
 8000aa6:	4014      	ands	r4, r2
 8000aa8:	0751      	lsls	r1, r2, #29
 8000aaa:	d004      	beq.n	8000ab6 <__aeabi_i2f+0x5a>
 8000aac:	210f      	movs	r1, #15
 8000aae:	400a      	ands	r2, r1
 8000ab0:	2a04      	cmp	r2, #4
 8000ab2:	d000      	beq.n	8000ab6 <__aeabi_i2f+0x5a>
 8000ab4:	3404      	adds	r4, #4
 8000ab6:	0162      	lsls	r2, r4, #5
 8000ab8:	d413      	bmi.n	8000ae2 <__aeabi_i2f+0x86>
 8000aba:	01a4      	lsls	r4, r4, #6
 8000abc:	0a64      	lsrs	r4, r4, #9
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	002a      	movs	r2, r5
 8000ac2:	e7e0      	b.n	8000a86 <__aeabi_i2f+0x2a>
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	2400      	movs	r4, #0
 8000aca:	e7dc      	b.n	8000a86 <__aeabi_i2f+0x2a>
 8000acc:	2205      	movs	r2, #5
 8000ace:	0021      	movs	r1, r4
 8000ad0:	1a12      	subs	r2, r2, r0
 8000ad2:	40d1      	lsrs	r1, r2
 8000ad4:	22b9      	movs	r2, #185	; 0xb9
 8000ad6:	1ad2      	subs	r2, r2, r3
 8000ad8:	4094      	lsls	r4, r2
 8000ada:	1e62      	subs	r2, r4, #1
 8000adc:	4194      	sbcs	r4, r2
 8000ade:	430c      	orrs	r4, r1
 8000ae0:	e7da      	b.n	8000a98 <__aeabi_i2f+0x3c>
 8000ae2:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <__aeabi_i2f+0x9c>)
 8000ae4:	002a      	movs	r2, r5
 8000ae6:	401c      	ands	r4, r3
 8000ae8:	239f      	movs	r3, #159	; 0x9f
 8000aea:	01a4      	lsls	r4, r4, #6
 8000aec:	1a1b      	subs	r3, r3, r0
 8000aee:	0a64      	lsrs	r4, r4, #9
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	e7c8      	b.n	8000a86 <__aeabi_i2f+0x2a>
 8000af4:	0022      	movs	r2, r4
 8000af6:	e7d5      	b.n	8000aa4 <__aeabi_i2f+0x48>
 8000af8:	fbffffff 	.word	0xfbffffff

08000afc <__aeabi_ui2f>:
 8000afc:	b510      	push	{r4, lr}
 8000afe:	1e04      	subs	r4, r0, #0
 8000b00:	d027      	beq.n	8000b52 <__aeabi_ui2f+0x56>
 8000b02:	f000 f993 	bl	8000e2c <__clzsi2>
 8000b06:	239e      	movs	r3, #158	; 0x9e
 8000b08:	1a1b      	subs	r3, r3, r0
 8000b0a:	2b96      	cmp	r3, #150	; 0x96
 8000b0c:	dc0a      	bgt.n	8000b24 <__aeabi_ui2f+0x28>
 8000b0e:	2296      	movs	r2, #150	; 0x96
 8000b10:	1ad2      	subs	r2, r2, r3
 8000b12:	4094      	lsls	r4, r2
 8000b14:	0264      	lsls	r4, r4, #9
 8000b16:	0a64      	lsrs	r4, r4, #9
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	0264      	lsls	r4, r4, #9
 8000b1c:	05db      	lsls	r3, r3, #23
 8000b1e:	0a60      	lsrs	r0, r4, #9
 8000b20:	4318      	orrs	r0, r3
 8000b22:	bd10      	pop	{r4, pc}
 8000b24:	2b99      	cmp	r3, #153	; 0x99
 8000b26:	dc17      	bgt.n	8000b58 <__aeabi_ui2f+0x5c>
 8000b28:	2299      	movs	r2, #153	; 0x99
 8000b2a:	1ad2      	subs	r2, r2, r3
 8000b2c:	2a00      	cmp	r2, #0
 8000b2e:	dd27      	ble.n	8000b80 <__aeabi_ui2f+0x84>
 8000b30:	4094      	lsls	r4, r2
 8000b32:	0022      	movs	r2, r4
 8000b34:	4c13      	ldr	r4, [pc, #76]	; (8000b84 <__aeabi_ui2f+0x88>)
 8000b36:	4014      	ands	r4, r2
 8000b38:	0751      	lsls	r1, r2, #29
 8000b3a:	d004      	beq.n	8000b46 <__aeabi_ui2f+0x4a>
 8000b3c:	210f      	movs	r1, #15
 8000b3e:	400a      	ands	r2, r1
 8000b40:	2a04      	cmp	r2, #4
 8000b42:	d000      	beq.n	8000b46 <__aeabi_ui2f+0x4a>
 8000b44:	3404      	adds	r4, #4
 8000b46:	0162      	lsls	r2, r4, #5
 8000b48:	d412      	bmi.n	8000b70 <__aeabi_ui2f+0x74>
 8000b4a:	01a4      	lsls	r4, r4, #6
 8000b4c:	0a64      	lsrs	r4, r4, #9
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	e7e3      	b.n	8000b1a <__aeabi_ui2f+0x1e>
 8000b52:	2300      	movs	r3, #0
 8000b54:	2400      	movs	r4, #0
 8000b56:	e7e0      	b.n	8000b1a <__aeabi_ui2f+0x1e>
 8000b58:	22b9      	movs	r2, #185	; 0xb9
 8000b5a:	0021      	movs	r1, r4
 8000b5c:	1ad2      	subs	r2, r2, r3
 8000b5e:	4091      	lsls	r1, r2
 8000b60:	000a      	movs	r2, r1
 8000b62:	1e51      	subs	r1, r2, #1
 8000b64:	418a      	sbcs	r2, r1
 8000b66:	2105      	movs	r1, #5
 8000b68:	1a09      	subs	r1, r1, r0
 8000b6a:	40cc      	lsrs	r4, r1
 8000b6c:	4314      	orrs	r4, r2
 8000b6e:	e7db      	b.n	8000b28 <__aeabi_ui2f+0x2c>
 8000b70:	4b04      	ldr	r3, [pc, #16]	; (8000b84 <__aeabi_ui2f+0x88>)
 8000b72:	401c      	ands	r4, r3
 8000b74:	239f      	movs	r3, #159	; 0x9f
 8000b76:	01a4      	lsls	r4, r4, #6
 8000b78:	1a1b      	subs	r3, r3, r0
 8000b7a:	0a64      	lsrs	r4, r4, #9
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	e7cc      	b.n	8000b1a <__aeabi_ui2f+0x1e>
 8000b80:	0022      	movs	r2, r4
 8000b82:	e7d7      	b.n	8000b34 <__aeabi_ui2f+0x38>
 8000b84:	fbffffff 	.word	0xfbffffff

08000b88 <__eqdf2>:
 8000b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b8a:	464f      	mov	r7, r9
 8000b8c:	4646      	mov	r6, r8
 8000b8e:	46d6      	mov	lr, sl
 8000b90:	005c      	lsls	r4, r3, #1
 8000b92:	b5c0      	push	{r6, r7, lr}
 8000b94:	031f      	lsls	r7, r3, #12
 8000b96:	0fdb      	lsrs	r3, r3, #31
 8000b98:	469a      	mov	sl, r3
 8000b9a:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <__eqdf2+0x70>)
 8000b9c:	030e      	lsls	r6, r1, #12
 8000b9e:	004d      	lsls	r5, r1, #1
 8000ba0:	4684      	mov	ip, r0
 8000ba2:	4680      	mov	r8, r0
 8000ba4:	0b36      	lsrs	r6, r6, #12
 8000ba6:	0d6d      	lsrs	r5, r5, #21
 8000ba8:	0fc9      	lsrs	r1, r1, #31
 8000baa:	4691      	mov	r9, r2
 8000bac:	0b3f      	lsrs	r7, r7, #12
 8000bae:	0d64      	lsrs	r4, r4, #21
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	429d      	cmp	r5, r3
 8000bb4:	d008      	beq.n	8000bc8 <__eqdf2+0x40>
 8000bb6:	429c      	cmp	r4, r3
 8000bb8:	d001      	beq.n	8000bbe <__eqdf2+0x36>
 8000bba:	42a5      	cmp	r5, r4
 8000bbc:	d00b      	beq.n	8000bd6 <__eqdf2+0x4e>
 8000bbe:	bc1c      	pop	{r2, r3, r4}
 8000bc0:	4690      	mov	r8, r2
 8000bc2:	4699      	mov	r9, r3
 8000bc4:	46a2      	mov	sl, r4
 8000bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bc8:	4663      	mov	r3, ip
 8000bca:	4333      	orrs	r3, r6
 8000bcc:	d1f7      	bne.n	8000bbe <__eqdf2+0x36>
 8000bce:	42ac      	cmp	r4, r5
 8000bd0:	d1f5      	bne.n	8000bbe <__eqdf2+0x36>
 8000bd2:	433a      	orrs	r2, r7
 8000bd4:	d1f3      	bne.n	8000bbe <__eqdf2+0x36>
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	42be      	cmp	r6, r7
 8000bda:	d1f0      	bne.n	8000bbe <__eqdf2+0x36>
 8000bdc:	45c8      	cmp	r8, r9
 8000bde:	d1ee      	bne.n	8000bbe <__eqdf2+0x36>
 8000be0:	4551      	cmp	r1, sl
 8000be2:	d007      	beq.n	8000bf4 <__eqdf2+0x6c>
 8000be4:	2d00      	cmp	r5, #0
 8000be6:	d1ea      	bne.n	8000bbe <__eqdf2+0x36>
 8000be8:	4663      	mov	r3, ip
 8000bea:	431e      	orrs	r6, r3
 8000bec:	0030      	movs	r0, r6
 8000bee:	1e46      	subs	r6, r0, #1
 8000bf0:	41b0      	sbcs	r0, r6
 8000bf2:	e7e4      	b.n	8000bbe <__eqdf2+0x36>
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	e7e2      	b.n	8000bbe <__eqdf2+0x36>
 8000bf8:	000007ff 	.word	0x000007ff

08000bfc <__gedf2>:
 8000bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bfe:	4645      	mov	r5, r8
 8000c00:	46de      	mov	lr, fp
 8000c02:	4657      	mov	r7, sl
 8000c04:	464e      	mov	r6, r9
 8000c06:	b5e0      	push	{r5, r6, r7, lr}
 8000c08:	031f      	lsls	r7, r3, #12
 8000c0a:	0b3d      	lsrs	r5, r7, #12
 8000c0c:	4f2c      	ldr	r7, [pc, #176]	; (8000cc0 <__gedf2+0xc4>)
 8000c0e:	030e      	lsls	r6, r1, #12
 8000c10:	004c      	lsls	r4, r1, #1
 8000c12:	46ab      	mov	fp, r5
 8000c14:	005d      	lsls	r5, r3, #1
 8000c16:	4684      	mov	ip, r0
 8000c18:	0b36      	lsrs	r6, r6, #12
 8000c1a:	0d64      	lsrs	r4, r4, #21
 8000c1c:	0fc9      	lsrs	r1, r1, #31
 8000c1e:	4690      	mov	r8, r2
 8000c20:	0d6d      	lsrs	r5, r5, #21
 8000c22:	0fdb      	lsrs	r3, r3, #31
 8000c24:	42bc      	cmp	r4, r7
 8000c26:	d02a      	beq.n	8000c7e <__gedf2+0x82>
 8000c28:	4f25      	ldr	r7, [pc, #148]	; (8000cc0 <__gedf2+0xc4>)
 8000c2a:	42bd      	cmp	r5, r7
 8000c2c:	d02d      	beq.n	8000c8a <__gedf2+0x8e>
 8000c2e:	2c00      	cmp	r4, #0
 8000c30:	d10f      	bne.n	8000c52 <__gedf2+0x56>
 8000c32:	4330      	orrs	r0, r6
 8000c34:	0007      	movs	r7, r0
 8000c36:	4681      	mov	r9, r0
 8000c38:	4278      	negs	r0, r7
 8000c3a:	4178      	adcs	r0, r7
 8000c3c:	b2c0      	uxtb	r0, r0
 8000c3e:	2d00      	cmp	r5, #0
 8000c40:	d117      	bne.n	8000c72 <__gedf2+0x76>
 8000c42:	465f      	mov	r7, fp
 8000c44:	433a      	orrs	r2, r7
 8000c46:	d114      	bne.n	8000c72 <__gedf2+0x76>
 8000c48:	464b      	mov	r3, r9
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d00a      	beq.n	8000c66 <__gedf2+0x6a>
 8000c50:	e006      	b.n	8000c60 <__gedf2+0x64>
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	d102      	bne.n	8000c5c <__gedf2+0x60>
 8000c56:	4658      	mov	r0, fp
 8000c58:	4302      	orrs	r2, r0
 8000c5a:	d001      	beq.n	8000c60 <__gedf2+0x64>
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	d018      	beq.n	8000c92 <__gedf2+0x96>
 8000c60:	4248      	negs	r0, r1
 8000c62:	2101      	movs	r1, #1
 8000c64:	4308      	orrs	r0, r1
 8000c66:	bc3c      	pop	{r2, r3, r4, r5}
 8000c68:	4690      	mov	r8, r2
 8000c6a:	4699      	mov	r9, r3
 8000c6c:	46a2      	mov	sl, r4
 8000c6e:	46ab      	mov	fp, r5
 8000c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c72:	2800      	cmp	r0, #0
 8000c74:	d0f2      	beq.n	8000c5c <__gedf2+0x60>
 8000c76:	2001      	movs	r0, #1
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	4318      	orrs	r0, r3
 8000c7c:	e7f3      	b.n	8000c66 <__gedf2+0x6a>
 8000c7e:	0037      	movs	r7, r6
 8000c80:	4307      	orrs	r7, r0
 8000c82:	d0d1      	beq.n	8000c28 <__gedf2+0x2c>
 8000c84:	2002      	movs	r0, #2
 8000c86:	4240      	negs	r0, r0
 8000c88:	e7ed      	b.n	8000c66 <__gedf2+0x6a>
 8000c8a:	465f      	mov	r7, fp
 8000c8c:	4317      	orrs	r7, r2
 8000c8e:	d0ce      	beq.n	8000c2e <__gedf2+0x32>
 8000c90:	e7f8      	b.n	8000c84 <__gedf2+0x88>
 8000c92:	42ac      	cmp	r4, r5
 8000c94:	dce4      	bgt.n	8000c60 <__gedf2+0x64>
 8000c96:	da03      	bge.n	8000ca0 <__gedf2+0xa4>
 8000c98:	1e48      	subs	r0, r1, #1
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	4308      	orrs	r0, r1
 8000c9e:	e7e2      	b.n	8000c66 <__gedf2+0x6a>
 8000ca0:	455e      	cmp	r6, fp
 8000ca2:	d8dd      	bhi.n	8000c60 <__gedf2+0x64>
 8000ca4:	d006      	beq.n	8000cb4 <__gedf2+0xb8>
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	455e      	cmp	r6, fp
 8000caa:	d2dc      	bcs.n	8000c66 <__gedf2+0x6a>
 8000cac:	2301      	movs	r3, #1
 8000cae:	1e48      	subs	r0, r1, #1
 8000cb0:	4318      	orrs	r0, r3
 8000cb2:	e7d8      	b.n	8000c66 <__gedf2+0x6a>
 8000cb4:	45c4      	cmp	ip, r8
 8000cb6:	d8d3      	bhi.n	8000c60 <__gedf2+0x64>
 8000cb8:	2000      	movs	r0, #0
 8000cba:	45c4      	cmp	ip, r8
 8000cbc:	d3f6      	bcc.n	8000cac <__gedf2+0xb0>
 8000cbe:	e7d2      	b.n	8000c66 <__gedf2+0x6a>
 8000cc0:	000007ff 	.word	0x000007ff

08000cc4 <__ledf2>:
 8000cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cc6:	464e      	mov	r6, r9
 8000cc8:	4645      	mov	r5, r8
 8000cca:	46de      	mov	lr, fp
 8000ccc:	4657      	mov	r7, sl
 8000cce:	005c      	lsls	r4, r3, #1
 8000cd0:	b5e0      	push	{r5, r6, r7, lr}
 8000cd2:	031f      	lsls	r7, r3, #12
 8000cd4:	0fdb      	lsrs	r3, r3, #31
 8000cd6:	4699      	mov	r9, r3
 8000cd8:	4b2a      	ldr	r3, [pc, #168]	; (8000d84 <__ledf2+0xc0>)
 8000cda:	030e      	lsls	r6, r1, #12
 8000cdc:	004d      	lsls	r5, r1, #1
 8000cde:	0fc9      	lsrs	r1, r1, #31
 8000ce0:	4684      	mov	ip, r0
 8000ce2:	0b36      	lsrs	r6, r6, #12
 8000ce4:	0d6d      	lsrs	r5, r5, #21
 8000ce6:	468b      	mov	fp, r1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	0b3f      	lsrs	r7, r7, #12
 8000cec:	0d64      	lsrs	r4, r4, #21
 8000cee:	429d      	cmp	r5, r3
 8000cf0:	d020      	beq.n	8000d34 <__ledf2+0x70>
 8000cf2:	4b24      	ldr	r3, [pc, #144]	; (8000d84 <__ledf2+0xc0>)
 8000cf4:	429c      	cmp	r4, r3
 8000cf6:	d022      	beq.n	8000d3e <__ledf2+0x7a>
 8000cf8:	2d00      	cmp	r5, #0
 8000cfa:	d112      	bne.n	8000d22 <__ledf2+0x5e>
 8000cfc:	4330      	orrs	r0, r6
 8000cfe:	4243      	negs	r3, r0
 8000d00:	4143      	adcs	r3, r0
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	2c00      	cmp	r4, #0
 8000d06:	d01f      	beq.n	8000d48 <__ledf2+0x84>
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d00c      	beq.n	8000d26 <__ledf2+0x62>
 8000d0c:	464b      	mov	r3, r9
 8000d0e:	2001      	movs	r0, #1
 8000d10:	3b01      	subs	r3, #1
 8000d12:	4303      	orrs	r3, r0
 8000d14:	0018      	movs	r0, r3
 8000d16:	bc3c      	pop	{r2, r3, r4, r5}
 8000d18:	4690      	mov	r8, r2
 8000d1a:	4699      	mov	r9, r3
 8000d1c:	46a2      	mov	sl, r4
 8000d1e:	46ab      	mov	fp, r5
 8000d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d22:	2c00      	cmp	r4, #0
 8000d24:	d016      	beq.n	8000d54 <__ledf2+0x90>
 8000d26:	45cb      	cmp	fp, r9
 8000d28:	d017      	beq.n	8000d5a <__ledf2+0x96>
 8000d2a:	465b      	mov	r3, fp
 8000d2c:	4259      	negs	r1, r3
 8000d2e:	2301      	movs	r3, #1
 8000d30:	430b      	orrs	r3, r1
 8000d32:	e7ef      	b.n	8000d14 <__ledf2+0x50>
 8000d34:	0031      	movs	r1, r6
 8000d36:	2302      	movs	r3, #2
 8000d38:	4301      	orrs	r1, r0
 8000d3a:	d1eb      	bne.n	8000d14 <__ledf2+0x50>
 8000d3c:	e7d9      	b.n	8000cf2 <__ledf2+0x2e>
 8000d3e:	0039      	movs	r1, r7
 8000d40:	2302      	movs	r3, #2
 8000d42:	4311      	orrs	r1, r2
 8000d44:	d1e6      	bne.n	8000d14 <__ledf2+0x50>
 8000d46:	e7d7      	b.n	8000cf8 <__ledf2+0x34>
 8000d48:	433a      	orrs	r2, r7
 8000d4a:	d1dd      	bne.n	8000d08 <__ledf2+0x44>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	2800      	cmp	r0, #0
 8000d50:	d0e0      	beq.n	8000d14 <__ledf2+0x50>
 8000d52:	e7ea      	b.n	8000d2a <__ledf2+0x66>
 8000d54:	433a      	orrs	r2, r7
 8000d56:	d1e6      	bne.n	8000d26 <__ledf2+0x62>
 8000d58:	e7e7      	b.n	8000d2a <__ledf2+0x66>
 8000d5a:	42a5      	cmp	r5, r4
 8000d5c:	dce5      	bgt.n	8000d2a <__ledf2+0x66>
 8000d5e:	db05      	blt.n	8000d6c <__ledf2+0xa8>
 8000d60:	42be      	cmp	r6, r7
 8000d62:	d8e2      	bhi.n	8000d2a <__ledf2+0x66>
 8000d64:	d007      	beq.n	8000d76 <__ledf2+0xb2>
 8000d66:	2300      	movs	r3, #0
 8000d68:	42be      	cmp	r6, r7
 8000d6a:	d2d3      	bcs.n	8000d14 <__ledf2+0x50>
 8000d6c:	4659      	mov	r1, fp
 8000d6e:	2301      	movs	r3, #1
 8000d70:	3901      	subs	r1, #1
 8000d72:	430b      	orrs	r3, r1
 8000d74:	e7ce      	b.n	8000d14 <__ledf2+0x50>
 8000d76:	45c4      	cmp	ip, r8
 8000d78:	d8d7      	bhi.n	8000d2a <__ledf2+0x66>
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	45c4      	cmp	ip, r8
 8000d7e:	d3f5      	bcc.n	8000d6c <__ledf2+0xa8>
 8000d80:	e7c8      	b.n	8000d14 <__ledf2+0x50>
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	000007ff 	.word	0x000007ff

08000d88 <__aeabi_f2d>:
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	0e09      	lsrs	r1, r1, #24
 8000d8c:	1c4b      	adds	r3, r1, #1
 8000d8e:	b570      	push	{r4, r5, r6, lr}
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	0246      	lsls	r6, r0, #9
 8000d94:	0a75      	lsrs	r5, r6, #9
 8000d96:	0fc4      	lsrs	r4, r0, #31
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	dd14      	ble.n	8000dc6 <__aeabi_f2d+0x3e>
 8000d9c:	23e0      	movs	r3, #224	; 0xe0
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	076d      	lsls	r5, r5, #29
 8000da2:	0b36      	lsrs	r6, r6, #12
 8000da4:	18cb      	adds	r3, r1, r3
 8000da6:	2100      	movs	r1, #0
 8000da8:	0d0a      	lsrs	r2, r1, #20
 8000daa:	0028      	movs	r0, r5
 8000dac:	0512      	lsls	r2, r2, #20
 8000dae:	4d1c      	ldr	r5, [pc, #112]	; (8000e20 <__aeabi_f2d+0x98>)
 8000db0:	4332      	orrs	r2, r6
 8000db2:	055b      	lsls	r3, r3, #21
 8000db4:	402a      	ands	r2, r5
 8000db6:	085b      	lsrs	r3, r3, #1
 8000db8:	4313      	orrs	r3, r2
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	07e4      	lsls	r4, r4, #31
 8000dbe:	085b      	lsrs	r3, r3, #1
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	bd70      	pop	{r4, r5, r6, pc}
 8000dc6:	2900      	cmp	r1, #0
 8000dc8:	d114      	bne.n	8000df4 <__aeabi_f2d+0x6c>
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d01e      	beq.n	8000e0c <__aeabi_f2d+0x84>
 8000dce:	0028      	movs	r0, r5
 8000dd0:	f000 f82c 	bl	8000e2c <__clzsi2>
 8000dd4:	280a      	cmp	r0, #10
 8000dd6:	dc1c      	bgt.n	8000e12 <__aeabi_f2d+0x8a>
 8000dd8:	230b      	movs	r3, #11
 8000dda:	002a      	movs	r2, r5
 8000ddc:	1a1b      	subs	r3, r3, r0
 8000dde:	40da      	lsrs	r2, r3
 8000de0:	0003      	movs	r3, r0
 8000de2:	3315      	adds	r3, #21
 8000de4:	409d      	lsls	r5, r3
 8000de6:	4b0f      	ldr	r3, [pc, #60]	; (8000e24 <__aeabi_f2d+0x9c>)
 8000de8:	0312      	lsls	r2, r2, #12
 8000dea:	1a1b      	subs	r3, r3, r0
 8000dec:	055b      	lsls	r3, r3, #21
 8000dee:	0b16      	lsrs	r6, r2, #12
 8000df0:	0d5b      	lsrs	r3, r3, #21
 8000df2:	e7d8      	b.n	8000da6 <__aeabi_f2d+0x1e>
 8000df4:	2d00      	cmp	r5, #0
 8000df6:	d006      	beq.n	8000e06 <__aeabi_f2d+0x7e>
 8000df8:	0b32      	lsrs	r2, r6, #12
 8000dfa:	2680      	movs	r6, #128	; 0x80
 8000dfc:	0336      	lsls	r6, r6, #12
 8000dfe:	076d      	lsls	r5, r5, #29
 8000e00:	4316      	orrs	r6, r2
 8000e02:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <__aeabi_f2d+0xa0>)
 8000e04:	e7cf      	b.n	8000da6 <__aeabi_f2d+0x1e>
 8000e06:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <__aeabi_f2d+0xa0>)
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e7cc      	b.n	8000da6 <__aeabi_f2d+0x1e>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	2600      	movs	r6, #0
 8000e10:	e7c9      	b.n	8000da6 <__aeabi_f2d+0x1e>
 8000e12:	0003      	movs	r3, r0
 8000e14:	002a      	movs	r2, r5
 8000e16:	3b0b      	subs	r3, #11
 8000e18:	409a      	lsls	r2, r3
 8000e1a:	2500      	movs	r5, #0
 8000e1c:	e7e3      	b.n	8000de6 <__aeabi_f2d+0x5e>
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	800fffff 	.word	0x800fffff
 8000e24:	00000389 	.word	0x00000389
 8000e28:	000007ff 	.word	0x000007ff

08000e2c <__clzsi2>:
 8000e2c:	211c      	movs	r1, #28
 8000e2e:	2301      	movs	r3, #1
 8000e30:	041b      	lsls	r3, r3, #16
 8000e32:	4298      	cmp	r0, r3
 8000e34:	d301      	bcc.n	8000e3a <__clzsi2+0xe>
 8000e36:	0c00      	lsrs	r0, r0, #16
 8000e38:	3910      	subs	r1, #16
 8000e3a:	0a1b      	lsrs	r3, r3, #8
 8000e3c:	4298      	cmp	r0, r3
 8000e3e:	d301      	bcc.n	8000e44 <__clzsi2+0x18>
 8000e40:	0a00      	lsrs	r0, r0, #8
 8000e42:	3908      	subs	r1, #8
 8000e44:	091b      	lsrs	r3, r3, #4
 8000e46:	4298      	cmp	r0, r3
 8000e48:	d301      	bcc.n	8000e4e <__clzsi2+0x22>
 8000e4a:	0900      	lsrs	r0, r0, #4
 8000e4c:	3904      	subs	r1, #4
 8000e4e:	a202      	add	r2, pc, #8	; (adr r2, 8000e58 <__clzsi2+0x2c>)
 8000e50:	5c10      	ldrb	r0, [r2, r0]
 8000e52:	1840      	adds	r0, r0, r1
 8000e54:	4770      	bx	lr
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	02020304 	.word	0x02020304
 8000e5c:	01010101 	.word	0x01010101
	...

08000e68 <MX_ADC_Init>:
DMA_HandleTypeDef hdma_adc;

/* ADC init function */

void MX_ADC_Init(void)
{
 8000e68:	b530      	push	{r4, r5, lr}
 8000e6a:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6c:	220c      	movs	r2, #12
 8000e6e:	2100      	movs	r1, #0
 8000e70:	a801      	add	r0, sp, #4
 8000e72:	f004 fcc4 	bl	80057fe <memset>
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  //hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e76:	2204      	movs	r2, #4
  hadc.Instance = ADC1;
 8000e78:	4c1f      	ldr	r4, [pc, #124]	; (8000ef8 <MX_ADC_Init+0x90>)
 8000e7a:	4b20      	ldr	r3, [pc, #128]	; (8000efc <MX_ADC_Init+0x94>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e7c:	6162      	str	r2, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e7e:	22c2      	movs	r2, #194	; 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000e80:	2501      	movs	r5, #1
  hadc.Instance = ADC1;
 8000e82:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e84:	2300      	movs	r3, #0
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e86:	32ff      	adds	r2, #255	; 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.DMAContinuousRequests = ENABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000e88:	0020      	movs	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e8a:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000e8c:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e8e:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000e90:	6125      	str	r5, [r4, #16]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000e92:	61a3      	str	r3, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000e94:	61e3      	str	r3, [r4, #28]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000e96:	6225      	str	r5, [r4, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000e98:	6263      	str	r3, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e9a:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e9c:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000e9e:	6325      	str	r5, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000ea0:	6363      	str	r3, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000ea2:	f001 fbe7 	bl	8002674 <HAL_ADC_Init>
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	d001      	beq.n	8000eae <MX_ADC_Init+0x46>
  {
    Error_Handler();
 8000eaa:	f000 fea7 	bl	8001bfc <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	015b      	lsls	r3, r3, #5
 8000eb2:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000eb4:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000eb6:	a901      	add	r1, sp, #4
 8000eb8:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8000eba:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000ebc:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ebe:	f001 fe45 	bl	8002b4c <HAL_ADC_ConfigChannel>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	d001      	beq.n	8000eca <MX_ADC_Init+0x62>
  {
    Error_Handler();
 8000ec6:	f000 fe99 	bl	8001bfc <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000eca:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ecc:	a901      	add	r1, sp, #4
 8000ece:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 8000ed0:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ed2:	f001 fe3b 	bl	8002b4c <HAL_ADC_ConfigChannel>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	d001      	beq.n	8000ede <MX_ADC_Init+0x76>
  {
    Error_Handler();
 8000eda:	f000 fe8f 	bl	8001bfc <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ede:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ee0:	a901      	add	r1, sp, #4
 8000ee2:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_5;
 8000ee4:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ee6:	f001 fe31 	bl	8002b4c <HAL_ADC_ConfigChannel>
 8000eea:	2800      	cmp	r0, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_ADC_Init+0x8a>
  {
    Error_Handler();
 8000eee:	f000 fe85 	bl	8001bfc <Error_Handler>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
  {
    Error_Handler();
  }*/

}
 8000ef2:	b005      	add	sp, #20
 8000ef4:	bd30      	pop	{r4, r5, pc}
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	20000310 	.word	0x20000310
 8000efc:	40012400 	.word	0x40012400

08000f00 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f00:	b570      	push	{r4, r5, r6, lr}
 8000f02:	0005      	movs	r5, r0
 8000f04:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f06:	2214      	movs	r2, #20
 8000f08:	2100      	movs	r1, #0
 8000f0a:	a803      	add	r0, sp, #12
 8000f0c:	f004 fc77 	bl	80057fe <memset>
  if(adcHandle->Instance==ADC1)
 8000f10:	4b20      	ldr	r3, [pc, #128]	; (8000f94 <HAL_ADC_MspInit+0x94>)
 8000f12:	682a      	ldr	r2, [r5, #0]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d13b      	bne.n	8000f90 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f18:	2080      	movs	r0, #128	; 0x80
 8000f1a:	491f      	ldr	r1, [pc, #124]	; (8000f98 <HAL_ADC_MspInit+0x98>)
 8000f1c:	0080      	lsls	r0, r0, #2
 8000f1e:	698a      	ldr	r2, [r1, #24]
        /* ADC Init */
        hdma_adc.Instance = DMA1_Channel2;
        hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
        hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
        hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
        hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f20:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f22:	4302      	orrs	r2, r0
 8000f24:	618a      	str	r2, [r1, #24]
 8000f26:	698b      	ldr	r3, [r1, #24]
        hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f28:	0076      	lsls	r6, r6, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f2a:	4003      	ands	r3, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2c:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f2e:	9301      	str	r3, [sp, #4]
 8000f30:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	694a      	ldr	r2, [r1, #20]
 8000f34:	0280      	lsls	r0, r0, #10
 8000f36:	4302      	orrs	r2, r0
 8000f38:	614a      	str	r2, [r1, #20]
 8000f3a:	694b      	ldr	r3, [r1, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	4003      	ands	r3, r0
 8000f40:	9302      	str	r3, [sp, #8]
 8000f42:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = V_OUT_Pin|C_OUT_Pin|DC_FEEDBACK_Pin;
 8000f46:	2326      	movs	r3, #38	; 0x26
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f48:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = V_OUT_Pin|C_OUT_Pin|DC_FEEDBACK_Pin;
 8000f4a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4c:	3b23      	subs	r3, #35	; 0x23
 8000f4e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f50:	f002 f986 	bl	8003260 <HAL_GPIO_Init>
        hdma_adc.Instance = DMA1_Channel2;
 8000f54:	4c11      	ldr	r4, [pc, #68]	; (8000f9c <HAL_ADC_MspInit+0x9c>)
 8000f56:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <HAL_ADC_MspInit+0xa0>)
        hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
        hdma_adc.Init.Mode = DMA_CIRCULAR;
        hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
        if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000f58:	0020      	movs	r0, r4
        hdma_adc.Instance = DMA1_Channel2;
 8000f5a:	6023      	str	r3, [r4, #0]
        hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	6063      	str	r3, [r4, #4]
        hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f60:	60a3      	str	r3, [r4, #8]
        hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000f62:	3380      	adds	r3, #128	; 0x80
 8000f64:	60e3      	str	r3, [r4, #12]
        hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f66:	2380      	movs	r3, #128	; 0x80
 8000f68:	00db      	lsls	r3, r3, #3
 8000f6a:	6163      	str	r3, [r4, #20]
        hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000f6c:	2320      	movs	r3, #32
 8000f6e:	61a3      	str	r3, [r4, #24]
        hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	015b      	lsls	r3, r3, #5
        hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f74:	6126      	str	r6, [r4, #16]
        hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f76:	61e3      	str	r3, [r4, #28]
        if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000f78:	f001 ff58 	bl	8002e2c <HAL_DMA_Init>
 8000f7c:	2800      	cmp	r0, #0
 8000f7e:	d001      	beq.n	8000f84 <HAL_ADC_MspInit+0x84>
        {
          Error_Handler();
 8000f80:	f000 fe3c 	bl	8001bfc <Error_Handler>
        }

        __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_ADC_DMA_CH2);
 8000f84:	4a07      	ldr	r2, [pc, #28]	; (8000fa4 <HAL_ADC_MspInit+0xa4>)
 8000f86:	6813      	ldr	r3, [r2, #0]
 8000f88:	4333      	orrs	r3, r6
 8000f8a:	6013      	str	r3, [r2, #0]

        __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8000f8c:	63ec      	str	r4, [r5, #60]	; 0x3c
 8000f8e:	6265      	str	r5, [r4, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f90:	b008      	add	sp, #32
 8000f92:	bd70      	pop	{r4, r5, r6, pc}
 8000f94:	40012400 	.word	0x40012400
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	200002cc 	.word	0x200002cc
 8000fa0:	4002001c 	.word	0x4002001c
 8000fa4:	40010000 	.word	0x40010000

08000fa8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000fa8:	b510      	push	{r4, lr}

  hcrc.Instance = CRC;
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <MX_CRC_Init+0x34>)
 8000fac:	4c0c      	ldr	r4, [pc, #48]	; (8000fe0 <MX_CRC_Init+0x38>)
 8000fae:	6023      	str	r3, [r4, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000fb0:	2300      	movs	r3, #0
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000fb2:	0020      	movs	r0, r4
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000fb4:	7123      	strb	r3, [r4, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000fb6:	7163      	strb	r3, [r4, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000fb8:	6163      	str	r3, [r4, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000fba:	61a3      	str	r3, [r4, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	6223      	str	r3, [r4, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000fc0:	f001 fed8 	bl	8002d74 <HAL_CRC_Init>
 8000fc4:	2800      	cmp	r0, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_CRC_Init+0x24>
  {
    Error_Handler();
 8000fc8:	f000 fe18 	bl	8001bfc <Error_Handler>
  }
  if (HAL_CRCEx_Init(&hcrc) != HAL_OK)
 8000fcc:	0020      	movs	r0, r4
 8000fce:	f001 ff2b 	bl	8002e28 <HAL_CRCEx_Init>
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	d001      	beq.n	8000fda <MX_CRC_Init+0x32>
  {
    Error_Handler();
 8000fd6:	f000 fe11 	bl	8001bfc <Error_Handler>
  }

}
 8000fda:	bd10      	pop	{r4, pc}
 8000fdc:	40023000 	.word	0x40023000
 8000fe0:	2000035c 	.word	0x2000035c

08000fe4 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <HAL_CRC_MspInit+0x20>)
 8000fe6:	6802      	ldr	r2, [r0, #0]
{
 8000fe8:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d108      	bne.n	8001000 <HAL_CRC_MspInit+0x1c>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000fee:	2040      	movs	r0, #64	; 0x40
 8000ff0:	4a05      	ldr	r2, [pc, #20]	; (8001008 <HAL_CRC_MspInit+0x24>)
 8000ff2:	6951      	ldr	r1, [r2, #20]
 8000ff4:	4301      	orrs	r1, r0
 8000ff6:	6151      	str	r1, [r2, #20]
 8000ff8:	6953      	ldr	r3, [r2, #20]
 8000ffa:	4003      	ands	r3, r0
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001000:	b002      	add	sp, #8
 8001002:	4770      	bx	lr
 8001004:	40023000 	.word	0x40023000
 8001008:	40021000 	.word	0x40021000

0800100c <StartADC>:
//******* ADC **********//
volatile uint16_t ADC_Data[ADC_ChannelCnt];
volatile uint32_t ADC_Cnt[ADC_ChannelCnt];
uint32_t adc_cnt1=0;

void StartADC(){
 800100c:	b510      	push	{r4, lr}
	//HAL_ADC_Start_IT(&hadc);
	//ADC->CCR |= ADC_CCR_TSEN | ADC_CCR_VREFEN;
	HAL_ADC_Start_DMA(&hadc,(uint32_t*) &ADC_Data,ADC_ChannelCnt);
 800100e:	2203      	movs	r2, #3
 8001010:	4902      	ldr	r1, [pc, #8]	; (800101c <StartADC+0x10>)
 8001012:	4803      	ldr	r0, [pc, #12]	; (8001020 <StartADC+0x14>)
 8001014:	f001 fc62 	bl	80028dc <HAL_ADC_Start_DMA>
}
 8001018:	bd10      	pop	{r4, pc}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	2000038c 	.word	0x2000038c
 8001020:	20000310 	.word	0x20000310

08001024 <ResetV_data>:
volatile uint32_t V_3=V3_etalon;
volatile uint32_t V_4=V4_etalon;
volatile uint32_t V_Cnt[4]={1,1,1,1};

void ResetV_data() {
	 V_1=V1_etalon;
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	4a08      	ldr	r2, [pc, #32]	; (8001048 <ResetV_data+0x24>)
 8001028:	011b      	lsls	r3, r3, #4
 800102a:	6013      	str	r3, [r2, #0]
	 V_2=V2_etalon;
 800102c:	4a07      	ldr	r2, [pc, #28]	; (800104c <ResetV_data+0x28>)
 800102e:	6013      	str	r3, [r2, #0]
	 V_3=V3_etalon;
 8001030:	4a07      	ldr	r2, [pc, #28]	; (8001050 <ResetV_data+0x2c>)
 8001032:	6013      	str	r3, [r2, #0]
	 V_4=V4_etalon;
 8001034:	4a07      	ldr	r2, [pc, #28]	; (8001054 <ResetV_data+0x30>)
 8001036:	6013      	str	r3, [r2, #0]

	 V_Cnt[0]=1;
 8001038:	2201      	movs	r2, #1
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <ResetV_data+0x34>)
 800103c:	601a      	str	r2, [r3, #0]
	 V_Cnt[1]=1;
 800103e:	605a      	str	r2, [r3, #4]
	 V_Cnt[2]=1;
 8001040:	609a      	str	r2, [r3, #8]
	 V_Cnt[3]=1;
 8001042:	60da      	str	r2, [r3, #12]
}
 8001044:	4770      	bx	lr
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	20000000 	.word	0x20000000
 800104c:	20000004 	.word	0x20000004
 8001050:	20000008 	.word	0x20000008
 8001054:	2000000c 	.word	0x2000000c
 8001058:	20000010 	.word	0x20000010

0800105c <CheckAmp>:

float CheckAmp(float Value) {
 800105c:	b5d0      	push	{r4, r6, r7, lr}
 800105e:	1c04      	adds	r4, r0, #0
	if (Value>=Amp_max) {
 8001060:	f7ff fe92 	bl	8000d88 <__aeabi_f2d>
 8001064:	4a0a      	ldr	r2, [pc, #40]	; (8001090 <CheckAmp+0x34>)
 8001066:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <CheckAmp+0x38>)
 8001068:	0006      	movs	r6, r0
 800106a:	000f      	movs	r7, r1
 800106c:	f7ff f916 	bl	800029c <__aeabi_dcmpge>
 8001070:	2800      	cmp	r0, #0
 8001072:	d109      	bne.n	8001088 <CheckAmp+0x2c>
		return Amp_max;
	}
	if (Value<=Amp_min) {
 8001074:	4a06      	ldr	r2, [pc, #24]	; (8001090 <CheckAmp+0x34>)
 8001076:	4b08      	ldr	r3, [pc, #32]	; (8001098 <CheckAmp+0x3c>)
 8001078:	0030      	movs	r0, r6
 800107a:	0039      	movs	r1, r7
 800107c:	f7ff f8fa 	bl	8000274 <__aeabi_dcmple>
 8001080:	2800      	cmp	r0, #0
 8001082:	d002      	beq.n	800108a <CheckAmp+0x2e>
		return Amp_min;
 8001084:	4c05      	ldr	r4, [pc, #20]	; (800109c <CheckAmp+0x40>)
 8001086:	e000      	b.n	800108a <CheckAmp+0x2e>
		return Amp_max;
 8001088:	4c05      	ldr	r4, [pc, #20]	; (80010a0 <CheckAmp+0x44>)
	}
	return Value;
	//
}
 800108a:	1c20      	adds	r0, r4, #0
 800108c:	bdd0      	pop	{r4, r6, r7, pc}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	9999999a 	.word	0x9999999a
 8001094:	3ff99999 	.word	0x3ff99999
 8001098:	3fd99999 	.word	0x3fd99999
 800109c:	3ecccccd 	.word	0x3ecccccd
 80010a0:	3fcccccd 	.word	0x3fcccccd

080010a4 <UpdateAmplitudeByV>:

void UpdateAmplitudeByV() {
 80010a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	V_1=(uint32_t) (V_1/V_Cnt[0]);
 80010a6:	4f35      	ldr	r7, [pc, #212]	; (800117c <UpdateAmplitudeByV+0xd8>)
 80010a8:	4c35      	ldr	r4, [pc, #212]	; (8001180 <UpdateAmplitudeByV+0xdc>)
 80010aa:	6838      	ldr	r0, [r7, #0]
 80010ac:	6821      	ldr	r1, [r4, #0]
 80010ae:	f7ff f835 	bl	800011c <__udivsi3>
	V_2=(uint32_t) (V_2/V_Cnt[1]);
 80010b2:	4e34      	ldr	r6, [pc, #208]	; (8001184 <UpdateAmplitudeByV+0xe0>)
	V_1=(uint32_t) (V_1/V_Cnt[0]);
 80010b4:	6038      	str	r0, [r7, #0]
	V_2=(uint32_t) (V_2/V_Cnt[1]);
 80010b6:	6830      	ldr	r0, [r6, #0]
 80010b8:	6861      	ldr	r1, [r4, #4]
 80010ba:	f7ff f82f 	bl	800011c <__udivsi3>
	V_3=(uint32_t) (V_3/V_Cnt[2]);
 80010be:	4d32      	ldr	r5, [pc, #200]	; (8001188 <UpdateAmplitudeByV+0xe4>)
	V_2=(uint32_t) (V_2/V_Cnt[1]);
 80010c0:	6030      	str	r0, [r6, #0]
	V_3=(uint32_t) (V_3/V_Cnt[2]);
 80010c2:	6828      	ldr	r0, [r5, #0]
 80010c4:	68a1      	ldr	r1, [r4, #8]
 80010c6:	f7ff f829 	bl	800011c <__udivsi3>
	V_4=(uint32_t) (V_4/V_Cnt[3]);
 80010ca:	4b30      	ldr	r3, [pc, #192]	; (800118c <UpdateAmplitudeByV+0xe8>)
	V_3=(uint32_t) (V_3/V_Cnt[2]);
 80010cc:	6028      	str	r0, [r5, #0]
	V_4=(uint32_t) (V_4/V_Cnt[3]);
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	68e1      	ldr	r1, [r4, #12]
 80010d2:	f7ff f823 	bl	800011c <__udivsi3>
 80010d6:	4b2d      	ldr	r3, [pc, #180]	; (800118c <UpdateAmplitudeByV+0xe8>)
 80010d8:	6018      	str	r0, [r3, #0]

		Sine_Amplitude_1=1-((V_1-V1_etalon)*Amp_Coef);
 80010da:	6838      	ldr	r0, [r7, #0]
 80010dc:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <UpdateAmplitudeByV+0xec>)
 80010de:	18c0      	adds	r0, r0, r3
 80010e0:	f7ff fd0c 	bl	8000afc <__aeabi_ui2f>
 80010e4:	492b      	ldr	r1, [pc, #172]	; (8001194 <UpdateAmplitudeByV+0xf0>)
 80010e6:	f7ff f9dd 	bl	80004a4 <__aeabi_fmul>
 80010ea:	1c01      	adds	r1, r0, #0
 80010ec:	20fe      	movs	r0, #254	; 0xfe
 80010ee:	0580      	lsls	r0, r0, #22
 80010f0:	f7ff faf8 	bl	80006e4 <__aeabi_fsub>
 80010f4:	4c28      	ldr	r4, [pc, #160]	; (8001198 <UpdateAmplitudeByV+0xf4>)
 80010f6:	6020      	str	r0, [r4, #0]
		Sine_Amplitude_1=CheckAmp(Sine_Amplitude_1);
 80010f8:	6820      	ldr	r0, [r4, #0]
 80010fa:	f7ff ffaf 	bl	800105c <CheckAmp>
 80010fe:	6020      	str	r0, [r4, #0]

		Sine_Amplitude_2=1-((V_2-V2_etalon)*Amp_Coef);
 8001100:	6830      	ldr	r0, [r6, #0]
 8001102:	4b23      	ldr	r3, [pc, #140]	; (8001190 <UpdateAmplitudeByV+0xec>)
 8001104:	18c0      	adds	r0, r0, r3
 8001106:	f7ff fcf9 	bl	8000afc <__aeabi_ui2f>
 800110a:	4922      	ldr	r1, [pc, #136]	; (8001194 <UpdateAmplitudeByV+0xf0>)
 800110c:	f7ff f9ca 	bl	80004a4 <__aeabi_fmul>
 8001110:	1c01      	adds	r1, r0, #0
 8001112:	20fe      	movs	r0, #254	; 0xfe
 8001114:	0580      	lsls	r0, r0, #22
 8001116:	f7ff fae5 	bl	80006e4 <__aeabi_fsub>
 800111a:	4c20      	ldr	r4, [pc, #128]	; (800119c <UpdateAmplitudeByV+0xf8>)
 800111c:	6020      	str	r0, [r4, #0]
		Sine_Amplitude_2=CheckAmp(Sine_Amplitude_2);
 800111e:	6820      	ldr	r0, [r4, #0]
 8001120:	f7ff ff9c 	bl	800105c <CheckAmp>
 8001124:	6020      	str	r0, [r4, #0]

		Sine_Amplitude_3=1-((V_3-V3_etalon)*Amp_Coef);
 8001126:	6828      	ldr	r0, [r5, #0]
 8001128:	4b19      	ldr	r3, [pc, #100]	; (8001190 <UpdateAmplitudeByV+0xec>)
 800112a:	18c0      	adds	r0, r0, r3
 800112c:	f7ff fce6 	bl	8000afc <__aeabi_ui2f>
 8001130:	4918      	ldr	r1, [pc, #96]	; (8001194 <UpdateAmplitudeByV+0xf0>)
 8001132:	f7ff f9b7 	bl	80004a4 <__aeabi_fmul>
 8001136:	1c01      	adds	r1, r0, #0
 8001138:	20fe      	movs	r0, #254	; 0xfe
 800113a:	0580      	lsls	r0, r0, #22
 800113c:	f7ff fad2 	bl	80006e4 <__aeabi_fsub>
 8001140:	4c17      	ldr	r4, [pc, #92]	; (80011a0 <UpdateAmplitudeByV+0xfc>)
 8001142:	6020      	str	r0, [r4, #0]
		Sine_Amplitude_3=CheckAmp(Sine_Amplitude_3);
 8001144:	6820      	ldr	r0, [r4, #0]
 8001146:	f7ff ff89 	bl	800105c <CheckAmp>

		Sine_Amplitude_4=1-((V_4-V4_etalon)*Amp_Coef);
 800114a:	4b10      	ldr	r3, [pc, #64]	; (800118c <UpdateAmplitudeByV+0xe8>)
		Sine_Amplitude_3=CheckAmp(Sine_Amplitude_3);
 800114c:	6020      	str	r0, [r4, #0]
		Sine_Amplitude_4=1-((V_4-V4_etalon)*Amp_Coef);
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <UpdateAmplitudeByV+0xec>)
 8001152:	18c0      	adds	r0, r0, r3
 8001154:	f7ff fcd2 	bl	8000afc <__aeabi_ui2f>
 8001158:	490e      	ldr	r1, [pc, #56]	; (8001194 <UpdateAmplitudeByV+0xf0>)
 800115a:	f7ff f9a3 	bl	80004a4 <__aeabi_fmul>
 800115e:	1c01      	adds	r1, r0, #0
 8001160:	20fe      	movs	r0, #254	; 0xfe
 8001162:	0580      	lsls	r0, r0, #22
 8001164:	f7ff fabe 	bl	80006e4 <__aeabi_fsub>
 8001168:	4c0e      	ldr	r4, [pc, #56]	; (80011a4 <UpdateAmplitudeByV+0x100>)
 800116a:	6020      	str	r0, [r4, #0]
		Sine_Amplitude_4=CheckAmp(Sine_Amplitude_4);
 800116c:	6820      	ldr	r0, [r4, #0]
 800116e:	f7ff ff75 	bl	800105c <CheckAmp>
 8001172:	6020      	str	r0, [r4, #0]
	Sine_Amplitude_3=CheckAmp(Sine_Amplitude_3);

	Sine_Amplitude_4=1-(V_4-V4_etalon)*Amp_Coef;
	Sine_Amplitude_4=CheckAmp(Sine_Amplitude_4);*/

	ResetV_data();
 8001174:	f7ff ff56 	bl	8001024 <ResetV_data>
}
 8001178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	20000000 	.word	0x20000000
 8001180:	20000010 	.word	0x20000010
 8001184:	20000004 	.word	0x20000004
 8001188:	20000008 	.word	0x20000008
 800118c:	2000000c 	.word	0x2000000c
 8001190:	fffff800 	.word	0xfffff800
 8001194:	3999999a 	.word	0x3999999a
 8001198:	20000034 	.word	0x20000034
 800119c:	20000038 	.word	0x20000038
 80011a0:	2000003c 	.word	0x2000003c
 80011a4:	20000040 	.word	0x20000040

080011a8 <CheckV_Feedback>:

void CheckV_Feedback() {
		if (sin_step>Sin_Amp_ind[2]) {
 80011a8:	4819      	ldr	r0, [pc, #100]	; (8001210 <CheckV_Feedback+0x68>)
 80011aa:	491a      	ldr	r1, [pc, #104]	; (8001214 <CheckV_Feedback+0x6c>)
void CheckV_Feedback() {
 80011ac:	b530      	push	{r4, r5, lr}
		if (sin_step>Sin_Amp_ind[2]) {
 80011ae:	8804      	ldrh	r4, [r0, #0]
 80011b0:	688d      	ldr	r5, [r1, #8]
 80011b2:	4a19      	ldr	r2, [pc, #100]	; (8001218 <CheckV_Feedback+0x70>)
 80011b4:	4b19      	ldr	r3, [pc, #100]	; (800121c <CheckV_Feedback+0x74>)
 80011b6:	42ac      	cmp	r4, r5
 80011b8:	dd08      	ble.n	80011cc <CheckV_Feedback+0x24>
			V_4=V_4+ADC_Data[0];
 80011ba:	4919      	ldr	r1, [pc, #100]	; (8001220 <CheckV_Feedback+0x78>)
 80011bc:	8812      	ldrh	r2, [r2, #0]
 80011be:	6808      	ldr	r0, [r1, #0]
 80011c0:	1812      	adds	r2, r2, r0
 80011c2:	600a      	str	r2, [r1, #0]
			V_Cnt[3]= V_Cnt[3]+1;
 80011c4:	68da      	ldr	r2, [r3, #12]
 80011c6:	3201      	adds	r2, #1
 80011c8:	60da      	str	r2, [r3, #12]
		} else {
			V_1=V_1+ADC_Data[0];
			V_Cnt[0]= V_Cnt[0]+1;
			return;
		}
}
 80011ca:	bd30      	pop	{r4, r5, pc}
		if (sin_step>Sin_Amp_ind[1]) {
 80011cc:	8804      	ldrh	r4, [r0, #0]
 80011ce:	684d      	ldr	r5, [r1, #4]
 80011d0:	42ac      	cmp	r4, r5
 80011d2:	dd08      	ble.n	80011e6 <CheckV_Feedback+0x3e>
			V_3=V_3+ADC_Data[0];
 80011d4:	4913      	ldr	r1, [pc, #76]	; (8001224 <CheckV_Feedback+0x7c>)
 80011d6:	8812      	ldrh	r2, [r2, #0]
 80011d8:	6808      	ldr	r0, [r1, #0]
 80011da:	1812      	adds	r2, r2, r0
 80011dc:	600a      	str	r2, [r1, #0]
			V_Cnt[2]= V_Cnt[2]+1;
 80011de:	689a      	ldr	r2, [r3, #8]
 80011e0:	3201      	adds	r2, #1
 80011e2:	609a      	str	r2, [r3, #8]
			return;
 80011e4:	e7f1      	b.n	80011ca <CheckV_Feedback+0x22>
		if (sin_step>Sin_Amp_ind[0]) {
 80011e6:	8800      	ldrh	r0, [r0, #0]
 80011e8:	6809      	ldr	r1, [r1, #0]
			V_2=V_2+ADC_Data[0];
 80011ea:	8812      	ldrh	r2, [r2, #0]
		if (sin_step>Sin_Amp_ind[0]) {
 80011ec:	4288      	cmp	r0, r1
 80011ee:	dd07      	ble.n	8001200 <CheckV_Feedback+0x58>
			V_2=V_2+ADC_Data[0];
 80011f0:	490d      	ldr	r1, [pc, #52]	; (8001228 <CheckV_Feedback+0x80>)
 80011f2:	6808      	ldr	r0, [r1, #0]
 80011f4:	1812      	adds	r2, r2, r0
 80011f6:	600a      	str	r2, [r1, #0]
			V_Cnt[1]= V_Cnt[1]+1;
 80011f8:	685a      	ldr	r2, [r3, #4]
 80011fa:	3201      	adds	r2, #1
 80011fc:	605a      	str	r2, [r3, #4]
			return;
 80011fe:	e7e4      	b.n	80011ca <CheckV_Feedback+0x22>
			V_1=V_1+ADC_Data[0];
 8001200:	490a      	ldr	r1, [pc, #40]	; (800122c <CheckV_Feedback+0x84>)
 8001202:	6808      	ldr	r0, [r1, #0]
 8001204:	1812      	adds	r2, r2, r0
 8001206:	600a      	str	r2, [r1, #0]
			V_Cnt[0]= V_Cnt[0]+1;
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	3201      	adds	r2, #1
 800120c:	601a      	str	r2, [r3, #0]
			return;
 800120e:	e7dc      	b.n	80011ca <CheckV_Feedback+0x22>
 8001210:	200002be 	.word	0x200002be
 8001214:	20000024 	.word	0x20000024
 8001218:	2000038c 	.word	0x2000038c
 800121c:	20000010 	.word	0x20000010
 8001220:	2000000c 	.word	0x2000000c
 8001224:	20000008 	.word	0x20000008
 8001228:	20000004 	.word	0x20000004
 800122c:	20000000 	.word	0x20000000

08001230 <TM_CRC_Calculate8>:

button_struct_t DevModeKey; // button DEV_MODE1
button_struct_t DevModeKey2; // button DEV_MODE2
button_struct_t FaultFlag; // button FAULT_FEEDBACK_Pin

uint32_t TM_CRC_Calculate8(uint8_t* arr, uint32_t count, uint8_t reset) {
 8001230:	b570      	push	{r4, r5, r6, lr}
 8001232:	4b0d      	ldr	r3, [pc, #52]	; (8001268 <TM_CRC_Calculate8+0x38>)
	uint32_t cnt;

	/* Reset CRC data register if necessary */
	if (reset) {
 8001234:	2a00      	cmp	r2, #0
 8001236:	d001      	beq.n	800123c <TM_CRC_Calculate8+0xc>
		/* Reset generator */
		CRC->CR = CRC_CR_RESET;
 8001238:	2201      	movs	r2, #1
 800123a:	609a      	str	r2, [r3, #8]
	}

	/* Calculate number of 32-bit blocks */
	cnt = count >> 2;
 800123c:	088a      	lsrs	r2, r1, #2
 800123e:	0014      	movs	r4, r2

	/* Calculate */
	while (cnt--) {
 8001240:	0005      	movs	r5, r0
 8001242:	3c01      	subs	r4, #1
 8001244:	d208      	bcs.n	8001258 <TM_CRC_Calculate8+0x28>
 8001246:	0092      	lsls	r2, r2, #2
 8001248:	1880      	adds	r0, r0, r2
		/* Increase by 4 */
		arr += 4;
	}

	/* Calculate remaining data as 8-bit */
	cnt = count % 4;
 800124a:	2203      	movs	r2, #3
 800124c:	4011      	ands	r1, r2
 800124e:	1841      	adds	r1, r0, r1

	/* Calculate */
	while (cnt--) {
 8001250:	4288      	cmp	r0, r1
 8001252:	d104      	bne.n	800125e <TM_CRC_Calculate8+0x2e>
		/* Set new value */
		*((uint8_t *)&CRC->DR) = *arr++;
	}

	/* Return data */
	return CRC->DR;
 8001254:	6818      	ldr	r0, [r3, #0]
}
 8001256:	bd70      	pop	{r4, r5, r6, pc}
		CRC->DR = *(uint32_t *)arr;
 8001258:	cd40      	ldmia	r5!, {r6}
 800125a:	601e      	str	r6, [r3, #0]
 800125c:	e7f1      	b.n	8001242 <TM_CRC_Calculate8+0x12>
		*((uint8_t *)&CRC->DR) = *arr++;
 800125e:	7802      	ldrb	r2, [r0, #0]
 8001260:	3001      	adds	r0, #1
 8001262:	701a      	strb	r2, [r3, #0]
 8001264:	e7f4      	b.n	8001250 <TM_CRC_Calculate8+0x20>
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	40023000 	.word	0x40023000

0800126c <AddUART_CRC>:
void AddUART_Header() {
	ClearUART_Buff();
	strcat(uart_buff,"@data@");
}

void AddUART_CRC() {
 800126c:	b570      	push	{r4, r5, r6, lr}
	memset(crc_buff, '\0', sizeof(crc_buff));
 800126e:	4c0b      	ldr	r4, [pc, #44]	; (800129c <AddUART_CRC+0x30>)
 8001270:	2214      	movs	r2, #20
 8001272:	2100      	movs	r1, #0
 8001274:	0020      	movs	r0, r4
 8001276:	f004 fac2 	bl	80057fe <memset>
	//uint32_t crc=Get_CRC((uint8_t *) &uart_buff, sizeof(uart_buff));
	uint32_t crc=TM_CRC_Calculate8((uint8_t *) &uart_buff, sizeof(uart_buff), 1);
 800127a:	4d09      	ldr	r5, [pc, #36]	; (80012a0 <AddUART_CRC+0x34>)
 800127c:	2201      	movs	r2, #1
 800127e:	0028      	movs	r0, r5
 8001280:	2164      	movs	r1, #100	; 0x64
 8001282:	f7ff ffd5 	bl	8001230 <TM_CRC_Calculate8>
	sprintf(crc_buff, "@crc@%08X@\r\n",  (unsigned int) crc);
 8001286:	4907      	ldr	r1, [pc, #28]	; (80012a4 <AddUART_CRC+0x38>)
	uint32_t crc=TM_CRC_Calculate8((uint8_t *) &uart_buff, sizeof(uart_buff), 1);
 8001288:	0002      	movs	r2, r0
	sprintf(crc_buff, "@crc@%08X@\r\n",  (unsigned int) crc);
 800128a:	0020      	movs	r0, r4
 800128c:	f004 fac0 	bl	8005810 <siprintf>
	strcat(uart_buff,crc_buff);
 8001290:	0028      	movs	r0, r5
 8001292:	0021      	movs	r1, r4
 8001294:	f004 fade 	bl	8005854 <strcat>

}
 8001298:	bd70      	pop	{r4, r5, r6, pc}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	20000414 	.word	0x20000414
 80012a0:	20000394 	.word	0x20000394
 80012a4:	08006104 	.word	0x08006104

080012a8 <ClearUART_Buff>:
	if (WaitForTX) {
		WaitForUART_TX();
	}
}

void ClearUART_Buff() {
 80012a8:	b510      	push	{r4, lr}
	memset(uart_buff, '\0', sizeof(uart_buff));
 80012aa:	2264      	movs	r2, #100	; 0x64
 80012ac:	2100      	movs	r1, #0
 80012ae:	4802      	ldr	r0, [pc, #8]	; (80012b8 <ClearUART_Buff+0x10>)
 80012b0:	f004 faa5 	bl	80057fe <memset>
}
 80012b4:	bd10      	pop	{r4, pc}
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	20000394 	.word	0x20000394

080012bc <Get_ChipID>:
void Get_ChipID(void) {
 80012bc:	b507      	push	{r0, r1, r2, lr}
	ClearUART_Buff();
 80012be:	f7ff fff3 	bl	80012a8 <ClearUART_Buff>
	sprintf(uart_buff, "@id@%08X-%08X-%08X",   (unsigned int) TM_ID_GetUnique32(0),
 80012c2:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <Get_ChipID+0x24>)
 80012c4:	4907      	ldr	r1, [pc, #28]	; (80012e4 <Get_ChipID+0x28>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <Get_ChipID+0x2c>)
 80012ca:	4808      	ldr	r0, [pc, #32]	; (80012ec <Get_ChipID+0x30>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	6809      	ldr	r1, [r1, #0]
 80012d0:	9100      	str	r1, [sp, #0]
 80012d2:	4907      	ldr	r1, [pc, #28]	; (80012f0 <Get_ChipID+0x34>)
 80012d4:	f004 fa9c 	bl	8005810 <siprintf>
	AddUART_CRC();
 80012d8:	f7ff ffc8 	bl	800126c <AddUART_CRC>
}
 80012dc:	bd07      	pop	{r0, r1, r2, pc}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	1ffff7ac 	.word	0x1ffff7ac
 80012e4:	1ffff7b4 	.word	0x1ffff7b4
 80012e8:	1ffff7b0 	.word	0x1ffff7b0
 80012ec:	20000394 	.word	0x20000394
 80012f0:	08006111 	.word	0x08006111

080012f4 <Get_FlashSize>:
void Get_FlashSize(void) {
 80012f4:	b510      	push	{r4, lr}
	ClearUART_Buff();
 80012f6:	f7ff ffd7 	bl	80012a8 <ClearUART_Buff>
    sprintf(uart_buff, "@flash_size@%02d", TM_ID_GetFlashSize());
 80012fa:	4b05      	ldr	r3, [pc, #20]	; (8001310 <Get_FlashSize+0x1c>)
 80012fc:	4905      	ldr	r1, [pc, #20]	; (8001314 <Get_FlashSize+0x20>)
 80012fe:	881a      	ldrh	r2, [r3, #0]
 8001300:	4805      	ldr	r0, [pc, #20]	; (8001318 <Get_FlashSize+0x24>)
 8001302:	b292      	uxth	r2, r2
 8001304:	f004 fa84 	bl	8005810 <siprintf>
    AddUART_CRC();
 8001308:	f7ff ffb0 	bl	800126c <AddUART_CRC>
}
 800130c:	bd10      	pop	{r4, pc}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	1ffff7cc 	.word	0x1ffff7cc
 8001314:	08006124 	.word	0x08006124
 8001318:	20000394 	.word	0x20000394

0800131c <Get_Version>:
void Get_Version(void) {
 800131c:	b510      	push	{r4, lr}
	ClearUART_Buff();
 800131e:	f7ff ffc3 	bl	80012a8 <ClearUART_Buff>
	strcat(uart_buff,"@version@");
 8001322:	4c06      	ldr	r4, [pc, #24]	; (800133c <Get_Version+0x20>)
 8001324:	4906      	ldr	r1, [pc, #24]	; (8001340 <Get_Version+0x24>)
 8001326:	0020      	movs	r0, r4
 8001328:	f004 fa94 	bl	8005854 <strcat>
    strcat(uart_buff,__DATE__);
 800132c:	4905      	ldr	r1, [pc, #20]	; (8001344 <Get_Version+0x28>)
 800132e:	0020      	movs	r0, r4
 8001330:	f004 fa90 	bl	8005854 <strcat>
    AddUART_CRC();
 8001334:	f7ff ff9a 	bl	800126c <AddUART_CRC>
}
 8001338:	bd10      	pop	{r4, pc}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	20000394 	.word	0x20000394
 8001340:	08006135 	.word	0x08006135
 8001344:	0800613f 	.word	0x0800613f

08001348 <WaitForUART_TX>:

void WaitForUART_TX() {
	while (!huart1_finished_tx);
 8001348:	4a02      	ldr	r2, [pc, #8]	; (8001354 <WaitForUART_TX+0xc>)
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0fc      	beq.n	800134a <WaitForUART_TX+0x2>
}
 8001350:	4770      	bx	lr
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	20000020 	.word	0x20000020

08001358 <SerialPrintln>:
	huart1_finished_tx = 0;
 8001358:	2200      	movs	r2, #0
void SerialPrintln(int WaitForTX) {
 800135a:	b510      	push	{r4, lr}
 800135c:	0004      	movs	r4, r0
	huart1_finished_tx = 0;
 800135e:	4b07      	ldr	r3, [pc, #28]	; (800137c <SerialPrintln+0x24>)
 8001360:	601a      	str	r2, [r3, #0]
	while (HAL_UART_Transmit_DMA(&huart1, (uint8_t*) uart_buff, sizeof(uart_buff)-1) == HAL_BUSY);
 8001362:	2263      	movs	r2, #99	; 0x63
 8001364:	4906      	ldr	r1, [pc, #24]	; (8001380 <SerialPrintln+0x28>)
 8001366:	4807      	ldr	r0, [pc, #28]	; (8001384 <SerialPrintln+0x2c>)
 8001368:	f003 fe30 	bl	8004fcc <HAL_UART_Transmit_DMA>
 800136c:	2802      	cmp	r0, #2
 800136e:	d0f8      	beq.n	8001362 <SerialPrintln+0xa>
	if (WaitForTX) {
 8001370:	2c00      	cmp	r4, #0
 8001372:	d001      	beq.n	8001378 <SerialPrintln+0x20>
		WaitForUART_TX();
 8001374:	f7ff ffe8 	bl	8001348 <WaitForUART_TX>
}
 8001378:	bd10      	pop	{r4, pc}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	20000020 	.word	0x20000020
 8001380:	20000394 	.word	0x20000394
 8001384:	200005f8 	.word	0x200005f8

08001388 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
    if (huart->Instance == USART1)  // change USART instance
 8001388:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <HAL_UART_TxCpltCallback+0x18>)
 800138a:	6802      	ldr	r2, [r0, #0]
{
 800138c:	b510      	push	{r4, lr}
    if (huart->Instance == USART1)  // change USART instance
 800138e:	429a      	cmp	r2, r3
 8001390:	d104      	bne.n	800139c <HAL_UART_TxCpltCallback+0x14>
    {
    	huart1_finished_tx = 1;
 8001392:	2201      	movs	r2, #1
 8001394:	4b03      	ldr	r3, [pc, #12]	; (80013a4 <HAL_UART_TxCpltCallback+0x1c>)
 8001396:	601a      	str	r2, [r3, #0]
    	ClearUART_Buff();
 8001398:	f7ff ff86 	bl	80012a8 <ClearUART_Buff>
    }
}
 800139c:	bd10      	pop	{r4, pc}
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	40013800 	.word	0x40013800
 80013a4:	20000020 	.word	0x20000020

080013a8 <ResetWDG>:

void ResetWDG() {
 80013a8:	b510      	push	{r4, lr}
	 HAL_IWDG_Refresh(&hiwdg);
 80013aa:	4802      	ldr	r0, [pc, #8]	; (80013b4 <ResetWDG+0xc>)
 80013ac:	f002 f92a 	bl	8003604 <HAL_IWDG_Refresh>
	 //IWDG->KR = 0x0000AAAAU;
}
 80013b0:	bd10      	pop	{r4, pc}
 80013b2:	46c0      	nop			; (mov r8, r8)
 80013b4:	20000460 	.word	0x20000460

080013b8 <Set50HzDeadTimeNS>:
//#define DeadTime64X 				1 //1331,2ns
//#define DeadTime128X 				1 //2662,4ns
void Set50HzDeadTimeNS(void) {

		// Tdts = Tck_int //
	    TIM1->CR1 &= ~TIM_CR1_CKD;
 80013b8:	4b10      	ldr	r3, [pc, #64]	; (80013fc <Set50HzDeadTimeNS+0x44>)
 80013ba:	4911      	ldr	r1, [pc, #68]	; (8001400 <Set50HzDeadTimeNS+0x48>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	400a      	ands	r2, r1
	    TIM1->BDTR &= ~TIM_BDTR_DTG;
 80013c0:	21ff      	movs	r1, #255	; 0xff
	    TIM1->CR1 &= ~TIM_CR1_CKD;
 80013c2:	601a      	str	r2, [r3, #0]
	    TIM1->BDTR &= ~TIM_BDTR_DTG;
 80013c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013c6:	438a      	bics	r2, r1
 80013c8:	645a      	str	r2, [r3, #68]	; 0x44

	    //TIM1->BDTR  |= TIM_BDTR_DTG_7;//128x //2662,4ns
	    TIM1->BDTR  |= TIM_BDTR_DTG_6;//64x //1331,2ns
 80013ca:	2240      	movs	r2, #64	; 0x40
 80013cc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80013ce:	430a      	orrs	r2, r1
 80013d0:	645a      	str	r2, [r3, #68]	; 0x44
	    //TIM1->BDTR  |= TIM_BDTR_DTG_5;//32x //665,6ns
	    TIM1->BDTR  |= TIM_BDTR_DTG_4;//16x //332,8ns
 80013d2:	2210      	movs	r2, #16
 80013d4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80013d6:	430a      	orrs	r2, r1
 80013d8:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_3;//8x //166,4ns
 80013da:	2208      	movs	r2, #8
 80013dc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80013de:	430a      	orrs	r2, r1
 80013e0:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_2;//4x //83,2ns
 80013e2:	2204      	movs	r2, #4
 80013e4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80013e6:	430a      	orrs	r2, r1
 80013e8:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_1;//2x  //41,6ns
 80013ea:	2202      	movs	r2, #2
 80013ec:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80013ee:	430a      	orrs	r2, r1
 80013f0:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_0;//1x // Dead time base value 1/Fosc=1/48000=20.8ns
 80013f2:	2201      	movs	r2, #1
 80013f4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80013f6:	430a      	orrs	r2, r1
 80013f8:	645a      	str	r2, [r3, #68]	; 0x44
}
 80013fa:	4770      	bx	lr
 80013fc:	40012c00 	.word	0x40012c00
 8001400:	fffffcff 	.word	0xfffffcff

08001404 <SetNormalSignal>:
////////////////////// DEAD TIME - END //////////////////////


////////////////////// SIGNAL INVERSE - BEGIN //////////////////////
void SetNormalSignal(void) {
		TIM1->CCER |= TIM_CCER_CC3NP; // active high level: 0 - high, 1 - low
 8001404:	2280      	movs	r2, #128	; 0x80
 8001406:	4b05      	ldr	r3, [pc, #20]	; (800141c <SetNormalSignal+0x18>)
 8001408:	0112      	lsls	r2, r2, #4
 800140a:	6a19      	ldr	r1, [r3, #32]
 800140c:	430a      	orrs	r2, r1
 800140e:	621a      	str	r2, [r3, #32]
		TIM1->CCER |= TIM_CCER_CC3P; // active high level: 0 - high, 1 - low
 8001410:	2280      	movs	r2, #128	; 0x80
 8001412:	6a19      	ldr	r1, [r3, #32]
 8001414:	0092      	lsls	r2, r2, #2
 8001416:	430a      	orrs	r2, r1
 8001418:	621a      	str	r2, [r3, #32]
}
 800141a:	4770      	bx	lr
 800141c:	40012c00 	.word	0x40012c00

08001420 <Idle_SET>:
////////////////////// SIGNAL INVERSE - END //////////////////////

////////////////////// IDLE STATE - BEGIN //////////////////////
void Idle_SET(void) {
	    /* output idle state HIGHT */
		TIM1->CR2 |= TIM_CR2_OIS3;
 8001420:	2280      	movs	r2, #128	; 0x80
 8001422:	4b05      	ldr	r3, [pc, #20]	; (8001438 <Idle_SET+0x18>)
 8001424:	0152      	lsls	r2, r2, #5
 8001426:	6859      	ldr	r1, [r3, #4]
 8001428:	430a      	orrs	r2, r1
 800142a:	605a      	str	r2, [r3, #4]
		TIM1->CR2 |= TIM_CR2_OIS3N;
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	6859      	ldr	r1, [r3, #4]
 8001430:	0192      	lsls	r2, r2, #6
 8001432:	430a      	orrs	r2, r1
 8001434:	605a      	str	r2, [r3, #4]
}
 8001436:	4770      	bx	lr
 8001438:	40012c00 	.word	0x40012c00

0800143c <PWM_50Hz_Init>:
	/************************** Config PWM channel ************************************/

	TIM1->PSC = 960-1; // div for clock: F = SYSCLK / [PSC + 1]
	TIM1->ARR = 1000; // count to 1000
	TIM1->CCR3 = 500; // duty cycle 50%
	TIM1->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 800143c:	2110      	movs	r1, #16
	TIM1->PSC = 960-1; // div for clock: F = SYSCLK / [PSC + 1]
 800143e:	4b11      	ldr	r3, [pc, #68]	; (8001484 <PWM_50Hz_Init+0x48>)
 8001440:	4a11      	ldr	r2, [pc, #68]	; (8001488 <PWM_50Hz_Init+0x4c>)
void PWM_50Hz_Init (void) {
 8001442:	b510      	push	{r4, lr}
	TIM1->PSC = 960-1; // div for clock: F = SYSCLK / [PSC + 1]
 8001444:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 1000; // count to 1000
 8001446:	3229      	adds	r2, #41	; 0x29
 8001448:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->CCR3 = 500; // duty cycle 50%
 800144a:	3af5      	subs	r2, #245	; 0xf5
 800144c:	3aff      	subs	r2, #255	; 0xff
 800144e:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 8001450:	681a      	ldr	r2, [r3, #0]
    TIM1->CR1 &= ~TIM_CR1_CMS; // aligned on the front signal

    TIM1->CCMR2 &= ~TIM_CCMR2_OC3M;
 8001452:	2070      	movs	r0, #112	; 0x70
	TIM1->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 8001454:	438a      	bics	r2, r1
 8001456:	601a      	str	r2, [r3, #0]
    TIM1->CR1 &= ~TIM_CR1_CMS; // aligned on the front signal
 8001458:	2260      	movs	r2, #96	; 0x60
 800145a:	6819      	ldr	r1, [r3, #0]
 800145c:	4391      	bics	r1, r2
 800145e:	6019      	str	r1, [r3, #0]
    TIM1->CCMR2 &= ~TIM_CCMR2_OC3M;
 8001460:	69d9      	ldr	r1, [r3, #28]
 8001462:	4381      	bics	r1, r0
 8001464:	61d9      	str	r1, [r3, #28]
    TIM1->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1; // positiv PWM
 8001466:	69d9      	ldr	r1, [r3, #28]
 8001468:	430a      	orrs	r2, r1
 800146a:	61da      	str	r2, [r3, #28]

	/* Enable channel outputs */
	TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE; // enable PWM complementary out
 800146c:	22a0      	movs	r2, #160	; 0xa0
 800146e:	6a19      	ldr	r1, [r3, #32]
 8001470:	00d2      	lsls	r2, r2, #3
 8001472:	430a      	orrs	r2, r1
 8001474:	621a      	str	r2, [r3, #32]

	SetNormalSignal(); // NORMAL or INVERSE
 8001476:	f7ff ffc5 	bl	8001404 <SetNormalSignal>
	Idle_SET(); // se idle state /* output idle state HIGHT */
 800147a:	f7ff ffd1 	bl	8001420 <Idle_SET>

	Set50HzDeadTimeNS(); // 1976 ns
 800147e:	f7ff ff9b 	bl	80013b8 <Set50HzDeadTimeNS>

	//ch50HZ_OUTEN(); // OUTPUT ENABLE
	//ch50HZ_START(); // start CNT

}
 8001482:	bd10      	pop	{r4, pc}
 8001484:	40012c00 	.word	0x40012c00
 8001488:	000003bf 	.word	0x000003bf

0800148c <PWM_50Hz_START>:

////////////////////// CONTROL 50Hz - BEGIN //////////////////////
void PWM_50Hz_START(void)
{
	//TIM1->CNT = 0;
	TIM1->CCR3=500;
 800148c:	23fa      	movs	r3, #250	; 0xfa
{
 800148e:	b510      	push	{r4, lr}
	TIM1->CCR3=500;
 8001490:	4c0c      	ldr	r4, [pc, #48]	; (80014c4 <PWM_50Hz_START+0x38>)
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	63e3      	str	r3, [r4, #60]	; 0x3c
	/* Enable channel outputs */
		TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE; // enable PWM complementary out
 8001496:	23a0      	movs	r3, #160	; 0xa0
 8001498:	6a22      	ldr	r2, [r4, #32]
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	4313      	orrs	r3, r2
 800149e:	6223      	str	r3, [r4, #32]

		SetNormalSignal(); // NORMAL or INVERSE
 80014a0:	f7ff ffb0 	bl	8001404 <SetNormalSignal>
		Idle_SET(); // se idle state /* output idle state HIGHT */
 80014a4:	f7ff ffbc 	bl	8001420 <Idle_SET>

		Set50HzDeadTimeNS(); // 1976 ns
 80014a8:	f7ff ff86 	bl	80013b8 <Set50HzDeadTimeNS>

	TIM1->DIER |= TIM_DIER_UIE;
 80014ac:	2301      	movs	r3, #1
 80014ae:	68e2      	ldr	r2, [r4, #12]
 80014b0:	431a      	orrs	r2, r3
 80014b2:	60e2      	str	r2, [r4, #12]
	TIM1->CR1 |= TIM_CR1_CEN;
 80014b4:	6822      	ldr	r2, [r4, #0]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	6023      	str	r3, [r4, #0]

	ResetV_data();
 80014ba:	f7ff fdb3 	bl	8001024 <ResetV_data>
	UpdateAmplitudeByV();
 80014be:	f7ff fdf1 	bl	80010a4 <UpdateAmplitudeByV>
}
 80014c2:	bd10      	pop	{r4, pc}
 80014c4:	40012c00 	.word	0x40012c00

080014c8 <PWM_50Hz_STOP>:

void PWM_50Hz_STOP(void)
{
	//TIM1->CNT = 0;
	TIM1->SR&=~TIM_SR_UIF; // clear update flag
 80014c8:	2101      	movs	r1, #1
 80014ca:	4b10      	ldr	r3, [pc, #64]	; (800150c <PWM_50Hz_STOP+0x44>)
 80014cc:	691a      	ldr	r2, [r3, #16]
 80014ce:	438a      	bics	r2, r1
 80014d0:	611a      	str	r2, [r3, #16]

	TIM1->DIER &= ~TIM_DIER_UIE; // stop interrupt
 80014d2:	68da      	ldr	r2, [r3, #12]
 80014d4:	438a      	bics	r2, r1
 80014d6:	60da      	str	r2, [r3, #12]
	TIM1->CR1 &= (uint16_t)~TIM_CR1_CEN; // stop cnt
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	490d      	ldr	r1, [pc, #52]	; (8001510 <PWM_50Hz_STOP+0x48>)
 80014dc:	400a      	ands	r2, r1
 80014de:	601a      	str	r2, [r3, #0]

	//TIM1->CR1 &= ~TIM_CR1_CKD; // off dead time
	//TIM1->BDTR &= ~TIM_BDTR_DTG;

	TIM1->CR2 |= TIM_CR2_OIS3N; // revert level
 80014e0:	2280      	movs	r2, #128	; 0x80
 80014e2:	6859      	ldr	r1, [r3, #4]
 80014e4:	0192      	lsls	r2, r2, #6
 80014e6:	430a      	orrs	r2, r1
 80014e8:	605a      	str	r2, [r3, #4]
	TIM1->CR2 &= ~TIM_CR2_OIS3;
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	4909      	ldr	r1, [pc, #36]	; (8001514 <PWM_50Hz_STOP+0x4c>)
 80014ee:	400a      	ands	r2, r1
 80014f0:	605a      	str	r2, [r3, #4]

	TIM1->CCER |= TIM_CCER_CC3P; // active high level: 0 - high, 1 - low
 80014f2:	2280      	movs	r2, #128	; 0x80
 80014f4:	6a19      	ldr	r1, [r3, #32]
 80014f6:	0092      	lsls	r2, r2, #2
 80014f8:	430a      	orrs	r2, r1
 80014fa:	621a      	str	r2, [r3, #32]
	TIM1->CCER &= ~TIM_CCER_CC3NP; // active high level: 0 - high, 1 - low
 80014fc:	6a1a      	ldr	r2, [r3, #32]
 80014fe:	4906      	ldr	r1, [pc, #24]	; (8001518 <PWM_50Hz_STOP+0x50>)
 8001500:	400a      	ands	r2, r1
 8001502:	621a      	str	r2, [r3, #32]

	TIM1->CCR3=0;
 8001504:	2200      	movs	r2, #0
 8001506:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8001508:	4770      	bx	lr
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	40012c00 	.word	0x40012c00
 8001510:	0000fffe 	.word	0x0000fffe
 8001514:	ffffefff 	.word	0xffffefff
 8001518:	fffff7ff 	.word	0xfffff7ff

0800151c <PWM_50Hz_OUTEN>:

void PWM_50Hz_OUTEN(void)
{
	TIM1->BDTR |= TIM_BDTR_MOE | TIM_BDTR_AOE; // enable generation output
 800151c:	23c0      	movs	r3, #192	; 0xc0
 800151e:	4a03      	ldr	r2, [pc, #12]	; (800152c <PWM_50Hz_OUTEN+0x10>)
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001524:	430b      	orrs	r3, r1
 8001526:	6453      	str	r3, [r2, #68]	; 0x44
	//HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
}
 8001528:	4770      	bx	lr
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	40012c00 	.word	0x40012c00

08001530 <PWM_50Hz_OUTDIS>:

void PWM_50Hz_OUTDIS(void)
{
    TIM1->BDTR &= ~TIM_BDTR_MOE;
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <PWM_50Hz_OUTDIS+0x14>)
 8001532:	4905      	ldr	r1, [pc, #20]	; (8001548 <PWM_50Hz_OUTDIS+0x18>)
 8001534:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001536:	400a      	ands	r2, r1
 8001538:	645a      	str	r2, [r3, #68]	; 0x44
    TIM1->BDTR &= ~TIM_BDTR_AOE;
 800153a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800153c:	4903      	ldr	r1, [pc, #12]	; (800154c <PWM_50Hz_OUTDIS+0x1c>)
 800153e:	400a      	ands	r2, r1
 8001540:	645a      	str	r2, [r3, #68]	; 0x44
    //HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_3);
}
 8001542:	4770      	bx	lr
 8001544:	40012c00 	.word	0x40012c00
 8001548:	ffff7fff 	.word	0xffff7fff
 800154c:	ffffbfff 	.word	0xffffbfff

08001550 <PWM_50Hz_ON>:

void PWM_50Hz_ON(void){
 8001550:	b510      	push	{r4, lr}
	PWM_50Hz_OUTEN(); // OUTPUT ENABLE
 8001552:	f7ff ffe3 	bl	800151c <PWM_50Hz_OUTEN>
	PWM_50Hz_START(); // start CNT
 8001556:	f7ff ff99 	bl	800148c <PWM_50Hz_START>
}
 800155a:	bd10      	pop	{r4, pc}

0800155c <PWM_50Hz_OFF>:

void PWM_50Hz_OFF(void){
 800155c:	b510      	push	{r4, lr}
	PWM_50Hz_OUTDIS(); // OUTPUT ENABLE
 800155e:	f7ff ffe7 	bl	8001530 <PWM_50Hz_OUTDIS>
	PWM_50Hz_STOP(); // start CNT
 8001562:	f7ff ffb1 	bl	80014c8 <PWM_50Hz_STOP>
}
 8001566:	bd10      	pop	{r4, pc}

08001568 <PWM_Sinus_START>:


////////////////////// INIT GENERATOR PWM LOW - BEGIN //////////////////////
void PWM_Sinus_START(void)
{
	sin_step=0;
 8001568:	2200      	movs	r2, #0
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <PWM_Sinus_START+0x24>)
{
 800156c:	b510      	push	{r4, lr}
	sin_step=0;
 800156e:	801a      	strh	r2, [r3, #0]
	//TIM1->CNT = 0;
	TIM3->CCR1=0;
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <PWM_Sinus_START+0x28>)
 8001572:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=0;
 8001574:	639a      	str	r2, [r3, #56]	; 0x38
	//TIM3->CCER |= TIM_CCER_CC1P;

	//TIM3->CCER |= TIM_CCER_CC2E; // enable PWM complementary out to PA9
	//TIM3->CCER |= TIM_CCER_CC2P;

	TIM3->DIER |= TIM_DIER_UIE;
 8001576:	68d9      	ldr	r1, [r3, #12]
 8001578:	3201      	adds	r2, #1
 800157a:	4311      	orrs	r1, r2
 800157c:	60d9      	str	r1, [r3, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 800157e:	6819      	ldr	r1, [r3, #0]
 8001580:	430a      	orrs	r2, r1
 8001582:	601a      	str	r2, [r3, #0]

	ResetAmplitude();
 8001584:	f000 f878 	bl	8001678 <ResetAmplitude>
}
 8001588:	bd10      	pop	{r4, pc}
 800158a:	46c0      	nop			; (mov r8, r8)
 800158c:	200002be 	.word	0x200002be
 8001590:	40000400 	.word	0x40000400

08001594 <PWM_Sinus_STOP>:

void PWM_Sinus_STOP(void)
{
	//TIM1->CNT = 0;
	TIM3->SR&=~TIM_SR_UIF; // clear update flag
 8001594:	2101      	movs	r1, #1
 8001596:	4b07      	ldr	r3, [pc, #28]	; (80015b4 <PWM_Sinus_STOP+0x20>)
 8001598:	691a      	ldr	r2, [r3, #16]
 800159a:	438a      	bics	r2, r1
 800159c:	611a      	str	r2, [r3, #16]

	TIM3->DIER &= ~TIM_DIER_UIE; // stop interrupt
 800159e:	68da      	ldr	r2, [r3, #12]
 80015a0:	438a      	bics	r2, r1
 80015a2:	60da      	str	r2, [r3, #12]
	TIM3->CR1 &= (uint16_t)~TIM_CR1_CEN; // stop cnt
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4904      	ldr	r1, [pc, #16]	; (80015b8 <PWM_Sinus_STOP+0x24>)
 80015a8:	400a      	ands	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]

	TIM3->CCR1=0;
 80015ac:	2200      	movs	r2, #0
 80015ae:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=0;
 80015b0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80015b2:	4770      	bx	lr
 80015b4:	40000400 	.word	0x40000400
 80015b8:	0000fffe 	.word	0x0000fffe

080015bc <PWM_Sinus_OUTEN>:

void PWM_Sinus_OUTEN(void)
{
	TIM3->BDTR |= TIM_BDTR_MOE | TIM_BDTR_AOE; // enable generation output
 80015bc:	23c0      	movs	r3, #192	; 0xc0
 80015be:	4a03      	ldr	r2, [pc, #12]	; (80015cc <PWM_Sinus_OUTEN+0x10>)
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80015c4:	430b      	orrs	r3, r1
 80015c6:	6453      	str	r3, [r2, #68]	; 0x44

	//HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
	//HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
}
 80015c8:	4770      	bx	lr
 80015ca:	46c0      	nop			; (mov r8, r8)
 80015cc:	40000400 	.word	0x40000400

080015d0 <PWM_Sinus_OUTDIS>:

void PWM_Sinus_OUTDIS(void)
{
    TIM3->BDTR &= ~TIM_BDTR_MOE;
 80015d0:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <PWM_Sinus_OUTDIS+0x14>)
 80015d2:	4905      	ldr	r1, [pc, #20]	; (80015e8 <PWM_Sinus_OUTDIS+0x18>)
 80015d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015d6:	400a      	ands	r2, r1
 80015d8:	645a      	str	r2, [r3, #68]	; 0x44
    TIM3->BDTR &= ~TIM_BDTR_AOE;
 80015da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015dc:	4903      	ldr	r1, [pc, #12]	; (80015ec <PWM_Sinus_OUTDIS+0x1c>)
 80015de:	400a      	ands	r2, r1
 80015e0:	645a      	str	r2, [r3, #68]	; 0x44

    //HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_1);
    //HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
}
 80015e2:	4770      	bx	lr
 80015e4:	40000400 	.word	0x40000400
 80015e8:	ffff7fff 	.word	0xffff7fff
 80015ec:	ffffbfff 	.word	0xffffbfff

080015f0 <PWM_Sinus_ON>:

void PWM_Sinus_ON(void) {
 80015f0:	b510      	push	{r4, lr}
	PWM_Sinus_OUTEN(); // OUTPUT ENABLE
 80015f2:	f7ff ffe3 	bl	80015bc <PWM_Sinus_OUTEN>
	PWM_Sinus_START(); // start CNT
 80015f6:	f7ff ffb7 	bl	8001568 <PWM_Sinus_START>
}
 80015fa:	bd10      	pop	{r4, pc}

080015fc <PWM_Sinus_OFF>:

void PWM_Sinus_OFF(void){
 80015fc:	b510      	push	{r4, lr}
	PWM_Sinus_OUTDIS(); // OUTPUT ENABLE
 80015fe:	f7ff ffe7 	bl	80015d0 <PWM_Sinus_OUTDIS>
	PWM_Sinus_STOP(); // start CNT
 8001602:	f7ff ffc7 	bl	8001594 <PWM_Sinus_STOP>
}
 8001606:	bd10      	pop	{r4, pc}

08001608 <PWM_Sinus_Init>:
	//GPIOA->CRL	&= ~GPIO_CRL_MODE1;
	//GPIOA->CRL	|= GPIO_CRL_MODE1; // gpio speed 50 MHz

	/*************************** Config PWM channel ***********************************/
		TIM3->PSC = SinResPSC; // div for clock: F = SYSCLK / [PSC + 1]
		TIM3->ARR = 1000; // count to 1000
 8001608:	21fa      	movs	r1, #250	; 0xfa
		TIM3->PSC = SinResPSC; // div for clock: F = SYSCLK / [PSC + 1]
 800160a:	2201      	movs	r2, #1
 800160c:	4b17      	ldr	r3, [pc, #92]	; (800166c <PWM_Sinus_Init+0x64>)
		TIM3->ARR = 1000; // count to 1000
 800160e:	0089      	lsls	r1, r1, #2
		TIM3->PSC = SinResPSC; // div for clock: F = SYSCLK / [PSC + 1]
 8001610:	629a      	str	r2, [r3, #40]	; 0x28
		TIM3->ARR = 1000; // count to 1000
 8001612:	62d9      	str	r1, [r3, #44]	; 0x2c
		TIM3->CCR1 = 0; // duty cycle 0%
 8001614:	2100      	movs	r1, #0
 8001616:	6359      	str	r1, [r3, #52]	; 0x34
		TIM3->CCR2 = 0; // duty cycle 0%
 8001618:	6399      	str	r1, [r3, #56]	; 0x38

			TIM3->CCER |= TIM_CCER_CC1E; // enable PWM out to PA8
 800161a:	6a19      	ldr	r1, [r3, #32]
 800161c:	430a      	orrs	r2, r1
 800161e:	621a      	str	r2, [r3, #32]
			//TIM3->CCER &= ~TIM_CCER_CC1P; // active high level: 0 - high, 1 - low
			TIM3->CCER |= TIM_CCER_CC1P;
 8001620:	2202      	movs	r2, #2
 8001622:	6a19      	ldr	r1, [r3, #32]
 8001624:	430a      	orrs	r2, r1

			TIM3->CCER |= TIM_CCER_CC2E; // enable PWM complementary out to PA9
 8001626:	2110      	movs	r1, #16
			TIM3->CCER |= TIM_CCER_CC1P;
 8001628:	621a      	str	r2, [r3, #32]
			TIM3->CCER |= TIM_CCER_CC2E; // enable PWM complementary out to PA9
 800162a:	6a1a      	ldr	r2, [r3, #32]
 800162c:	430a      	orrs	r2, r1
 800162e:	621a      	str	r2, [r3, #32]
			//TIM3->CCER &= ~TIM_CCER_CC2P; // active high level: 0 - high, 1 - low
			TIM3->CCER |= TIM_CCER_CC2P;
 8001630:	2220      	movs	r2, #32
 8001632:	6a18      	ldr	r0, [r3, #32]
 8001634:	4302      	orrs	r2, r0
 8001636:	621a      	str	r2, [r3, #32]

		// se idle state
		TIM3->CR2 |= TIM_CR2_OIS1;
 8001638:	2280      	movs	r2, #128	; 0x80
 800163a:	6858      	ldr	r0, [r3, #4]
 800163c:	0052      	lsls	r2, r2, #1
 800163e:	4302      	orrs	r2, r0
 8001640:	605a      	str	r2, [r3, #4]
		TIM3->CR2 |= TIM_CR2_OIS2;
 8001642:	2280      	movs	r2, #128	; 0x80
 8001644:	6858      	ldr	r0, [r3, #4]
 8001646:	00d2      	lsls	r2, r2, #3
 8001648:	4302      	orrs	r2, r0
 800164a:	605a      	str	r2, [r3, #4]

		TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 800164c:	699a      	ldr	r2, [r3, #24]
 800164e:	4808      	ldr	r0, [pc, #32]	; (8001670 <PWM_Sinus_Init+0x68>)
 8001650:	4002      	ands	r2, r0
 8001652:	619a      	str	r2, [r3, #24]
		TIM3->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 |
 8001654:	6998      	ldr	r0, [r3, #24]
 8001656:	4a07      	ldr	r2, [pc, #28]	; (8001674 <PWM_Sinus_Init+0x6c>)
 8001658:	4302      	orrs	r2, r0
 800165a:	619a      	str	r2, [r3, #24]
		 TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1; // positiv PWM1_CH1 and PWM1_CH2

		/*******************************************************************************/

		TIM3->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	438a      	bics	r2, r1
 8001660:	601a      	str	r2, [r3, #0]
		TIM3->CR1 &= ~TIM_CR1_CMS; // aligned on the front signal: 00 - front; 01, 10, 11 - center
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	3150      	adds	r1, #80	; 0x50
 8001666:	438a      	bics	r2, r1
 8001668:	601a      	str	r2, [r3, #0]

}
 800166a:	4770      	bx	lr
 800166c:	40000400 	.word	0x40000400
 8001670:	ffff8f8f 	.word	0xffff8f8f
 8001674:	00006060 	.word	0x00006060

08001678 <ResetAmplitude>:
volatile float Sine_Amplitude_4=1;

//int Sin_Amp_ind[4]={59=0,119=1,179=2,239=3};

void ResetAmplitude() {
	Sine_Amplitude_4=1;
 8001678:	23fe      	movs	r3, #254	; 0xfe
 800167a:	4a05      	ldr	r2, [pc, #20]	; (8001690 <ResetAmplitude+0x18>)
 800167c:	059b      	lsls	r3, r3, #22
 800167e:	6013      	str	r3, [r2, #0]
	Sine_Amplitude_3=1;
 8001680:	4a04      	ldr	r2, [pc, #16]	; (8001694 <ResetAmplitude+0x1c>)
 8001682:	6013      	str	r3, [r2, #0]
	Sine_Amplitude_2=1;
 8001684:	4a04      	ldr	r2, [pc, #16]	; (8001698 <ResetAmplitude+0x20>)
 8001686:	6013      	str	r3, [r2, #0]
	Sine_Amplitude_1=1;
 8001688:	4a04      	ldr	r2, [pc, #16]	; (800169c <ResetAmplitude+0x24>)
 800168a:	6013      	str	r3, [r2, #0]
}
 800168c:	4770      	bx	lr
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	20000040 	.word	0x20000040
 8001694:	2000003c 	.word	0x2000003c
 8001698:	20000038 	.word	0x20000038
 800169c:	20000034 	.word	0x20000034

080016a0 <GetApmlitude>:
		return;
	}
}

float GetApmlitude() {
	if (sin_step>Sin_Amp_ind[2]) {
 80016a0:	4a0b      	ldr	r2, [pc, #44]	; (80016d0 <GetApmlitude+0x30>)
 80016a2:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <GetApmlitude+0x34>)
 80016a4:	8811      	ldrh	r1, [r2, #0]
 80016a6:	6898      	ldr	r0, [r3, #8]
 80016a8:	4281      	cmp	r1, r0
 80016aa:	dd02      	ble.n	80016b2 <GetApmlitude+0x12>
		return Sine_Amplitude_4;
 80016ac:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <GetApmlitude+0x38>)
		return Sine_Amplitude_3;
	}
	if (sin_step>Sin_Amp_ind[0]) {
		return Sine_Amplitude_2;
	}
	return Sine_Amplitude_1;
 80016ae:	6818      	ldr	r0, [r3, #0]
}
 80016b0:	4770      	bx	lr
	if (sin_step>Sin_Amp_ind[1]) {
 80016b2:	8811      	ldrh	r1, [r2, #0]
 80016b4:	6858      	ldr	r0, [r3, #4]
 80016b6:	4281      	cmp	r1, r0
 80016b8:	dd01      	ble.n	80016be <GetApmlitude+0x1e>
		return Sine_Amplitude_3;
 80016ba:	4b08      	ldr	r3, [pc, #32]	; (80016dc <GetApmlitude+0x3c>)
 80016bc:	e7f7      	b.n	80016ae <GetApmlitude+0xe>
	if (sin_step>Sin_Amp_ind[0]) {
 80016be:	8812      	ldrh	r2, [r2, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	dd01      	ble.n	80016ca <GetApmlitude+0x2a>
		return Sine_Amplitude_2;
 80016c6:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <GetApmlitude+0x40>)
 80016c8:	e7f1      	b.n	80016ae <GetApmlitude+0xe>
	return Sine_Amplitude_1;
 80016ca:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <GetApmlitude+0x44>)
 80016cc:	e7ef      	b.n	80016ae <GetApmlitude+0xe>
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	200002be 	.word	0x200002be
 80016d4:	20000024 	.word	0x20000024
 80016d8:	20000040 	.word	0x20000040
 80016dc:	2000003c 	.word	0x2000003c
 80016e0:	20000038 	.word	0x20000038
 80016e4:	20000034 	.word	0x20000034

080016e8 <GetSinus>:

uint16_t GetSinus() {
	if (sin_step >= SinRes) {
 80016e8:	4b14      	ldr	r3, [pc, #80]	; (800173c <GetSinus+0x54>)
uint16_t GetSinus() {
 80016ea:	b570      	push	{r4, r5, r6, lr}
	if (sin_step >= SinRes) {
 80016ec:	881a      	ldrh	r2, [r3, #0]
 80016ee:	2aef      	cmp	r2, #239	; 0xef
 80016f0:	d901      	bls.n	80016f6 <GetSinus+0xe>
		sin_step = 0;
 80016f2:	2200      	movs	r2, #0
 80016f4:	801a      	strh	r2, [r3, #0]
	}
	uint16_t fSinusData=sin_data[sin_step];
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	4a11      	ldr	r2, [pc, #68]	; (8001740 <GetSinus+0x58>)
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	5a9c      	ldrh	r4, [r3, r2]
	float curAmplitude=GetApmlitude();
 80016fe:	f7ff ffcf 	bl	80016a0 <GetApmlitude>
	if (curAmplitude!=1) {
 8001702:	21fe      	movs	r1, #254	; 0xfe
 8001704:	0589      	lsls	r1, r1, #22
	uint16_t fSinusData=sin_data[sin_step];
 8001706:	b2a4      	uxth	r4, r4
	float curAmplitude=GetApmlitude();
 8001708:	1c05      	adds	r5, r0, #0
	if (curAmplitude!=1) {
 800170a:	f7fe fddd 	bl	80002c8 <__aeabi_fcmpeq>
 800170e:	2800      	cmp	r0, #0
 8001710:	d108      	bne.n	8001724 <GetSinus+0x3c>
		fSinusData=(float) (curAmplitude*fSinusData);
 8001712:	0020      	movs	r0, r4
 8001714:	f7ff f9a2 	bl	8000a5c <__aeabi_i2f>
 8001718:	1c29      	adds	r1, r5, #0
 800171a:	f7fe fec3 	bl	80004a4 <__aeabi_fmul>
 800171e:	f7fe fe01 	bl	8000324 <__aeabi_f2uiz>
 8001722:	b284      	uxth	r4, r0
 8001724:	4b07      	ldr	r3, [pc, #28]	; (8001744 <GetSinus+0x5c>)
 8001726:	1c20      	adds	r0, r4, #0
 8001728:	429c      	cmp	r4, r3
 800172a:	d902      	bls.n	8001732 <GetSinus+0x4a>
 800172c:	1c18      	adds	r0, r3, #0
 800172e:	b280      	uxth	r0, r0
	}
	if (fSinusData>=MaxSinusData) {
		return MaxSinusData;
	}
	return fSinusData;
}
 8001730:	bd70      	pop	{r4, r5, r6, pc}
 8001732:	b2a3      	uxth	r3, r4
 8001734:	2b1e      	cmp	r3, #30
 8001736:	d2fa      	bcs.n	800172e <GetSinus+0x46>
 8001738:	201e      	movs	r0, #30
 800173a:	e7f8      	b.n	800172e <GetSinus+0x46>
 800173c:	200002be 	.word	0x200002be
 8001740:	20000044 	.word	0x20000044
 8001744:	000003ca 	.word	0x000003ca

08001748 <buttonInit>:
			GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		}	
		HAL_GPIO_Init(GPIO_Port, &GPIO_InitStruct);
	#endif
	
	button_struct->GPIO_Pin = GPIO_Pin;
 8001748:	6002      	str	r2, [r0, #0]
	button_struct->GPIO_Port = GPIO_Port;
	button_struct->debounce_time = debounce_time;
 800174a:	9a00      	ldr	r2, [sp, #0]
	button_struct->long_press_time = long_press_time;
	button_struct->active_state = active_state;
 800174c:	7203      	strb	r3, [r0, #8]
	button_struct->debounce_time = debounce_time;
 800174e:	60c2      	str	r2, [r0, #12]
	button_struct->long_press_time = long_press_time;
 8001750:	9a01      	ldr	r2, [sp, #4]
	
	button_struct->short_press_handled = 0;
 8001752:	2300      	movs	r3, #0
	button_struct->long_press_time = long_press_time;
 8001754:	6102      	str	r2, [r0, #16]
	button_struct->long_press_handled = 0;
	button_struct->_on_press_time = 0;
	button_struct->_previous_state = button_off;
 8001756:	2201      	movs	r2, #1
	button_struct->GPIO_Port = GPIO_Port;
 8001758:	6041      	str	r1, [r0, #4]
	button_struct->short_press_handled = 0;
 800175a:	7503      	strb	r3, [r0, #20]
	button_struct->long_press_handled = 0;
 800175c:	7543      	strb	r3, [r0, #21]
	button_struct->_on_press_time = 0;
 800175e:	6183      	str	r3, [r0, #24]
	button_struct->_previous_state = button_off;
 8001760:	75c2      	strb	r2, [r0, #23]
	button_struct->_state_changed = 0;
 8001762:	7583      	strb	r3, [r0, #22]
	button_struct->_state = noEvent;
 8001764:	7243      	strb	r3, [r0, #9]
}
 8001766:	4770      	bx	lr

08001768 <_button_state>:
/*	PRIVATE FUNCTIONS */
/**********************************************************/
/* Low level GPIO read routine.
button_on - button is currently read as pressed
*/
_phy_state_t _button_state(button_struct_t *button_struct){
 8001768:	b510      	push	{r4, lr}
 800176a:	0004      	movs	r4, r0
	if(HAL_GPIO_ReadPin(button_struct->GPIO_Port, button_struct->GPIO_Pin) == button_struct->active_state){
 800176c:	8801      	ldrh	r1, [r0, #0]
 800176e:	6840      	ldr	r0, [r0, #4]
 8001770:	f001 fe8e 	bl	8003490 <HAL_GPIO_ReadPin>
 8001774:	7a23      	ldrb	r3, [r4, #8]
 8001776:	1a18      	subs	r0, r3, r0
 8001778:	1e43      	subs	r3, r0, #1
 800177a:	4198      	sbcs	r0, r3
 800177c:	b2c0      	uxtb	r0, r0
		return button_on;
	}
	else{
		return button_off;
	}
}
 800177e:	bd10      	pop	{r4, pc}

08001780 <buttonUpdate>:
button_state_t buttonUpdate(button_struct_t *button_struct){
 8001780:	b570      	push	{r4, r5, r6, lr}
 8001782:	0004      	movs	r4, r0
	_phy_state_t state = _button_state(button_struct);	// get button state
 8001784:	f7ff fff0 	bl	8001768 <_button_state>
	if(state != button_struct->_previous_state){	// state is	different
 8001788:	7de6      	ldrb	r6, [r4, #23]
	_phy_state_t state = _button_state(button_struct);	// get button state
 800178a:	0005      	movs	r5, r0
	if(state != button_struct->_previous_state){	// state is	different
 800178c:	4286      	cmp	r6, r0
 800178e:	d01a      	beq.n	80017c6 <buttonUpdate+0x46>
		if(state == button_on){	
 8001790:	2800      	cmp	r0, #0
 8001792:	d107      	bne.n	80017a4 <buttonUpdate+0x24>
			button_struct->_on_press_time = HAL_GetTick(); // get current time
 8001794:	f000 ff0c 	bl	80025b0 <HAL_GetTick>
			button_struct->_state_changed = 1;	// state is changed
 8001798:	2301      	movs	r3, #1
			button_struct->_on_press_time = HAL_GetTick(); // get current time
 800179a:	61a0      	str	r0, [r4, #24]
			button_struct->_state_changed = 1;	// state is changed
 800179c:	75a3      	strb	r3, [r4, #22]
			button_struct->_previous_state = button_on;
 800179e:	75e5      	strb	r5, [r4, #23]
			return_status = noEvent;
 80017a0:	2000      	movs	r0, #0
 80017a2:	e00f      	b.n	80017c4 <buttonUpdate+0x44>
			if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->debounce_time)){	
 80017a4:	f000 ff04 	bl	80025b0 <HAL_GetTick>
 80017a8:	69a3      	ldr	r3, [r4, #24]
 80017aa:	68e1      	ldr	r1, [r4, #12]
 80017ac:	0002      	movs	r2, r0
 80017ae:	185b      	adds	r3, r3, r1
 80017b0:	2001      	movs	r0, #1
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d303      	bcc.n	80017be <buttonUpdate+0x3e>
				button_struct->_state = isReleased;
 80017b6:	2304      	movs	r3, #4
				button_struct->_previous_state = button_off;
 80017b8:	75e0      	strb	r0, [r4, #23]
				return_status = button_struct->_state;
 80017ba:	0018      	movs	r0, r3
				button_struct->_state = isReleased;
 80017bc:	7263      	strb	r3, [r4, #9]
			button_struct->long_press_handled = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	7563      	strb	r3, [r4, #21]
			button_struct->short_press_handled = 0;
 80017c2:	7523      	strb	r3, [r4, #20]
}
 80017c4:	bd70      	pop	{r4, r5, r6, pc}
		if(state == button_on){	// state = button_on, prevous state = button_on
 80017c6:	2e00      	cmp	r6, #0
 80017c8:	d1ea      	bne.n	80017a0 <buttonUpdate+0x20>
			if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->long_press_time)){	
 80017ca:	f000 fef1 	bl	80025b0 <HAL_GetTick>
 80017ce:	69a3      	ldr	r3, [r4, #24]
 80017d0:	6922      	ldr	r2, [r4, #16]
 80017d2:	189b      	adds	r3, r3, r2
 80017d4:	4298      	cmp	r0, r3
 80017d6:	d308      	bcc.n	80017ea <buttonUpdate+0x6a>
				if(button_struct->long_press_handled == 1){	//was button handled yet?
 80017d8:	7d63      	ldrb	r3, [r4, #21]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d102      	bne.n	80017e4 <buttonUpdate+0x64>
						button_struct->_state = noEvent;
 80017de:	7266      	strb	r6, [r4, #9]
					return_status = button_struct->_state;
 80017e0:	7a60      	ldrb	r0, [r4, #9]
 80017e2:	e7ef      	b.n	80017c4 <buttonUpdate+0x44>
					button_struct->_state = isPressedLong;
 80017e4:	2303      	movs	r3, #3
						button_struct->_state = isPressed;
 80017e6:	7263      	strb	r3, [r4, #9]
 80017e8:	e7fa      	b.n	80017e0 <buttonUpdate+0x60>
				if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->debounce_time)){	
 80017ea:	f000 fee1 	bl	80025b0 <HAL_GetTick>
 80017ee:	69a3      	ldr	r3, [r4, #24]
 80017f0:	68e2      	ldr	r2, [r4, #12]
 80017f2:	189b      	adds	r3, r3, r2
 80017f4:	4298      	cmp	r0, r3
 80017f6:	d3d3      	bcc.n	80017a0 <buttonUpdate+0x20>
					if(button_struct->short_press_handled == 1){	//was button handled yet?
 80017f8:	7d23      	ldrb	r3, [r4, #20]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d0ef      	beq.n	80017de <buttonUpdate+0x5e>
						button_struct->_state = isPressed;
 80017fe:	2302      	movs	r3, #2
 8001800:	e7f1      	b.n	80017e6 <buttonUpdate+0x66>
	...

08001804 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001804:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001806:	2001      	movs	r0, #1
 8001808:	4a08      	ldr	r2, [pc, #32]	; (800182c <MX_DMA_Init+0x28>)
 800180a:	6951      	ldr	r1, [r2, #20]
 800180c:	4301      	orrs	r1, r0
 800180e:	6151      	str	r1, [r2, #20]
 8001810:	6953      	ldr	r3, [r2, #20]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8001812:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001814:	4003      	ands	r3, r0
 8001816:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8001818:	0011      	movs	r1, r2
 800181a:	300a      	adds	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 800181c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800181e:	f001 fa43 	bl	8002ca8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8001822:	200b      	movs	r0, #11
 8001824:	f001 fa7a 	bl	8002d1c <HAL_NVIC_EnableIRQ>

}
 8001828:	bd07      	pop	{r0, r1, r2, pc}
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	40021000 	.word	0x40021000

08001830 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001832:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	2214      	movs	r2, #20
 8001836:	2100      	movs	r1, #0
 8001838:	a803      	add	r0, sp, #12
 800183a:	f003 ffe0 	bl	80057fe <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800183e:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001840:	2580      	movs	r5, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001842:	4b29      	ldr	r3, [pc, #164]	; (80018e8 <MX_GPIO_Init+0xb8>)
 8001844:	03c0      	lsls	r0, r0, #15
 8001846:	6959      	ldr	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	02ad      	lsls	r5, r5, #10
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800184a:	4301      	orrs	r1, r0
 800184c:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184e:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001850:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001852:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001854:	4002      	ands	r2, r0
 8001856:	9200      	str	r2, [sp, #0]
 8001858:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185a:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|RST_Pin|LED3_Pin 
 800185c:	4e23      	ldr	r6, [pc, #140]	; (80018ec <MX_GPIO_Init+0xbc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	432a      	orrs	r2, r5
 8001860:	615a      	str	r2, [r3, #20]
 8001862:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|RST_Pin|LED3_Pin 
 8001864:	0030      	movs	r0, r6
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	402a      	ands	r2, r5
 8001868:	9201      	str	r2, [sp, #4]
 800186a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186c:	695a      	ldr	r2, [r3, #20]
                          |LED4_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : PA0 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001870:	430a      	orrs	r2, r1
 8001872:	615a      	str	r2, [r3, #20]
 8001874:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|RST_Pin|LED3_Pin 
 8001876:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001878:	400b      	ands	r3, r1
 800187a:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|RST_Pin|LED3_Pin 
 800187c:	21e9      	movs	r1, #233	; 0xe9
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800187e:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|RST_Pin|LED3_Pin 
 8001880:	f001 fe18 	bl	80034b4 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001884:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001886:	2703      	movs	r7, #3
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_12;
 8001888:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <MX_GPIO_Init+0xc0>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188a:	a903      	add	r1, sp, #12
 800188c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_12;
 800188e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001890:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001894:	f001 fce4 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = FAULT_FEEDBACK_Pin|DEV_MODE2_Pin|DEV_MODE1_Pin;
 8001898:	238c      	movs	r3, #140	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189a:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = FAULT_FEEDBACK_Pin|DEV_MODE2_Pin|DEV_MODE1_Pin;
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018a0:	3b18      	subs	r3, #24
 80018a2:	3bff      	subs	r3, #255	; 0xff
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a4:	a903      	add	r1, sp, #12
 80018a6:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018a8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018aa:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f001 fcd8 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|RST_Pin|LED3_Pin 
 80018b0:	23e9      	movs	r3, #233	; 0xe9
                          |LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b2:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|RST_Pin|LED3_Pin 
 80018b4:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b6:	0030      	movs	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b8:	3be8      	subs	r3, #232	; 0xe8
 80018ba:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018be:	9706      	str	r7, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f001 fcce 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018c4:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	a903      	add	r1, sp, #12
 80018c8:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ca:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018cc:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d0:	f001 fcc6 	bl	8003260 <HAL_GPIO_Init>

  /**/
  HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_FMP_PB6);
 80018d4:	2080      	movs	r0, #128	; 0x80
 80018d6:	0240      	lsls	r0, r0, #9
 80018d8:	f001 fe16 	bl	8003508 <HAL_I2CEx_EnableFastModePlus>

  /**/
  HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_FMP_PB7);
 80018dc:	0028      	movs	r0, r5
 80018de:	f001 fe13 	bl	8003508 <HAL_I2CEx_EnableFastModePlus>

}
 80018e2:	b009      	add	sp, #36	; 0x24
 80018e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018e6:	46c0      	nop			; (mov r8, r8)
 80018e8:	40021000 	.word	0x40021000
 80018ec:	48000400 	.word	0x48000400
 80018f0:	00001801 	.word	0x00001801

080018f4 <MX_IWDG_Init>:

/* IWDG init function */
void MX_IWDG_Init(void)
{

  hiwdg.Instance = IWDG;
 80018f4:	4807      	ldr	r0, [pc, #28]	; (8001914 <MX_IWDG_Init+0x20>)
 80018f6:	4b08      	ldr	r3, [pc, #32]	; (8001918 <MX_IWDG_Init+0x24>)
{
 80018f8:	b510      	push	{r4, lr}
  hiwdg.Instance = IWDG;
 80018fa:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80018fc:	2306      	movs	r3, #6
 80018fe:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Window = 4095;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <MX_IWDG_Init+0x28>)
 8001902:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4095;
 8001904:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001906:	f001 fe2d 	bl	8003564 <HAL_IWDG_Init>
 800190a:	2800      	cmp	r0, #0
 800190c:	d001      	beq.n	8001912 <MX_IWDG_Init+0x1e>
  {
    Error_Handler();
 800190e:	f000 f975 	bl	8001bfc <Error_Handler>
  }

}
 8001912:	bd10      	pop	{r4, pc}
 8001914:	20000460 	.word	0x20000460
 8001918:	40003000 	.word	0x40003000
 800191c:	00000fff 	.word	0x00000fff

08001920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001920:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001922:	2510      	movs	r5, #16
{
 8001924:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	2230      	movs	r2, #48	; 0x30
 8001928:	2100      	movs	r1, #0
 800192a:	a808      	add	r0, sp, #32
 800192c:	f003 ff67 	bl	80057fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001930:	002a      	movs	r2, r5
 8001932:	2100      	movs	r1, #0
 8001934:	4668      	mov	r0, sp
 8001936:	f003 ff62 	bl	80057fe <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800193a:	002a      	movs	r2, r5
 800193c:	2100      	movs	r1, #0
 800193e:	a804      	add	r0, sp, #16
 8001940:	f003 ff5d 	bl	80057fe <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_LSI
 8001944:	2319      	movs	r3, #25
 8001946:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001948:	2380      	movs	r3, #128	; 0x80
 800194a:	025b      	lsls	r3, r3, #9
 800194c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800194e:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001950:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001952:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001954:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001956:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001958:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195a:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800195c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800195e:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001960:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001962:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001964:	f001 fe56 	bl	8003614 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001968:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800196a:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196c:	2500      	movs	r5, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800196e:	0021      	movs	r1, r4
 8001970:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001972:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001974:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001976:	9503      	str	r5, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001978:	f002 f8f6 	bl	8003b68 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800197c:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800197e:	9404      	str	r4, [sp, #16]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001980:	9506      	str	r5, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001982:	f002 f9f9 	bl	8003d78 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001986:	b015      	add	sp, #84	; 0x54
 8001988:	bd30      	pop	{r4, r5, pc}
	...

0800198c <main>:
{
 800198c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_Init();
 800198e:	f000 fdf7 	bl	8002580 <HAL_Init>
  SystemClock_Config();
 8001992:	f7ff ffc5 	bl	8001920 <SystemClock_Config>
  MX_GPIO_Init();
 8001996:	f7ff ff4b 	bl	8001830 <MX_GPIO_Init>
  MX_DMA_Init();
 800199a:	f7ff ff33 	bl	8001804 <MX_DMA_Init>
  MX_CRC_Init();
 800199e:	f7ff fb03 	bl	8000fa8 <MX_CRC_Init>
  MX_ADC_Init();
 80019a2:	f7ff fa61 	bl	8000e68 <MX_ADC_Init>
  MX_IWDG_Init();
 80019a6:	f7ff ffa5 	bl	80018f4 <MX_IWDG_Init>
  MX_TIM1_Init();
 80019aa:	f000 fc6b 	bl	8002284 <MX_TIM1_Init>
  MX_TIM14_Init();
 80019ae:	f000 fb75 	bl	800209c <MX_TIM14_Init>
  MX_USART1_UART_Init();
 80019b2:	f000 fd41 	bl	8002438 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80019b6:	f000 fcdd 	bl	8002374 <MX_TIM3_Init>
  MX_TIM16_Init();
 80019ba:	f000 fb89 	bl	80020d0 <MX_TIM16_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	200a      	movs	r0, #10
 80019c2:	0011      	movs	r1, r2
 80019c4:	f001 f970 	bl	8002ca8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80019c8:	200a      	movs	r0, #10
 80019ca:	f001 f9a7 	bl	8002d1c <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2004      	movs	r0, #4
 80019d2:	0011      	movs	r1, r2
 80019d4:	f001 f968 	bl	8002ca8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80019d8:	2004      	movs	r0, #4
 80019da:	f001 f99f 	bl	8002d1c <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2003      	movs	r0, #3
 80019e2:	0011      	movs	r1, r2
 80019e4:	f001 f960 	bl	8002ca8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80019e8:	2003      	movs	r0, #3
 80019ea:	f001 f997 	bl	8002d1c <HAL_NVIC_EnableIRQ>
  StartADC();
 80019ee:	f7ff fb0d 	bl	800100c <StartADC>
  SinWave=swNOP;
 80019f2:	2203      	movs	r2, #3
 80019f4:	4b71      	ldr	r3, [pc, #452]	; (8001bbc <main+0x230>)
  BoardStatus=sBoot;
 80019f6:	2500      	movs	r5, #0
  SinWave=swNOP;
 80019f8:	701a      	strb	r2, [r3, #0]
  PWM_50Hz_Init();
 80019fa:	f7ff fd1f 	bl	800143c <PWM_50Hz_Init>
  PWM_50Hz_ON();
 80019fe:	f7ff fda7 	bl	8001550 <PWM_50Hz_ON>
  PWM_50Hz_OFF();
 8001a02:	f7ff fdab 	bl	800155c <PWM_50Hz_OFF>
  PWM_Sinus_Init();
 8001a06:	f7ff fdff 	bl	8001608 <PWM_Sinus_Init>
  PWM_Sinus_ON();
 8001a0a:	f7ff fdf1 	bl	80015f0 <PWM_Sinus_ON>
  PWM_Sinus_OFF();
 8001a0e:	f7ff fdf5 	bl	80015fc <PWM_Sinus_OFF>
  ResetWDG();
 8001a12:	f7ff fcc9 	bl	80013a8 <ResetWDG>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	2108      	movs	r1, #8
 8001a1a:	4869      	ldr	r0, [pc, #420]	; (8001bc0 <main+0x234>)
 8001a1c:	f001 fd4a 	bl	80034b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin,GPIO_PIN_SET);
 8001a20:	2201      	movs	r2, #1
 8001a22:	4867      	ldr	r0, [pc, #412]	; (8001bc0 <main+0x234>)
 8001a24:	0011      	movs	r1, r2
 8001a26:	f001 fd45 	bl	80034b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin,GPIO_PIN_SET);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	2140      	movs	r1, #64	; 0x40
 8001a2e:	4864      	ldr	r0, [pc, #400]	; (8001bc0 <main+0x234>)
 8001a30:	f001 fd40 	bl	80034b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_SET);
 8001a34:	2201      	movs	r2, #1
 8001a36:	2180      	movs	r1, #128	; 0x80
 8001a38:	4861      	ldr	r0, [pc, #388]	; (8001bc0 <main+0x234>)
 8001a3a:	f001 fd3b 	bl	80034b4 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start(&htim16);
 8001a3e:	4c61      	ldr	r4, [pc, #388]	; (8001bc4 <main+0x238>)
  TIM16->ARR=sBoot_Delay;
 8001a40:	4e61      	ldr	r6, [pc, #388]	; (8001bc8 <main+0x23c>)
  HAL_TIM_Base_Start(&htim16);
 8001a42:	0020      	movs	r0, r4
 8001a44:	f002 fb54 	bl	80040f0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim16);
 8001a48:	0020      	movs	r0, r4
 8001a4a:	f002 fb81 	bl	8004150 <HAL_TIM_Base_Start_IT>
  BoardStatus=sBoot;
 8001a4e:	4b5f      	ldr	r3, [pc, #380]	; (8001bcc <main+0x240>)
 8001a50:	701d      	strb	r5, [r3, #0]
  TIM16->ARR=sBoot_Delay;
 8001a52:	2364      	movs	r3, #100	; 0x64
 8001a54:	62f3      	str	r3, [r6, #44]	; 0x2c
  ResetWDG();
 8001a56:	f7ff fca7 	bl	80013a8 <ResetWDG>
  buttonInit(&DevModeKey, DEV_MODE1_GPIO_Port, DEV_MODE1_Pin, GPIO_PIN_RESET, 30, 2000);
 8001a5a:	23fa      	movs	r3, #250	; 0xfa
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	9301      	str	r3, [sp, #4]
 8001a60:	2280      	movs	r2, #128	; 0x80
 8001a62:	231e      	movs	r3, #30
 8001a64:	2190      	movs	r1, #144	; 0x90
 8001a66:	4f5a      	ldr	r7, [pc, #360]	; (8001bd0 <main+0x244>)
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	0052      	lsls	r2, r2, #1
 8001a6c:	002b      	movs	r3, r5
 8001a6e:	05c9      	lsls	r1, r1, #23
 8001a70:	0038      	movs	r0, r7
 8001a72:	f7ff fe69 	bl	8001748 <buttonInit>
  buttonInit(&DevModeKey2, DEV_MODE2_GPIO_Port, DEV_MODE2_Pin, GPIO_PIN_RESET, 30, 1000);
 8001a76:	23fa      	movs	r3, #250	; 0xfa
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	2190      	movs	r1, #144	; 0x90
 8001a7e:	231e      	movs	r3, #30
 8001a80:	2210      	movs	r2, #16
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	05c9      	lsls	r1, r1, #23
 8001a86:	002b      	movs	r3, r5
 8001a88:	4852      	ldr	r0, [pc, #328]	; (8001bd4 <main+0x248>)
 8001a8a:	f7ff fe5d 	bl	8001748 <buttonInit>
  buttonInit(&FaultFlag, FAULT_FEEDBACK_GPIO_Port, FAULT_FEEDBACK_Pin, GPIO_PIN_RESET, 30, 1000);
 8001a8e:	23fa      	movs	r3, #250	; 0xfa
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	9301      	str	r3, [sp, #4]
 8001a94:	2190      	movs	r1, #144	; 0x90
 8001a96:	231e      	movs	r3, #30
 8001a98:	4c4f      	ldr	r4, [pc, #316]	; (8001bd8 <main+0x24c>)
 8001a9a:	2208      	movs	r2, #8
 8001a9c:	05c9      	lsls	r1, r1, #23
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	0020      	movs	r0, r4
 8001aa2:	002b      	movs	r3, r5
 8001aa4:	f7ff fe50 	bl	8001748 <buttonInit>
  buttonUpdate(&DevModeKey);
 8001aa8:	0038      	movs	r0, r7
 8001aaa:	f7ff fe69 	bl	8001780 <buttonUpdate>
  buttonUpdate(&DevModeKey2);
 8001aae:	4849      	ldr	r0, [pc, #292]	; (8001bd4 <main+0x248>)
 8001ab0:	f7ff fe66 	bl	8001780 <buttonUpdate>
  buttonUpdate(&FaultFlag);
 8001ab4:	0020      	movs	r0, r4
 8001ab6:	f7ff fe63 	bl	8001780 <buttonUpdate>
  HAL_Delay(500);
 8001aba:	20fa      	movs	r0, #250	; 0xfa
 8001abc:	0040      	lsls	r0, r0, #1
 8001abe:	f000 fd7d 	bl	80025bc <HAL_Delay>
  Get_Version();
 8001ac2:	f7ff fc2b 	bl	800131c <Get_Version>
  SerialPrintln(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f7ff fc46 	bl	8001358 <SerialPrintln>
  Get_ChipID();
 8001acc:	f7ff fbf6 	bl	80012bc <Get_ChipID>
  SerialPrintln(1);
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	f7ff fc41 	bl	8001358 <SerialPrintln>
  Get_FlashSize();
 8001ad6:	f7ff fc0d 	bl	80012f4 <Get_FlashSize>
  SerialPrintln(1);
 8001ada:	2001      	movs	r0, #1
 8001adc:	f7ff fc3c 	bl	8001358 <SerialPrintln>
  ClearUART_Buff();
 8001ae0:	f7ff fbe2 	bl	80012a8 <ClearUART_Buff>
  buttonUpdate(&FaultFlag);
 8001ae4:	0020      	movs	r0, r4
 8001ae6:	f7ff fe4b 	bl	8001780 <buttonUpdate>
  if(buttonUpdate(&DevModeKey) == isPressed){
 8001aea:	0038      	movs	r0, r7
 8001aec:	f7ff fe48 	bl	8001780 <buttonUpdate>
 8001af0:	4d3a      	ldr	r5, [pc, #232]	; (8001bdc <main+0x250>)
 8001af2:	2802      	cmp	r0, #2
 8001af4:	d11b      	bne.n	8001b2e <main+0x1a2>
	strcpy(uart_buff,"DEV MODE - wait\r\n");
 8001af6:	493a      	ldr	r1, [pc, #232]	; (8001be0 <main+0x254>)
 8001af8:	0028      	movs	r0, r5
 8001afa:	f003 feb8 	bl	800586e <strcpy>
	SerialPrintln(1);
 8001afe:	2001      	movs	r0, #1
 8001b00:	f7ff fc2a 	bl	8001358 <SerialPrintln>
	ResetWDG();
 8001b04:	f7ff fc50 	bl	80013a8 <ResetWDG>
    HAL_Delay(500);
 8001b08:	20fa      	movs	r0, #250	; 0xfa
 8001b0a:	0040      	lsls	r0, r0, #1
 8001b0c:	f000 fd56 	bl	80025bc <HAL_Delay>
	if(buttonUpdate(&DevModeKey) == isPressed){
 8001b10:	0038      	movs	r0, r7
 8001b12:	f7ff fe35 	bl	8001780 <buttonUpdate>
 8001b16:	2802      	cmp	r0, #2
 8001b18:	d109      	bne.n	8001b2e <main+0x1a2>
		strcpy(uart_buff,"DEV MODE - confirmed\r\n");
 8001b1a:	4932      	ldr	r1, [pc, #200]	; (8001be4 <main+0x258>)
 8001b1c:	0028      	movs	r0, r5
 8001b1e:	f003 fea6 	bl	800586e <strcpy>
	    SerialPrintln(1);
 8001b22:	2001      	movs	r0, #1
 8001b24:	f7ff fc18 	bl	8001358 <SerialPrintln>
		DevMode1=1;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	4b2f      	ldr	r3, [pc, #188]	; (8001be8 <main+0x25c>)
 8001b2c:	601a      	str	r2, [r3, #0]
  	BoardStatus=sGEN;
 8001b2e:	2701      	movs	r7, #1
    strcpy(uart_buff,"Start Loop\r\n");
 8001b30:	492e      	ldr	r1, [pc, #184]	; (8001bec <main+0x260>)
 8001b32:	0028      	movs	r0, r5
 8001b34:	f003 fe9b 	bl	800586e <strcpy>
    SerialPrintln(1);
 8001b38:	2001      	movs	r0, #1
 8001b3a:	f7ff fc0d 	bl	8001358 <SerialPrintln>
  	BoardStatus=sGEN;
 8001b3e:	4b23      	ldr	r3, [pc, #140]	; (8001bcc <main+0x240>)
      HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_RESET);
 8001b40:	2200      	movs	r2, #0
  	BoardStatus=sGEN;
 8001b42:	701f      	strb	r7, [r3, #0]
  	TIM16->ARR=sDEF_Delay;
 8001b44:	23fa      	movs	r3, #250	; 0xfa
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	62f3      	str	r3, [r6, #44]	; 0x2c
      HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_RESET);
 8001b4a:	2108      	movs	r1, #8
 8001b4c:	481c      	ldr	r0, [pc, #112]	; (8001bc0 <main+0x234>)
 8001b4e:	f001 fcb1 	bl	80034b4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin,GPIO_PIN_RESET);
 8001b52:	2200      	movs	r2, #0
 8001b54:	0039      	movs	r1, r7
 8001b56:	481a      	ldr	r0, [pc, #104]	; (8001bc0 <main+0x234>)
 8001b58:	f001 fcac 	bl	80034b4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin,GPIO_PIN_RESET);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2140      	movs	r1, #64	; 0x40
 8001b60:	4817      	ldr	r0, [pc, #92]	; (8001bc0 <main+0x234>)
 8001b62:	f001 fca7 	bl	80034b4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_RESET);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2180      	movs	r1, #128	; 0x80
 8001b6a:	4815      	ldr	r0, [pc, #84]	; (8001bc0 <main+0x234>)
 8001b6c:	f001 fca2 	bl	80034b4 <HAL_GPIO_WritePin>
       buttonUpdate(&FaultFlag);
 8001b70:	0020      	movs	r0, r4
 8001b72:	f7ff fe05 	bl	8001780 <buttonUpdate>
       buttonUpdate(&DevModeKey2);
 8001b76:	4817      	ldr	r0, [pc, #92]	; (8001bd4 <main+0x248>)
 8001b78:	f7ff fe02 	bl	8001780 <buttonUpdate>
       HAL_Delay(500);
 8001b7c:	20fa      	movs	r0, #250	; 0xfa
 8001b7e:	0040      	lsls	r0, r0, #1
 8001b80:	f000 fd1c 	bl	80025bc <HAL_Delay>
       if(buttonUpdate(&DevModeKey2) == isPressedLong){
 8001b84:	4813      	ldr	r0, [pc, #76]	; (8001bd4 <main+0x248>)
 8001b86:	f7ff fdfb 	bl	8001780 <buttonUpdate>
 8001b8a:	2803      	cmp	r0, #3
 8001b8c:	d106      	bne.n	8001b9c <main+0x210>
    	   strcpy(uart_buff,"Start GENERATOR\r\n");
 8001b8e:	4918      	ldr	r1, [pc, #96]	; (8001bf0 <main+0x264>)
 8001b90:	0028      	movs	r0, r5
 8001b92:	f003 fe6c 	bl	800586e <strcpy>
    	   SerialPrintln(1);
 8001b96:	0038      	movs	r0, r7
 8001b98:	f7ff fbde 	bl	8001358 <SerialPrintln>
       buttonUpdate(&FaultFlag);
 8001b9c:	0020      	movs	r0, r4
 8001b9e:	f7ff fdef 	bl	8001780 <buttonUpdate>
       TIM14->PSC=SinResPSC;
 8001ba2:	2201      	movs	r2, #1
       HAL_TIM_Base_Start(&htim14);
 8001ba4:	4c13      	ldr	r4, [pc, #76]	; (8001bf4 <main+0x268>)
       TIM14->PSC=SinResPSC;
 8001ba6:	4b14      	ldr	r3, [pc, #80]	; (8001bf8 <main+0x26c>)
       HAL_TIM_Base_Start(&htim14);
 8001ba8:	0020      	movs	r0, r4
       TIM14->PSC=SinResPSC;
 8001baa:	629a      	str	r2, [r3, #40]	; 0x28
       HAL_TIM_Base_Start(&htim14);
 8001bac:	f002 faa0 	bl	80040f0 <HAL_TIM_Base_Start>
       HAL_TIM_Base_Start_IT(&htim14);
 8001bb0:	0020      	movs	r0, r4
 8001bb2:	f002 facd 	bl	8004150 <HAL_TIM_Base_Start_IT>
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	e7fd      	b.n	8001bb6 <main+0x22a>
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	200002bc 	.word	0x200002bc
 8001bc0:	48000400 	.word	0x48000400
 8001bc4:	20000530 	.word	0x20000530
 8001bc8:	40014400 	.word	0x40014400
 8001bcc:	200002ac 	.word	0x200002ac
 8001bd0:	200003f8 	.word	0x200003f8
 8001bd4:	20000444 	.word	0x20000444
 8001bd8:	20000428 	.word	0x20000428
 8001bdc:	20000394 	.word	0x20000394
 8001be0:	0800614b 	.word	0x0800614b
 8001be4:	0800615d 	.word	0x0800615d
 8001be8:	200002b0 	.word	0x200002b0
 8001bec:	08006174 	.word	0x08006174
 8001bf0:	08006181 	.word	0x08006181
 8001bf4:	200004f0 	.word	0x200004f0
 8001bf8:	40002000 	.word	0x40002000

08001bfc <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001bfc:	4770      	bx	lr

08001bfe <assert_failed>:
{ 
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001bfe:	4770      	bx	lr

08001c00 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c00:	2001      	movs	r0, #1
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <HAL_MspInit+0x2c>)
{
 8001c04:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c06:	6999      	ldr	r1, [r3, #24]
 8001c08:	4301      	orrs	r1, r0
 8001c0a:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c10:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c12:	4002      	ands	r2, r0
 8001c14:	9200      	str	r2, [sp, #0]
 8001c16:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c18:	69da      	ldr	r2, [r3, #28]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	61da      	str	r2, [r3, #28]
 8001c1e:	69db      	ldr	r3, [r3, #28]
 8001c20:	400b      	ands	r3, r1
 8001c22:	9301      	str	r3, [sp, #4]
 8001c24:	9b01      	ldr	r3, [sp, #4]
  /* Peripheral interrupt init */

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c26:	b002      	add	sp, #8
 8001c28:	4770      	bx	lr
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	40021000 	.word	0x40021000

08001c30 <NMI_Handler>:
 8001c30:	4770      	bx	lr

08001c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c32:	e7fe      	b.n	8001c32 <HardFault_Handler>

08001c34 <SVC_Handler>:
 8001c34:	4770      	bx	lr

08001c36 <PendSV_Handler>:
 8001c36:	4770      	bx	lr

08001c38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c38:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c3a:	f000 fcb1 	bl	80025a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c3e:	bd10      	pop	{r4, pc}

08001c40 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8001c40:	b510      	push	{r4, lr}
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8001c42:	f001 fa6d 	bl	8003120 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8001c46:	bd10      	pop	{r4, pc}

08001c48 <RCC_IRQHandler>:

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001c48:	4770      	bx	lr
	...

08001c4c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001c4c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001c4e:	4803      	ldr	r0, [pc, #12]	; (8001c5c <DMA1_Channel2_3_IRQHandler+0x10>)
 8001c50:	f001 f9fd 	bl	800304e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001c56:	f001 f9fa 	bl	800304e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001c5a:	bd10      	pop	{r4, pc}
 8001c5c:	200002cc 	.word	0x200002cc
 8001c60:	200005b4 	.word	0x200005b4

08001c64 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001c64:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001c66:	4802      	ldr	r0, [pc, #8]	; (8001c70 <DMA1_Channel4_5_IRQHandler+0xc>)
 8001c68:	f001 f9f1 	bl	800304e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8001c6c:	bd10      	pop	{r4, pc}
 8001c6e:	46c0      	nop			; (mov r8, r8)
 8001c70:	20000570 	.word	0x20000570

08001c74 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001c74:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8001c76:	4802      	ldr	r0, [pc, #8]	; (8001c80 <ADC1_IRQHandler+0xc>)
 8001c78:	f000 fed8 	bl	8002a2c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001c7c:	bd10      	pop	{r4, pc}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	20000310 	.word	0x20000310

08001c84 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001c84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c86:	4c0d      	ldr	r4, [pc, #52]	; (8001cbc <TIM1_BRK_UP_TRG_COM_IRQHandler+0x38>)
 8001c88:	0020      	movs	r0, r4
 8001c8a:	f002 fa96 	bl	80041ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8001c8e:	2202      	movs	r2, #2
 8001c90:	6823      	ldr	r3, [r4, #0]
 8001c92:	4252      	negs	r2, r2
 8001c94:	611a      	str	r2, [r3, #16]

  sin_step=0;sinStatus=0;TIM3->CCR2=0;TIM3->CCR1=0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	4a09      	ldr	r2, [pc, #36]	; (8001cc0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
 8001c9a:	8013      	strh	r3, [r2, #0]
 8001c9c:	4a09      	ldr	r2, [pc, #36]	; (8001cc4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 8001c9e:	7013      	strb	r3, [r2, #0]
 8001ca0:	4a09      	ldr	r2, [pc, #36]	; (8001cc8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x44>)
 8001ca2:	6393      	str	r3, [r2, #56]	; 0x38
 8001ca4:	6353      	str	r3, [r2, #52]	; 0x34

  if (SinWave==swStart) {
 8001ca6:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <TIM1_BRK_UP_TRG_COM_IRQHandler+0x48>)
 8001ca8:	781a      	ldrb	r2, [r3, #0]
 8001caa:	2a01      	cmp	r2, #1
 8001cac:	d105      	bne.n	8001cba <TIM1_BRK_UP_TRG_COM_IRQHandler+0x36>
	  SinWave=swGEN;
 8001cae:	3201      	adds	r2, #1
 8001cb0:	701a      	strb	r2, [r3, #0]
	  TIM1->CCR3=500;
 8001cb2:	32f3      	adds	r2, #243	; 0xf3
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x4c>)
 8001cb6:	32ff      	adds	r2, #255	; 0xff
 8001cb8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001cba:	bd10      	pop	{r4, pc}
 8001cbc:	200004b0 	.word	0x200004b0
 8001cc0:	200002be 	.word	0x200002be
 8001cc4:	200002bd 	.word	0x200002bd
 8001cc8:	40000400 	.word	0x40000400
 8001ccc:	200002bc 	.word	0x200002bc
 8001cd0:	40012c00 	.word	0x40012c00

08001cd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001cd4:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001cd6:	4c28      	ldr	r4, [pc, #160]	; (8001d78 <TIM3_IRQHandler+0xa4>)
 8001cd8:	0020      	movs	r0, r4
 8001cda:	f002 fa6e 	bl	80041ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8001cde:	2202      	movs	r2, #2
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	4252      	negs	r2, r2
 8001ce4:	611a      	str	r2, [r3, #16]

	if ((SinWave==swStop) || (SinWave==swStart) || (SinWave==swNOP))  {
 8001ce6:	4b25      	ldr	r3, [pc, #148]	; (8001d7c <TIM3_IRQHandler+0xa8>)
 8001ce8:	781a      	ldrb	r2, [r3, #0]
 8001cea:	2a00      	cmp	r2, #0
 8001cec:	d005      	beq.n	8001cfa <TIM3_IRQHandler+0x26>
 8001cee:	781a      	ldrb	r2, [r3, #0]
 8001cf0:	2a01      	cmp	r2, #1
 8001cf2:	d002      	beq.n	8001cfa <TIM3_IRQHandler+0x26>
 8001cf4:	781a      	ldrb	r2, [r3, #0]
 8001cf6:	2a03      	cmp	r2, #3
 8001cf8:	d105      	bne.n	8001d06 <TIM3_IRQHandler+0x32>
 		TIM3->CCR2=0;
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	4920      	ldr	r1, [pc, #128]	; (8001d80 <TIM3_IRQHandler+0xac>)
 8001cfe:	638a      	str	r2, [r1, #56]	; 0x38
 		TIM3->CCR1=0;
 8001d00:	634a      	str	r2, [r1, #52]	; 0x34
 		//TIM1->CCR3=0;
 		sin_step=0;
 8001d02:	4920      	ldr	r1, [pc, #128]	; (8001d84 <TIM3_IRQHandler+0xb0>)
 8001d04:	800a      	strh	r2, [r1, #0]
 	      }

	if (SinWave==swNOP) {return;}
 8001d06:	781a      	ldrb	r2, [r3, #0]
 8001d08:	2a03      	cmp	r2, #3
 8001d0a:	d034      	beq.n	8001d76 <TIM3_IRQHandler+0xa2>

   	if (SinWave==swStart)  {
 8001d0c:	781a      	ldrb	r2, [r3, #0]
 8001d0e:	2a01      	cmp	r2, #1
 8001d10:	d101      	bne.n	8001d16 <TIM3_IRQHandler+0x42>
   		SinWave=swGEN;
 8001d12:	3201      	adds	r2, #1
 8001d14:	701a      	strb	r2, [r3, #0]
   	}

  if  ((TIM1->CNT==0) || (TIM1->CNT==500)) {
 8001d16:	4c1c      	ldr	r4, [pc, #112]	; (8001d88 <TIM3_IRQHandler+0xb4>)
 8001d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d004      	beq.n	8001d28 <TIM3_IRQHandler+0x54>
 8001d1e:	23fa      	movs	r3, #250	; 0xfa
 8001d20:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d107      	bne.n	8001d38 <TIM3_IRQHandler+0x64>
	  	  TIM3->CCR2=0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	4a15      	ldr	r2, [pc, #84]	; (8001d80 <TIM3_IRQHandler+0xac>)
 8001d2c:	6393      	str	r3, [r2, #56]	; 0x38
	  	  TIM3->CCR1=0;
 8001d2e:	6353      	str	r3, [r2, #52]	; 0x34
	  	  sin_step=0;
 8001d30:	4a14      	ldr	r2, [pc, #80]	; (8001d84 <TIM3_IRQHandler+0xb0>)
 8001d32:	8013      	strh	r3, [r2, #0]
	      UpdateAmplitudeByV();
 8001d34:	f7ff f9b6 	bl	80010a4 <UpdateAmplitudeByV>
  }


   if  (TIM1->CNT>=500) { sinStatus=1;}
 8001d38:	23f4      	movs	r3, #244	; 0xf4
 8001d3a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d3c:	33ff      	adds	r3, #255	; 0xff
 8001d3e:	4d13      	ldr	r5, [pc, #76]	; (8001d8c <TIM3_IRQHandler+0xb8>)
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d901      	bls.n	8001d48 <TIM3_IRQHandler+0x74>
 8001d44:	2201      	movs	r2, #1
 8001d46:	702a      	strb	r2, [r5, #0]
   if  (TIM1->CNT<500) { sinStatus=0;}
 8001d48:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d801      	bhi.n	8001d52 <TIM3_IRQHandler+0x7e>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	702b      	strb	r3, [r5, #0]

   if (sinStatus==0) {
 8001d52:	782c      	ldrb	r4, [r5, #0]
 8001d54:	b2e4      	uxtb	r4, r4
 8001d56:	2c00      	cmp	r4, #0
 8001d58:	d104      	bne.n	8001d64 <TIM3_IRQHandler+0x90>
	   //TIM3->CCR1=sin_data[sin_step];
	   TIM3->CCR1=GetSinus();
 8001d5a:	f7ff fcc5 	bl	80016e8 <GetSinus>
 8001d5e:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <TIM3_IRQHandler+0xac>)
 8001d60:	6358      	str	r0, [r3, #52]	; 0x34
	   TIM3->CCR2=0;
 8001d62:	639c      	str	r4, [r3, #56]	; 0x38
   }
   if (sinStatus==1) {
 8001d64:	782b      	ldrb	r3, [r5, #0]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d105      	bne.n	8001d76 <TIM3_IRQHandler+0xa2>
	   //TIM3->CCR1=0;
	   //TIM3->CCR2=sin_data[sin_step];
	   TIM3->CCR1=0;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	4c04      	ldr	r4, [pc, #16]	; (8001d80 <TIM3_IRQHandler+0xac>)
 8001d6e:	6363      	str	r3, [r4, #52]	; 0x34
	   TIM3->CCR2=GetSinus();
 8001d70:	f7ff fcba 	bl	80016e8 <GetSinus>
 8001d74:	63a0      	str	r0, [r4, #56]	; 0x38
   }

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d76:	bd70      	pop	{r4, r5, r6, pc}
 8001d78:	20000470 	.word	0x20000470
 8001d7c:	200002bc 	.word	0x200002bc
 8001d80:	40000400 	.word	0x40000400
 8001d84:	200002be 	.word	0x200002be
 8001d88:	40012c00 	.word	0x40012c00
 8001d8c:	200002bd 	.word	0x200002bd

08001d90 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001d92:	4c2f      	ldr	r4, [pc, #188]	; (8001e50 <TIM14_IRQHandler+0xc0>)
 8001d94:	0020      	movs	r0, r4
 8001d96:	f002 fa10 	bl	80041ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim14, TIM_FLAG_UPDATE);
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	6823      	ldr	r3, [r4, #0]

  if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)) {
 8001d9e:	4d2d      	ldr	r5, [pc, #180]	; (8001e54 <TIM14_IRQHandler+0xc4>)
  __HAL_TIM_CLEAR_FLAG(&htim14, TIM_FLAG_UPDATE);
 8001da0:	4252      	negs	r2, r2
 8001da2:	611a      	str	r2, [r3, #16]
  if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)) {
 8001da4:	0028      	movs	r0, r5
 8001da6:	f7ff fceb 	bl	8001780 <buttonUpdate>
 8001daa:	4c2b      	ldr	r4, [pc, #172]	; (8001e58 <TIM14_IRQHandler+0xc8>)
 8001dac:	2802      	cmp	r0, #2
 8001dae:	d109      	bne.n	8001dc4 <TIM14_IRQHandler+0x34>
	  BoardStatus=sFaultFlag;
 8001db0:	2203      	movs	r2, #3
 8001db2:	4b2a      	ldr	r3, [pc, #168]	; (8001e5c <TIM14_IRQHandler+0xcc>)
 8001db4:	701a      	strb	r2, [r3, #0]
	  FaultWaitCnt=0;
 8001db6:	2200      	movs	r2, #0
 8001db8:	4b29      	ldr	r3, [pc, #164]	; (8001e60 <TIM14_IRQHandler+0xd0>)
 8001dba:	601a      	str	r2, [r3, #0]
		  if (SinWave!=swGEN) {
 8001dbc:	7823      	ldrb	r3, [r4, #0]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d121      	bne.n	8001e06 <TIM14_IRQHandler+0x76>
  	    		sin_step = 0;
  	    	}*/


  /* USER CODE END TIM14_IRQn 1 */
}
 8001dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)) {
 8001dc4:	0028      	movs	r0, r5
 8001dc6:	f7ff fcdb 	bl	8001780 <buttonUpdate>
 8001dca:	2803      	cmp	r0, #3
 8001dcc:	d0f0      	beq.n	8001db0 <TIM14_IRQHandler+0x20>
  if ((SinWave==swNOP) && (BoardStatus == sGEN)) {
 8001dce:	7823      	ldrb	r3, [r4, #0]
 8001dd0:	4d24      	ldr	r5, [pc, #144]	; (8001e64 <TIM14_IRQHandler+0xd4>)
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d11a      	bne.n	8001e0c <TIM14_IRQHandler+0x7c>
 8001dd6:	4b21      	ldr	r3, [pc, #132]	; (8001e5c <TIM14_IRQHandler+0xcc>)
 8001dd8:	781f      	ldrb	r7, [r3, #0]
 8001dda:	b2ff      	uxtb	r7, r7
 8001ddc:	2f01      	cmp	r7, #1
 8001dde:	d115      	bne.n	8001e0c <TIM14_IRQHandler+0x7c>
  	  sin_step=0;
 8001de0:	2600      	movs	r6, #0
    	  if (buttonUpdate(&DevModeKey2) == isPressedLong) {
 8001de2:	4821      	ldr	r0, [pc, #132]	; (8001e68 <TIM14_IRQHandler+0xd8>)
  	  sin_step=0;
 8001de4:	802e      	strh	r6, [r5, #0]
    	  if (buttonUpdate(&DevModeKey2) == isPressedLong) {
 8001de6:	f7ff fccb 	bl	8001780 <buttonUpdate>
 8001dea:	2803      	cmp	r0, #3
 8001dec:	d10e      	bne.n	8001e0c <TIM14_IRQHandler+0x7c>
    		TIM3->CCR2=0;
 8001dee:	4b1f      	ldr	r3, [pc, #124]	; (8001e6c <TIM14_IRQHandler+0xdc>)
    		SinWave=swStart;
 8001df0:	7027      	strb	r7, [r4, #0]
    		TIM3->CCR2=0;
 8001df2:	639e      	str	r6, [r3, #56]	; 0x38
    		 		TIM3->CCR1=0;
 8001df4:	635e      	str	r6, [r3, #52]	; 0x34
    		 		TIM1->CCR3=0;
 8001df6:	4b1e      	ldr	r3, [pc, #120]	; (8001e70 <TIM14_IRQHandler+0xe0>)
 8001df8:	63de      	str	r6, [r3, #60]	; 0x3c
    		 		sin_step=0;
 8001dfa:	802e      	strh	r6, [r5, #0]
    		PWM_50Hz_ON();
 8001dfc:	f7ff fba8 	bl	8001550 <PWM_50Hz_ON>
    		PWM_Sinus_ON();
 8001e00:	f7ff fbf6 	bl	80015f0 <PWM_Sinus_ON>
    		return;
 8001e04:	e7dd      	b.n	8001dc2 <TIM14_IRQHandler+0x32>
			  SinWave=swGEN;
 8001e06:	2302      	movs	r3, #2
 8001e08:	7023      	strb	r3, [r4, #0]
 8001e0a:	e7e0      	b.n	8001dce <TIM14_IRQHandler+0x3e>
  if (SinWave==swGEN) {
 8001e0c:	7823      	ldrb	r3, [r4, #0]
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d116      	bne.n	8001e40 <TIM14_IRQHandler+0xb0>
	  if ( (BoardStatus == sFaultFlag) || (buttonUpdate(&DevModeKey2) == isReleased)) {
 8001e12:	4b12      	ldr	r3, [pc, #72]	; (8001e5c <TIM14_IRQHandler+0xcc>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	d10d      	bne.n	8001e36 <TIM14_IRQHandler+0xa6>
		  SinWave=swNOP;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	7023      	strb	r3, [r4, #0]
		  TIM3->CCR2=0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <TIM14_IRQHandler+0xdc>)
 8001e22:	6393      	str	r3, [r2, #56]	; 0x38
		   		TIM3->CCR1=0;
 8001e24:	6353      	str	r3, [r2, #52]	; 0x34
		   		TIM1->CCR3=0;
 8001e26:	4a12      	ldr	r2, [pc, #72]	; (8001e70 <TIM14_IRQHandler+0xe0>)
 8001e28:	63d3      	str	r3, [r2, #60]	; 0x3c
		   		sin_step=0;
 8001e2a:	802b      	strh	r3, [r5, #0]
		  PWM_50Hz_OFF();
 8001e2c:	f7ff fb96 	bl	800155c <PWM_50Hz_OFF>
		  PWM_Sinus_OFF();
 8001e30:	f7ff fbe4 	bl	80015fc <PWM_Sinus_OFF>
		  return;
 8001e34:	e7c5      	b.n	8001dc2 <TIM14_IRQHandler+0x32>
	  if ( (BoardStatus == sFaultFlag) || (buttonUpdate(&DevModeKey2) == isReleased)) {
 8001e36:	480c      	ldr	r0, [pc, #48]	; (8001e68 <TIM14_IRQHandler+0xd8>)
 8001e38:	f7ff fca2 	bl	8001780 <buttonUpdate>
 8001e3c:	2804      	cmp	r0, #4
 8001e3e:	d0ec      	beq.n	8001e1a <TIM14_IRQHandler+0x8a>
  	  	  	  CheckV_Feedback();
 8001e40:	f7ff f9b2 	bl	80011a8 <CheckV_Feedback>
  	  	  	  sin_step++;
 8001e44:	882b      	ldrh	r3, [r5, #0]
 8001e46:	3301      	adds	r3, #1
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	802b      	strh	r3, [r5, #0]
 8001e4c:	e7b9      	b.n	8001dc2 <TIM14_IRQHandler+0x32>
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	200004f0 	.word	0x200004f0
 8001e54:	20000428 	.word	0x20000428
 8001e58:	200002bc 	.word	0x200002bc
 8001e5c:	200002ac 	.word	0x200002ac
 8001e60:	200002b4 	.word	0x200002b4
 8001e64:	200002be 	.word	0x200002be
 8001e68:	20000444 	.word	0x20000444
 8001e6c:	40000400 	.word	0x40000400
 8001e70:	40012c00 	.word	0x40012c00

08001e74 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001e74:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001e76:	4c5a      	ldr	r4, [pc, #360]	; (8001fe0 <TIM16_IRQHandler+0x16c>)
{
 8001e78:	b087      	sub	sp, #28
  HAL_TIM_IRQHandler(&htim16);
 8001e7a:	0020      	movs	r0, r4
 8001e7c:	f002 f99d 	bl	80041ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim16, TIM_FLAG_UPDATE);
 8001e80:	2202      	movs	r2, #2
 8001e82:	6823      	ldr	r3, [r4, #0]
 8001e84:	4252      	negs	r2, r2
 8001e86:	611a      	str	r2, [r3, #16]

    	// Reset IWDG
      ResetWDG();
 8001e88:	f7ff fa8e 	bl	80013a8 <ResetWDG>

        //
        switch(BoardStatus) {
 8001e8c:	4c55      	ldr	r4, [pc, #340]	; (8001fe4 <TIM16_IRQHandler+0x170>)
 8001e8e:	7820      	ldrb	r0, [r4, #0]
 8001e90:	b2c0      	uxtb	r0, r0
 8001e92:	2803      	cmp	r0, #3
 8001e94:	d816      	bhi.n	8001ec4 <TIM16_IRQHandler+0x50>
 8001e96:	f7fe f937 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001e9a:	1702      	.short	0x1702
 8001e9c:	5b02      	.short	0x5b02
      	  case sBoot:
      	  case sUnknown:
      	  	  //TIM3->ARR=sBoot_Delay;
      	  	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001e9e:	2108      	movs	r1, #8
 8001ea0:	4851      	ldr	r0, [pc, #324]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001ea2:	f001 fb21 	bl	80034e8 <HAL_GPIO_TogglePin>
      	  	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	484f      	ldr	r0, [pc, #316]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001eaa:	f001 fb1d 	bl	80034e8 <HAL_GPIO_TogglePin>
      	  	  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001eae:	2140      	movs	r1, #64	; 0x40
 8001eb0:	484d      	ldr	r0, [pc, #308]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001eb2:	f001 fb19 	bl	80034e8 <HAL_GPIO_TogglePin>
      	  	  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001eb6:	484c      	ldr	r0, [pc, #304]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001eb8:	2180      	movs	r1, #128	; 0x80
 8001eba:	f001 fb15 	bl	80034e8 <HAL_GPIO_TogglePin>

      	  	  // when boot check faultflag
      	  	  buttonUpdate(&FaultFlag);
 8001ebe:	484b      	ldr	r0, [pc, #300]	; (8001fec <TIM16_IRQHandler+0x178>)
 8001ec0:	f7ff fc5e 	bl	8001780 <buttonUpdate>
					  }
      		  	  break;
        }

  /* USER CODE END TIM16_IRQn 1 */
}
 8001ec4:	b007      	add	sp, #28
 8001ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      		  	  if (DevMode1==1) {
 8001ec8:	4b49      	ldr	r3, [pc, #292]	; (8001ff0 <TIM16_IRQHandler+0x17c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d1f9      	bne.n	8001ec4 <TIM16_IRQHandler+0x50>
      		  		  ClearUART_Buff();
 8001ed0:	f7ff f9ea 	bl	80012a8 <ClearUART_Buff>
      		  				(uint16_t) ADC_Data[0],
 8001ed4:	4b47      	ldr	r3, [pc, #284]	; (8001ff4 <TIM16_IRQHandler+0x180>)
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	9304      	str	r3, [sp, #16]
							(uint16_t) (V_1/V_Cnt[0]),
 8001edc:	4b46      	ldr	r3, [pc, #280]	; (8001ff8 <TIM16_IRQHandler+0x184>)
 8001ede:	6818      	ldr	r0, [r3, #0]
 8001ee0:	4b46      	ldr	r3, [pc, #280]	; (8001ffc <TIM16_IRQHandler+0x188>)
 8001ee2:	6819      	ldr	r1, [r3, #0]
      		  				(uint16_t) (100*Sine_Amplitude_1),
 8001ee4:	4b46      	ldr	r3, [pc, #280]	; (8002000 <TIM16_IRQHandler+0x18c>)
 8001ee6:	681c      	ldr	r4, [r3, #0]
      		  				(uint16_t) (100*Sine_Amplitude_2),
 8001ee8:	4b46      	ldr	r3, [pc, #280]	; (8002004 <TIM16_IRQHandler+0x190>)
 8001eea:	681d      	ldr	r5, [r3, #0]
							(uint16_t) (100*Sine_Amplitude_3),
 8001eec:	4b46      	ldr	r3, [pc, #280]	; (8002008 <TIM16_IRQHandler+0x194>)
 8001eee:	681e      	ldr	r6, [r3, #0]
							(uint16_t) (100*Sine_Amplitude_4));
 8001ef0:	4b46      	ldr	r3, [pc, #280]	; (800200c <TIM16_IRQHandler+0x198>)
 8001ef2:	681f      	ldr	r7, [r3, #0]
							(uint16_t) (V_1/V_Cnt[0]),
 8001ef4:	f7fe f912 	bl	800011c <__udivsi3>
							(uint16_t) (100*Sine_Amplitude_4));
 8001ef8:	4945      	ldr	r1, [pc, #276]	; (8002010 <TIM16_IRQHandler+0x19c>)
      		  		  sprintf(uart_buff,"DATA=%4u, V_1=%4u, Amp1=%03d,  Amp2=%03d,  Amp3=%03d,  Amp4=%03d \r\n",
 8001efa:	b283      	uxth	r3, r0
							(uint16_t) (100*Sine_Amplitude_4));
 8001efc:	1c38      	adds	r0, r7, #0
      		  		  sprintf(uart_buff,"DATA=%4u, V_1=%4u, Amp1=%03d,  Amp2=%03d,  Amp3=%03d,  Amp4=%03d \r\n",
 8001efe:	9305      	str	r3, [sp, #20]
							(uint16_t) (100*Sine_Amplitude_4));
 8001f00:	f7fe fad0 	bl	80004a4 <__aeabi_fmul>
 8001f04:	f7fe fa0e 	bl	8000324 <__aeabi_f2uiz>
      		  		  sprintf(uart_buff,"DATA=%4u, V_1=%4u, Amp1=%03d,  Amp2=%03d,  Amp3=%03d,  Amp4=%03d \r\n",
 8001f08:	b280      	uxth	r0, r0
 8001f0a:	9003      	str	r0, [sp, #12]
							(uint16_t) (100*Sine_Amplitude_3),
 8001f0c:	4940      	ldr	r1, [pc, #256]	; (8002010 <TIM16_IRQHandler+0x19c>)
 8001f0e:	1c30      	adds	r0, r6, #0
 8001f10:	f7fe fac8 	bl	80004a4 <__aeabi_fmul>
 8001f14:	f7fe fa06 	bl	8000324 <__aeabi_f2uiz>
      		  		  sprintf(uart_buff,"DATA=%4u, V_1=%4u, Amp1=%03d,  Amp2=%03d,  Amp3=%03d,  Amp4=%03d \r\n",
 8001f18:	b280      	uxth	r0, r0
 8001f1a:	9002      	str	r0, [sp, #8]
      		  				(uint16_t) (100*Sine_Amplitude_2),
 8001f1c:	493c      	ldr	r1, [pc, #240]	; (8002010 <TIM16_IRQHandler+0x19c>)
 8001f1e:	1c28      	adds	r0, r5, #0
 8001f20:	f7fe fac0 	bl	80004a4 <__aeabi_fmul>
 8001f24:	f7fe f9fe 	bl	8000324 <__aeabi_f2uiz>
      		  		  sprintf(uart_buff,"DATA=%4u, V_1=%4u, Amp1=%03d,  Amp2=%03d,  Amp3=%03d,  Amp4=%03d \r\n",
 8001f28:	b280      	uxth	r0, r0
 8001f2a:	9001      	str	r0, [sp, #4]
      		  				(uint16_t) (100*Sine_Amplitude_1),
 8001f2c:	4938      	ldr	r1, [pc, #224]	; (8002010 <TIM16_IRQHandler+0x19c>)
 8001f2e:	1c20      	adds	r0, r4, #0
 8001f30:	f7fe fab8 	bl	80004a4 <__aeabi_fmul>
 8001f34:	f7fe f9f6 	bl	8000324 <__aeabi_f2uiz>
      		  		  sprintf(uart_buff,"DATA=%4u, V_1=%4u, Amp1=%03d,  Amp2=%03d,  Amp3=%03d,  Amp4=%03d \r\n",
 8001f38:	b280      	uxth	r0, r0
 8001f3a:	9000      	str	r0, [sp, #0]
 8001f3c:	9b05      	ldr	r3, [sp, #20]
 8001f3e:	9a04      	ldr	r2, [sp, #16]
 8001f40:	4934      	ldr	r1, [pc, #208]	; (8002014 <TIM16_IRQHandler+0x1a0>)
 8001f42:	4835      	ldr	r0, [pc, #212]	; (8002018 <TIM16_IRQHandler+0x1a4>)
 8001f44:	f003 fc64 	bl	8005810 <siprintf>
      		  		  SerialPrintln(0);
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f7ff fa05 	bl	8001358 <SerialPrintln>
 8001f4e:	e7b9      	b.n	8001ec4 <TIM16_IRQHandler+0x50>
					if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)
 8001f50:	4f26      	ldr	r7, [pc, #152]	; (8001fec <TIM16_IRQHandler+0x178>)
 8001f52:	0038      	movs	r0, r7
 8001f54:	f7ff fc14 	bl	8001780 <buttonUpdate>
 8001f58:	4d30      	ldr	r5, [pc, #192]	; (800201c <TIM16_IRQHandler+0x1a8>)
 8001f5a:	4e31      	ldr	r6, [pc, #196]	; (8002020 <TIM16_IRQHandler+0x1ac>)
 8001f5c:	2802      	cmp	r0, #2
 8001f5e:	d11a      	bne.n	8001f96 <TIM16_IRQHandler+0x122>
						RstCnt++;
 8001f60:	682b      	ldr	r3, [r5, #0]
 8001f62:	4f30      	ldr	r7, [pc, #192]	; (8002024 <TIM16_IRQHandler+0x1b0>)
 8001f64:	3301      	adds	r3, #1
 8001f66:	602b      	str	r3, [r5, #0]
						if (RstCnt==DelaySecBeforeAttemRst) {
 8001f68:	2b0a      	cmp	r3, #10
 8001f6a:	d12a      	bne.n	8001fc2 <TIM16_IRQHandler+0x14e>
							RstCnt=0;
 8001f6c:	2300      	movs	r3, #0
							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_SET);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	2120      	movs	r1, #32
 8001f72:	481d      	ldr	r0, [pc, #116]	; (8001fe8 <TIM16_IRQHandler+0x174>)
							RstCnt=0;
 8001f74:	602b      	str	r3, [r5, #0]
							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_SET);
 8001f76:	f001 fa9d 	bl	80034b4 <HAL_GPIO_WritePin>
							TIM16->ARR=sRST_Delay;
 8001f7a:	23fa      	movs	r3, #250	; 0xfa
 8001f7c:	005b      	lsls	r3, r3, #1
							TIM16->ARR=sDEF_Delay;
 8001f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
						HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001f80:	2180      	movs	r1, #128	; 0x80
 8001f82:	4819      	ldr	r0, [pc, #100]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001f84:	f001 fab0 	bl	80034e8 <HAL_GPIO_TogglePin>
						BoardStatus=sFaultFlag;
 8001f88:	2303      	movs	r3, #3
						SinWave=swNOP;
 8001f8a:	4a27      	ldr	r2, [pc, #156]	; (8002028 <TIM16_IRQHandler+0x1b4>)
						BoardStatus=sFaultFlag;
 8001f8c:	7023      	strb	r3, [r4, #0]
						SinWave=swNOP;
 8001f8e:	7013      	strb	r3, [r2, #0]
						FaultWaitCnt=0;
 8001f90:	2300      	movs	r3, #0
 8001f92:	6033      	str	r3, [r6, #0]
 8001f94:	e796      	b.n	8001ec4 <TIM16_IRQHandler+0x50>
					if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)
 8001f96:	0038      	movs	r0, r7
 8001f98:	f7ff fbf2 	bl	8001780 <buttonUpdate>
 8001f9c:	2803      	cmp	r0, #3
 8001f9e:	d0df      	beq.n	8001f60 <TIM16_IRQHandler+0xec>
						  SinWave=swNOP;
 8001fa0:	2103      	movs	r1, #3
						  RstCnt=0;
 8001fa2:	2200      	movs	r2, #0
						  SinWave=swNOP;
 8001fa4:	4b20      	ldr	r3, [pc, #128]	; (8002028 <TIM16_IRQHandler+0x1b4>)
						  RstCnt=0;
 8001fa6:	602a      	str	r2, [r5, #0]
						  SinWave=swNOP;
 8001fa8:	7019      	strb	r1, [r3, #0]
						  FaultWaitCnt++;
 8001faa:	6833      	ldr	r3, [r6, #0]
 8001fac:	3301      	adds	r3, #1
 8001fae:	6033      	str	r3, [r6, #0]
						  if (FaultWaitCnt>=DelaySecBeforeStartAfterFault) {
 8001fb0:	2b09      	cmp	r3, #9
 8001fb2:	dd0e      	ble.n	8001fd2 <TIM16_IRQHandler+0x15e>
							  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_RESET);
 8001fb4:	317d      	adds	r1, #125	; 0x7d
 8001fb6:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001fb8:	f001 fa7c 	bl	80034b4 <HAL_GPIO_WritePin>
							  BoardStatus=sGEN;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	7023      	strb	r3, [r4, #0]
 8001fc0:	e780      	b.n	8001ec4 <TIM16_IRQHandler+0x50>
							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_RESET);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2120      	movs	r1, #32
 8001fc6:	4808      	ldr	r0, [pc, #32]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001fc8:	f001 fa74 	bl	80034b4 <HAL_GPIO_WritePin>
							TIM16->ARR=sDEF_Delay;
 8001fcc:	23fa      	movs	r3, #250	; 0xfa
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	e7d5      	b.n	8001f7e <TIM16_IRQHandler+0x10a>
							  BoardStatus=sFaultFlag;
 8001fd2:	7021      	strb	r1, [r4, #0]
							  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001fd4:	4804      	ldr	r0, [pc, #16]	; (8001fe8 <TIM16_IRQHandler+0x174>)
 8001fd6:	2180      	movs	r1, #128	; 0x80
 8001fd8:	f001 fa86 	bl	80034e8 <HAL_GPIO_TogglePin>
}
 8001fdc:	e772      	b.n	8001ec4 <TIM16_IRQHandler+0x50>
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	20000530 	.word	0x20000530
 8001fe4:	200002ac 	.word	0x200002ac
 8001fe8:	48000400 	.word	0x48000400
 8001fec:	20000428 	.word	0x20000428
 8001ff0:	200002b0 	.word	0x200002b0
 8001ff4:	2000038c 	.word	0x2000038c
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	20000010 	.word	0x20000010
 8002000:	20000034 	.word	0x20000034
 8002004:	20000038 	.word	0x20000038
 8002008:	2000003c 	.word	0x2000003c
 800200c:	20000040 	.word	0x20000040
 8002010:	42c80000 	.word	0x42c80000
 8002014:	08006193 	.word	0x08006193
 8002018:	20000394 	.word	0x20000394
 800201c:	200002b8 	.word	0x200002b8
 8002020:	200002b4 	.word	0x200002b4
 8002024:	40014400 	.word	0x40014400
 8002028:	200002bc 	.word	0x200002bc

0800202c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800202c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800202e:	4802      	ldr	r0, [pc, #8]	; (8002038 <USART1_IRQHandler+0xc>)
 8002030:	f003 fb02 	bl	8005638 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */


  /* USER CODE END USART1_IRQn 1 */
}
 8002034:	bd10      	pop	{r4, pc}
 8002036:	46c0      	nop			; (mov r8, r8)
 8002038:	200005f8 	.word	0x200005f8

0800203c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800203c:	2101      	movs	r1, #1
 800203e:	4b11      	ldr	r3, [pc, #68]	; (8002084 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002040:	4811      	ldr	r0, [pc, #68]	; (8002088 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002048:	685a      	ldr	r2, [r3, #4]
 800204a:	4002      	ands	r2, r0
 800204c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	480e      	ldr	r0, [pc, #56]	; (800208c <SystemInit+0x50>)
 8002052:	4002      	ands	r2, r0
 8002054:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	480d      	ldr	r0, [pc, #52]	; (8002090 <SystemInit+0x54>)
 800205a:	4002      	ands	r2, r0
 800205c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	480c      	ldr	r0, [pc, #48]	; (8002094 <SystemInit+0x58>)
 8002062:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002064:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002066:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800206a:	4382      	bics	r2, r0
 800206c:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 800206e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002070:	4809      	ldr	r0, [pc, #36]	; (8002098 <SystemInit+0x5c>)
 8002072:	4002      	ands	r2, r0
 8002074:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002078:	438a      	bics	r2, r1
 800207a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800207c:	2200      	movs	r2, #0
 800207e:	609a      	str	r2, [r3, #8]

}
 8002080:	4770      	bx	lr
 8002082:	46c0      	nop			; (mov r8, r8)
 8002084:	40021000 	.word	0x40021000
 8002088:	08ffb80c 	.word	0x08ffb80c
 800208c:	fef6ffff 	.word	0xfef6ffff
 8002090:	fffbffff 	.word	0xfffbffff
 8002094:	ffc0ffff 	.word	0xffc0ffff
 8002098:	fffffeec 	.word	0xfffffeec

0800209c <MX_TIM14_Init>:
}
/* TIM14 init function */
void MX_TIM14_Init(void)
{

  htim14.Instance = TIM14;
 800209c:	480a      	ldr	r0, [pc, #40]	; (80020c8 <MX_TIM14_Init+0x2c>)
 800209e:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <MX_TIM14_Init+0x30>)
{
 80020a0:	b510      	push	{r4, lr}
  htim14.Instance = TIM14;
 80020a2:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 1;
 80020a4:	2301      	movs	r3, #1
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim14.Init.Period = 1000;
 80020a6:	22fa      	movs	r2, #250	; 0xfa
  htim14.Init.Prescaler = 1;
 80020a8:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020aa:	2300      	movs	r3, #0
  htim14.Init.Period = 1000;
 80020ac:	0092      	lsls	r2, r2, #2
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ae:	6083      	str	r3, [r0, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b0:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020b2:	3380      	adds	r3, #128	; 0x80
  htim14.Init.Period = 1000;
 80020b4:	60c2      	str	r2, [r0, #12]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020b6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80020b8:	f002 f964 	bl	8004384 <HAL_TIM_Base_Init>
 80020bc:	2800      	cmp	r0, #0
 80020be:	d001      	beq.n	80020c4 <MX_TIM14_Init+0x28>
  {
    Error_Handler();
 80020c0:	f7ff fd9c 	bl	8001bfc <Error_Handler>
  }

}
 80020c4:	bd10      	pop	{r4, pc}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	200004f0 	.word	0x200004f0
 80020cc:	40002000 	.word	0x40002000

080020d0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{

  htim16.Instance = TIM16;
 80020d0:	480a      	ldr	r0, [pc, #40]	; (80020fc <MX_TIM16_Init+0x2c>)
 80020d2:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <MX_TIM16_Init+0x30>)
{
 80020d4:	b510      	push	{r4, lr}
  htim16.Instance = TIM16;
 80020d6:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 47999;
 80020d8:	4b0a      	ldr	r3, [pc, #40]	; (8002104 <MX_TIM16_Init+0x34>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim16.Init.Period = 1000;
 80020da:	22fa      	movs	r2, #250	; 0xfa
  htim16.Init.Prescaler = 47999;
 80020dc:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020de:	2300      	movs	r3, #0
  htim16.Init.Period = 1000;
 80020e0:	0092      	lsls	r2, r2, #2
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e2:	6083      	str	r3, [r0, #8]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e4:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 80020e6:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020e8:	3380      	adds	r3, #128	; 0x80
  htim16.Init.Period = 1000;
 80020ea:	60c2      	str	r2, [r0, #12]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020ec:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80020ee:	f002 f949 	bl	8004384 <HAL_TIM_Base_Init>
 80020f2:	2800      	cmp	r0, #0
 80020f4:	d001      	beq.n	80020fa <MX_TIM16_Init+0x2a>
  {
    Error_Handler();
 80020f6:	f7ff fd81 	bl	8001bfc <Error_Handler>
  }

}
 80020fa:	bd10      	pop	{r4, pc}
 80020fc:	20000530 	.word	0x20000530
 8002100:	40014400 	.word	0x40014400
 8002104:	0000bb7f 	.word	0x0000bb7f

08002108 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002108:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM1)
 800210a:	6803      	ldr	r3, [r0, #0]
 800210c:	4a28      	ldr	r2, [pc, #160]	; (80021b0 <HAL_TIM_Base_MspInit+0xa8>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d113      	bne.n	800213a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002112:	2080      	movs	r0, #128	; 0x80
 8002114:	4a27      	ldr	r2, [pc, #156]	; (80021b4 <HAL_TIM_Base_MspInit+0xac>)
 8002116:	0100      	lsls	r0, r0, #4
 8002118:	6991      	ldr	r1, [r2, #24]
 800211a:	4301      	orrs	r1, r0
 800211c:	6191      	str	r1, [r2, #24]
 800211e:	6993      	ldr	r3, [r2, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8002120:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002122:	4003      	ands	r3, r0
 8002124:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8002126:	200d      	movs	r0, #13
 8002128:	0011      	movs	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 800212a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800212c:	f000 fdbc 	bl	8002ca8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8002130:	200d      	movs	r0, #13
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();

    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002132:	f000 fdf3 	bl	8002d1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8002136:	b005      	add	sp, #20
 8002138:	bd00      	pop	{pc}
  else if(tim_baseHandle->Instance==TIM3)
 800213a:	4a1f      	ldr	r2, [pc, #124]	; (80021b8 <HAL_TIM_Base_MspInit+0xb0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d10f      	bne.n	8002160 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002140:	2002      	movs	r0, #2
 8002142:	4a1c      	ldr	r2, [pc, #112]	; (80021b4 <HAL_TIM_Base_MspInit+0xac>)
 8002144:	69d1      	ldr	r1, [r2, #28]
 8002146:	4301      	orrs	r1, r0
 8002148:	61d1      	str	r1, [r2, #28]
 800214a:	69d3      	ldr	r3, [r2, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800214c:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800214e:	4003      	ands	r3, r0
 8002150:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002152:	300e      	adds	r0, #14
 8002154:	0011      	movs	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002156:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002158:	f000 fda6 	bl	8002ca8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800215c:	2010      	movs	r0, #16
 800215e:	e7e8      	b.n	8002132 <HAL_TIM_Base_MspInit+0x2a>
  else if(tim_baseHandle->Instance==TIM14)
 8002160:	4a16      	ldr	r2, [pc, #88]	; (80021bc <HAL_TIM_Base_MspInit+0xb4>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d110      	bne.n	8002188 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002166:	2080      	movs	r0, #128	; 0x80
 8002168:	4a12      	ldr	r2, [pc, #72]	; (80021b4 <HAL_TIM_Base_MspInit+0xac>)
 800216a:	0040      	lsls	r0, r0, #1
 800216c:	69d1      	ldr	r1, [r2, #28]
 800216e:	4301      	orrs	r1, r0
 8002170:	61d1      	str	r1, [r2, #28]
 8002172:	69d3      	ldr	r3, [r2, #28]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002174:	2200      	movs	r2, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002176:	4003      	ands	r3, r0
 8002178:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800217a:	38ed      	subs	r0, #237	; 0xed
 800217c:	0011      	movs	r1, r2
    __HAL_RCC_TIM14_CLK_ENABLE();
 800217e:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002180:	f000 fd92 	bl	8002ca8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8002184:	2013      	movs	r0, #19
 8002186:	e7d4      	b.n	8002132 <HAL_TIM_Base_MspInit+0x2a>
  else if(tim_baseHandle->Instance==TIM16)
 8002188:	4a0d      	ldr	r2, [pc, #52]	; (80021c0 <HAL_TIM_Base_MspInit+0xb8>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d1d3      	bne.n	8002136 <HAL_TIM_Base_MspInit+0x2e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800218e:	2080      	movs	r0, #128	; 0x80
 8002190:	4a08      	ldr	r2, [pc, #32]	; (80021b4 <HAL_TIM_Base_MspInit+0xac>)
 8002192:	0280      	lsls	r0, r0, #10
 8002194:	6991      	ldr	r1, [r2, #24]
 8002196:	4301      	orrs	r1, r0
 8002198:	6191      	str	r1, [r2, #24]
 800219a:	6993      	ldr	r3, [r2, #24]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800219c:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 800219e:	4003      	ands	r3, r0
 80021a0:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80021a2:	2015      	movs	r0, #21
 80021a4:	0011      	movs	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021a6:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80021a8:	f000 fd7e 	bl	8002ca8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80021ac:	2015      	movs	r0, #21
 80021ae:	e7c0      	b.n	8002132 <HAL_TIM_Base_MspInit+0x2a>
 80021b0:	40012c00 	.word	0x40012c00
 80021b4:	40021000 	.word	0x40021000
 80021b8:	40000400 	.word	0x40000400
 80021bc:	40002000 	.word	0x40002000
 80021c0:	40014400 	.word	0x40014400

080021c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021c4:	b530      	push	{r4, r5, lr}
 80021c6:	0004      	movs	r4, r0
 80021c8:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ca:	2214      	movs	r2, #20
 80021cc:	2100      	movs	r1, #0
 80021ce:	a803      	add	r0, sp, #12
 80021d0:	f003 fb15 	bl	80057fe <memset>
  if(timHandle->Instance==TIM1)
 80021d4:	6823      	ldr	r3, [r4, #0]
 80021d6:	4a27      	ldr	r2, [pc, #156]	; (8002274 <HAL_TIM_MspPostInit+0xb0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d12f      	bne.n	800223c <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021dc:	2080      	movs	r0, #128	; 0x80
 80021de:	4b26      	ldr	r3, [pc, #152]	; (8002278 <HAL_TIM_MspPostInit+0xb4>)
 80021e0:	02c0      	lsls	r0, r0, #11
 80021e2:	6959      	ldr	r1, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**TIM1 GPIO Configuration    
    PB1     ------> TIM1_CH3N
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = CH4_Pin;
 80021e4:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e6:	4301      	orrs	r1, r0
 80021e8:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ea:	2180      	movs	r1, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021ec:	2503      	movs	r5, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ee:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f0:	0289      	lsls	r1, r1, #10
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f2:	4002      	ands	r2, r0
 80021f4:	9200      	str	r2, [sp, #0]
 80021f6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f8:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 80021fa:	4820      	ldr	r0, [pc, #128]	; (800227c <HAL_TIM_MspPostInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fc:	430a      	orrs	r2, r1
 80021fe:	615a      	str	r2, [r3, #20]
 8002200:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = CH4_Pin;
 8002202:	9403      	str	r4, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002204:	400b      	ands	r3, r1
 8002206:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002208:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800220a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800220e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002210:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002212:	f001 f825 	bl	8003260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CH3_Pin;
 8002216:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8002218:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = CH3_Pin;
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
    HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8002220:	05c0      	lsls	r0, r0, #23
 8002222:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002224:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002228:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800222a:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 800222c:	f001 f818 	bl	8003260 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_FMP_PA10);
 8002230:	2080      	movs	r0, #128	; 0x80
 8002232:	0400      	lsls	r0, r0, #16
 8002234:	f001 f968 	bl	8003508 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002238:	b009      	add	sp, #36	; 0x24
 800223a:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM3)
 800223c:	4a10      	ldr	r2, [pc, #64]	; (8002280 <HAL_TIM_MspPostInit+0xbc>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d1fa      	bne.n	8002238 <HAL_TIM_MspPostInit+0x74>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002242:	2080      	movs	r0, #128	; 0x80
 8002244:	4a0c      	ldr	r2, [pc, #48]	; (8002278 <HAL_TIM_MspPostInit+0xb4>)
 8002246:	0280      	lsls	r0, r0, #10
 8002248:	6951      	ldr	r1, [r2, #20]
 800224a:	4301      	orrs	r1, r0
 800224c:	6151      	str	r1, [r2, #20]
 800224e:	6953      	ldr	r3, [r2, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002250:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002252:	4003      	ands	r3, r0
 8002254:	9302      	str	r3, [sp, #8]
 8002256:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = CH1_Pin|CH2_Pin;
 8002258:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225a:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = CH1_Pin|CH2_Pin;
 800225c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	3bbe      	subs	r3, #190	; 0xbe
 8002260:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002262:	3301      	adds	r3, #1
 8002264:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002266:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002268:	3b02      	subs	r3, #2
 800226a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226c:	f000 fff8 	bl	8003260 <HAL_GPIO_Init>
}
 8002270:	e7e2      	b.n	8002238 <HAL_TIM_MspPostInit+0x74>
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	40012c00 	.word	0x40012c00
 8002278:	40021000 	.word	0x40021000
 800227c:	48000400 	.word	0x48000400
 8002280:	40000400 	.word	0x40000400

08002284 <MX_TIM1_Init>:
{
 8002284:	b530      	push	{r4, r5, lr}
 8002286:	b095      	sub	sp, #84	; 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002288:	2210      	movs	r2, #16
 800228a:	2100      	movs	r1, #0
 800228c:	a802      	add	r0, sp, #8
 800228e:	f003 fab6 	bl	80057fe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002292:	2208      	movs	r2, #8
 8002294:	2100      	movs	r1, #0
 8002296:	4668      	mov	r0, sp
 8002298:	f003 fab1 	bl	80057fe <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800229c:	221c      	movs	r2, #28
 800229e:	2100      	movs	r1, #0
 80022a0:	a806      	add	r0, sp, #24
 80022a2:	f003 faac 	bl	80057fe <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022a6:	221c      	movs	r2, #28
 80022a8:	2100      	movs	r1, #0
 80022aa:	a80d      	add	r0, sp, #52	; 0x34
 80022ac:	f003 faa7 	bl	80057fe <memset>
  htim1.Instance = TIM1;
 80022b0:	4c2e      	ldr	r4, [pc, #184]	; (800236c <MX_TIM1_Init+0xe8>)
 80022b2:	4b2f      	ldr	r3, [pc, #188]	; (8002370 <MX_TIM1_Init+0xec>)
  htim1.Init.Period = 1000;
 80022b4:	22fa      	movs	r2, #250	; 0xfa
  htim1.Instance = TIM1;
 80022b6:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 960;
 80022b8:	23f0      	movs	r3, #240	; 0xf0
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022be:	2300      	movs	r3, #0
  htim1.Init.Period = 1000;
 80022c0:	0092      	lsls	r2, r2, #2
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c2:	60a3      	str	r3, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c4:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 80022c6:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022c8:	0020      	movs	r0, r4
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022ca:	3380      	adds	r3, #128	; 0x80
  htim1.Init.Period = 1000;
 80022cc:	60e2      	str	r2, [r4, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022ce:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022d0:	f002 f858 	bl	8004384 <HAL_TIM_Base_Init>
 80022d4:	2800      	cmp	r0, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM1_Init+0x58>
    Error_Handler();
 80022d8:	f7ff fc90 	bl	8001bfc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022dc:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022de:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022e0:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022e2:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022e4:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022e6:	f002 fb77 	bl	80049d8 <HAL_TIM_ConfigClockSource>
 80022ea:	2800      	cmp	r0, #0
 80022ec:	d001      	beq.n	80022f2 <MX_TIM1_Init+0x6e>
    Error_Handler();
 80022ee:	f7ff fc85 	bl	8001bfc <Error_Handler>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80022f2:	0020      	movs	r0, r4
 80022f4:	f002 f8a8 	bl	8004448 <HAL_TIM_OC_Init>
 80022f8:	2800      	cmp	r0, #0
 80022fa:	d001      	beq.n	8002300 <MX_TIM1_Init+0x7c>
    Error_Handler();
 80022fc:	f7ff fc7e 	bl	8001bfc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002300:	2500      	movs	r5, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002302:	4669      	mov	r1, sp
 8002304:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002306:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002308:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800230a:	f002 fd69 	bl	8004de0 <HAL_TIMEx_MasterConfigSynchronization>
 800230e:	42a8      	cmp	r0, r5
 8002310:	d001      	beq.n	8002316 <MX_TIM1_Init+0x92>
    Error_Handler();
 8002312:	f7ff fc73 	bl	8001bfc <Error_Handler>
  sConfigOC.Pulse = 500;
 8002316:	23fa      	movs	r3, #250	; 0xfa
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800231c:	2208      	movs	r2, #8
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800231e:	3bf4      	subs	r3, #244	; 0xf4
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002320:	a906      	add	r1, sp, #24
 8002322:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002324:	9506      	str	r5, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002326:	9508      	str	r5, [sp, #32]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002328:	9509      	str	r5, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800232a:	950a      	str	r5, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800232c:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCIDLESTATE_SET;
 800232e:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002330:	f002 f9bc 	bl	80046ac <HAL_TIM_OC_ConfigChannel>
 8002334:	2800      	cmp	r0, #0
 8002336:	d001      	beq.n	800233c <MX_TIM1_Init+0xb8>
    Error_Handler();
 8002338:	f7ff fc60 	bl	8001bfc <Error_Handler>
  sBreakDeadTimeConfig.DeadTime = 0b01011111;
 800233c:	225f      	movs	r2, #95	; 0x5f
 800233e:	9210      	str	r2, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002340:	2280      	movs	r2, #128	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002342:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002344:	0192      	lsls	r2, r2, #6
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002346:	a90d      	add	r1, sp, #52	; 0x34
 8002348:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800234a:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800234c:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800234e:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002350:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002352:	9212      	str	r2, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002354:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002356:	f002 fd8f 	bl	8004e78 <HAL_TIMEx_ConfigBreakDeadTime>
 800235a:	2800      	cmp	r0, #0
 800235c:	d001      	beq.n	8002362 <MX_TIM1_Init+0xde>
    Error_Handler();
 800235e:	f7ff fc4d 	bl	8001bfc <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8002362:	0020      	movs	r0, r4
 8002364:	f7ff ff2e 	bl	80021c4 <HAL_TIM_MspPostInit>
}
 8002368:	b015      	add	sp, #84	; 0x54
 800236a:	bd30      	pop	{r4, r5, pc}
 800236c:	200004b0 	.word	0x200004b0
 8002370:	40012c00 	.word	0x40012c00

08002374 <MX_TIM3_Init>:
{
 8002374:	b510      	push	{r4, lr}
 8002376:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002378:	2210      	movs	r2, #16
 800237a:	2100      	movs	r1, #0
 800237c:	a803      	add	r0, sp, #12
 800237e:	f003 fa3e 	bl	80057fe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002382:	2208      	movs	r2, #8
 8002384:	2100      	movs	r1, #0
 8002386:	a801      	add	r0, sp, #4
 8002388:	f003 fa39 	bl	80057fe <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800238c:	221c      	movs	r2, #28
 800238e:	2100      	movs	r1, #0
 8002390:	a807      	add	r0, sp, #28
 8002392:	f003 fa34 	bl	80057fe <memset>
  htim3.Instance = TIM3;
 8002396:	4c26      	ldr	r4, [pc, #152]	; (8002430 <MX_TIM3_Init+0xbc>)
 8002398:	4b26      	ldr	r3, [pc, #152]	; (8002434 <MX_TIM3_Init+0xc0>)
  htim3.Init.Period = 1000;
 800239a:	22fa      	movs	r2, #250	; 0xfa
  htim3.Instance = TIM3;
 800239c:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 1;
 800239e:	2301      	movs	r3, #1
 80023a0:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a2:	2300      	movs	r3, #0
  htim3.Init.Period = 1000;
 80023a4:	0092      	lsls	r2, r2, #2
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a6:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a8:	6123      	str	r3, [r4, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023aa:	0020      	movs	r0, r4
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023ac:	3380      	adds	r3, #128	; 0x80
  htim3.Init.Period = 1000;
 80023ae:	60e2      	str	r2, [r4, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023b0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023b2:	f001 ffe7 	bl	8004384 <HAL_TIM_Base_Init>
 80023b6:	2800      	cmp	r0, #0
 80023b8:	d001      	beq.n	80023be <MX_TIM3_Init+0x4a>
    Error_Handler();
 80023ba:	f7ff fc1f 	bl	8001bfc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023be:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023c0:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c2:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023c4:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c6:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023c8:	f002 fb06 	bl	80049d8 <HAL_TIM_ConfigClockSource>
 80023cc:	2800      	cmp	r0, #0
 80023ce:	d001      	beq.n	80023d4 <MX_TIM3_Init+0x60>
    Error_Handler();
 80023d0:	f7ff fc14 	bl	8001bfc <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023d4:	0020      	movs	r0, r4
 80023d6:	f002 f89d 	bl	8004514 <HAL_TIM_PWM_Init>
 80023da:	2800      	cmp	r0, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM3_Init+0x6e>
    Error_Handler();
 80023de:	f7ff fc0d 	bl	8001bfc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e2:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023e4:	a901      	add	r1, sp, #4
 80023e6:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023ea:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023ec:	f002 fcf8 	bl	8004de0 <HAL_TIMEx_MasterConfigSynchronization>
 80023f0:	2800      	cmp	r0, #0
 80023f2:	d001      	beq.n	80023f8 <MX_TIM3_Init+0x84>
    Error_Handler();
 80023f4:	f7ff fc02 	bl	8001bfc <Error_Handler>
  sConfigOC.Pulse = 0;
 80023f8:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023fa:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023fc:	a907      	add	r1, sp, #28
 80023fe:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002400:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8002402:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002404:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002406:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002408:	f002 f9f8 	bl	80047fc <HAL_TIM_PWM_ConfigChannel>
 800240c:	2800      	cmp	r0, #0
 800240e:	d001      	beq.n	8002414 <MX_TIM3_Init+0xa0>
    Error_Handler();
 8002410:	f7ff fbf4 	bl	8001bfc <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002414:	2204      	movs	r2, #4
 8002416:	a907      	add	r1, sp, #28
 8002418:	0020      	movs	r0, r4
 800241a:	f002 f9ef 	bl	80047fc <HAL_TIM_PWM_ConfigChannel>
 800241e:	2800      	cmp	r0, #0
 8002420:	d001      	beq.n	8002426 <MX_TIM3_Init+0xb2>
    Error_Handler();
 8002422:	f7ff fbeb 	bl	8001bfc <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002426:	0020      	movs	r0, r4
 8002428:	f7ff fecc 	bl	80021c4 <HAL_TIM_MspPostInit>
}
 800242c:	b00e      	add	sp, #56	; 0x38
 800242e:	bd10      	pop	{r4, pc}
 8002430:	20000470 	.word	0x20000470
 8002434:	40000400 	.word	0x40000400

08002438 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8002438:	480b      	ldr	r0, [pc, #44]	; (8002468 <MX_USART1_UART_Init+0x30>)
 800243a:	4b0c      	ldr	r3, [pc, #48]	; (800246c <MX_USART1_UART_Init+0x34>)
{
 800243c:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 800243e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002440:	23e1      	movs	r3, #225	; 0xe1
 8002442:	025b      	lsls	r3, r3, #9
 8002444:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002446:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002448:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800244a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800244c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800244e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002450:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002452:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002454:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002456:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002458:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800245a:	f003 f81d 	bl	8005498 <HAL_UART_Init>
 800245e:	2800      	cmp	r0, #0
 8002460:	d001      	beq.n	8002466 <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8002462:	f7ff fbcb 	bl	8001bfc <Error_Handler>
  }

}
 8002466:	bd10      	pop	{r4, pc}
 8002468:	200005f8 	.word	0x200005f8
 800246c:	40013800 	.word	0x40013800

08002470 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002470:	b530      	push	{r4, r5, lr}
 8002472:	0005      	movs	r5, r0
 8002474:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002476:	2214      	movs	r2, #20
 8002478:	2100      	movs	r1, #0
 800247a:	a803      	add	r0, sp, #12
 800247c:	f003 f9bf 	bl	80057fe <memset>
  if(uartHandle->Instance==USART1)
 8002480:	4b2f      	ldr	r3, [pc, #188]	; (8002540 <HAL_UART_MspInit+0xd0>)
 8002482:	682a      	ldr	r2, [r5, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	d159      	bne.n	800253c <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002488:	2080      	movs	r0, #128	; 0x80
 800248a:	4b2e      	ldr	r3, [pc, #184]	; (8002544 <HAL_UART_MspInit+0xd4>)
 800248c:	01c0      	lsls	r0, r0, #7
 800248e:	6999      	ldr	r1, [r3, #24]
 8002490:	4301      	orrs	r1, r0
 8002492:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002494:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8002496:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002498:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 800249a:	4002      	ands	r2, r0
 800249c:	9201      	str	r2, [sp, #4]
 800249e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a0:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a2:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a4:	430a      	orrs	r2, r1
 80024a6:	615a      	str	r2, [r3, #20]
 80024a8:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024aa:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ac:	400b      	ands	r3, r1
 80024ae:	9302      	str	r3, [sp, #8]
 80024b0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 80024b2:	2382      	movs	r3, #130	; 0x82
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b8:	2302      	movs	r3, #2
 80024ba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024bc:	3301      	adds	r3, #1
 80024be:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80024c2:	3b02      	subs	r3, #2
 80024c4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c6:	f000 fecb 	bl	8003260 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80024ca:	4c1f      	ldr	r4, [pc, #124]	; (8002548 <HAL_UART_MspInit+0xd8>)
 80024cc:	4b1f      	ldr	r3, [pc, #124]	; (800254c <HAL_UART_MspInit+0xdc>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024ce:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80024d0:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024d2:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024d4:	0020      	movs	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024d6:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024d8:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024da:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024dc:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024de:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80024e0:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024e2:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024e4:	f000 fca2 	bl	8002e2c <HAL_DMA_Init>
 80024e8:	2800      	cmp	r0, #0
 80024ea:	d001      	beq.n	80024f0 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 80024ec:	f7ff fb86 	bl	8001bfc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80024f0:	4b17      	ldr	r3, [pc, #92]	; (8002550 <HAL_UART_MspInit+0xe0>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80024f2:	666c      	str	r4, [r5, #100]	; 0x64
 80024f4:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80024f6:	4c17      	ldr	r4, [pc, #92]	; (8002554 <HAL_UART_MspInit+0xe4>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024f8:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80024fa:	6023      	str	r3, [r4, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024fc:	2310      	movs	r3, #16
 80024fe:	6063      	str	r3, [r4, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002500:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002502:	0020      	movs	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002504:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002506:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002508:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800250a:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800250c:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800250e:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002510:	f000 fc8c 	bl	8002e2c <HAL_DMA_Init>
 8002514:	2800      	cmp	r0, #0
 8002516:	d001      	beq.n	800251c <HAL_UART_MspInit+0xac>
    {
      Error_Handler();
 8002518:	f7ff fb70 	bl	8001bfc <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_USART1_TX_DMA_CH4);
 800251c:	2380      	movs	r3, #128	; 0x80
 800251e:	4a0e      	ldr	r2, [pc, #56]	; (8002558 <HAL_UART_MspInit+0xe8>)
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	6811      	ldr	r1, [r2, #0]

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002524:	201b      	movs	r0, #27
    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_USART1_TX_DMA_CH4);
 8002526:	430b      	orrs	r3, r1
 8002528:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800252a:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800252c:	662c      	str	r4, [r5, #96]	; 0x60
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800252e:	0011      	movs	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002530:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002532:	f000 fbb9 	bl	8002ca8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002536:	201b      	movs	r0, #27
 8002538:	f000 fbf0 	bl	8002d1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800253c:	b009      	add	sp, #36	; 0x24
 800253e:	bd30      	pop	{r4, r5, pc}
 8002540:	40013800 	.word	0x40013800
 8002544:	40021000 	.word	0x40021000
 8002548:	200005b4 	.word	0x200005b4
 800254c:	40020030 	.word	0x40020030
 8002550:	40020044 	.word	0x40020044
 8002554:	20000570 	.word	0x20000570
 8002558:	40010000 	.word	0x40010000

0800255c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800255c:	b510      	push	{r4, lr}
 800255e:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8002560:	f001 fbf4 	bl	8003d4c <HAL_RCC_GetHCLKFreq>
 8002564:	21fa      	movs	r1, #250	; 0xfa
 8002566:	0089      	lsls	r1, r1, #2
 8002568:	f7fd fdd8 	bl	800011c <__udivsi3>
 800256c:	f000 fbe8 	bl	8002d40 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8002570:	2001      	movs	r0, #1
 8002572:	2200      	movs	r2, #0
 8002574:	0021      	movs	r1, r4
 8002576:	4240      	negs	r0, r0
 8002578:	f000 fb96 	bl	8002ca8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800257c:	2000      	movs	r0, #0
 800257e:	bd10      	pop	{r4, pc}

08002580 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002580:	2310      	movs	r3, #16
 8002582:	4a06      	ldr	r2, [pc, #24]	; (800259c <HAL_Init+0x1c>)
{
 8002584:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002586:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002588:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800258a:	430b      	orrs	r3, r1
 800258c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800258e:	f7ff ffe5 	bl	800255c <HAL_InitTick>
  HAL_MspInit();
 8002592:	f7ff fb35 	bl	8001c00 <HAL_MspInit>
}
 8002596:	2000      	movs	r0, #0
 8002598:	bd10      	pop	{r4, pc}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	40022000 	.word	0x40022000

080025a0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80025a0:	4a02      	ldr	r2, [pc, #8]	; (80025ac <HAL_IncTick+0xc>)
 80025a2:	6813      	ldr	r3, [r2, #0]
 80025a4:	3301      	adds	r3, #1
 80025a6:	6013      	str	r3, [r2, #0]
}
 80025a8:	4770      	bx	lr
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	20000668 	.word	0x20000668

080025b0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80025b0:	4b01      	ldr	r3, [pc, #4]	; (80025b8 <HAL_GetTick+0x8>)
 80025b2:	6818      	ldr	r0, [r3, #0]
}
 80025b4:	4770      	bx	lr
 80025b6:	46c0      	nop			; (mov r8, r8)
 80025b8:	20000668 	.word	0x20000668

080025bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80025bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80025be:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c0:	f7ff fff6 	bl	80025b0 <HAL_GetTick>
  uint32_t wait = Delay;
 80025c4:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c6:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80025c8:	1c63      	adds	r3, r4, #1
 80025ca:	1e5a      	subs	r2, r3, #1
 80025cc:	4193      	sbcs	r3, r2
 80025ce:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80025d0:	f7ff ffee 	bl	80025b0 <HAL_GetTick>
 80025d4:	1b40      	subs	r0, r0, r5
 80025d6:	42a0      	cmp	r0, r4
 80025d8:	d3fa      	bcc.n	80025d0 <HAL_Delay+0x14>
  {
  }
}
 80025da:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080025dc <ADC_Enable>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80025dc:	2300      	movs	r3, #0
{
 80025de:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025e0:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 80025e2:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025e4:	6803      	ldr	r3, [r0, #0]
{
 80025e6:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	400a      	ands	r2, r1
 80025ec:	2a01      	cmp	r2, #1
 80025ee:	d107      	bne.n	8002600 <ADC_Enable+0x24>
 80025f0:	6819      	ldr	r1, [r3, #0]
 80025f2:	4211      	tst	r1, r2
 80025f4:	d001      	beq.n	80025fa <ADC_Enable+0x1e>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80025f6:	2000      	movs	r0, #0
}
 80025f8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	0412      	lsls	r2, r2, #16
 80025fe:	d4fa      	bmi.n	80025f6 <ADC_Enable+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002600:	6899      	ldr	r1, [r3, #8]
 8002602:	4a19      	ldr	r2, [pc, #100]	; (8002668 <ADC_Enable+0x8c>)
 8002604:	4211      	tst	r1, r2
 8002606:	d008      	beq.n	800261a <ADC_Enable+0x3e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002608:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800260a:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800260e:	4313      	orrs	r3, r2
 8002610:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002612:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002614:	4303      	orrs	r3, r0
 8002616:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8002618:	e7ee      	b.n	80025f8 <ADC_Enable+0x1c>
    __HAL_ADC_ENABLE(hadc);
 800261a:	2201      	movs	r2, #1
 800261c:	6899      	ldr	r1, [r3, #8]
 800261e:	430a      	orrs	r2, r1
 8002620:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002622:	4b12      	ldr	r3, [pc, #72]	; (800266c <ADC_Enable+0x90>)
 8002624:	4912      	ldr	r1, [pc, #72]	; (8002670 <ADC_Enable+0x94>)
 8002626:	6818      	ldr	r0, [r3, #0]
 8002628:	f7fd fd78 	bl	800011c <__udivsi3>
 800262c:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800262e:	9b01      	ldr	r3, [sp, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d115      	bne.n	8002660 <ADC_Enable+0x84>
    tickstart = HAL_GetTick();
 8002634:	f7ff ffbc 	bl	80025b0 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002638:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 800263a:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800263c:	6823      	ldr	r3, [r4, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	422b      	tst	r3, r5
 8002642:	d1d8      	bne.n	80025f6 <ADC_Enable+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002644:	f7ff ffb4 	bl	80025b0 <HAL_GetTick>
 8002648:	1b80      	subs	r0, r0, r6
 800264a:	2802      	cmp	r0, #2
 800264c:	d9f6      	bls.n	800263c <ADC_Enable+0x60>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800264e:	2310      	movs	r3, #16
 8002650:	6c62      	ldr	r2, [r4, #68]	; 0x44
        return HAL_ERROR;
 8002652:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002654:	4313      	orrs	r3, r2
 8002656:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002658:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800265a:	432b      	orrs	r3, r5
 800265c:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 800265e:	e7cb      	b.n	80025f8 <ADC_Enable+0x1c>
      wait_loop_index--;
 8002660:	9b01      	ldr	r3, [sp, #4]
 8002662:	3b01      	subs	r3, #1
 8002664:	9301      	str	r3, [sp, #4]
 8002666:	e7e2      	b.n	800262e <ADC_Enable+0x52>
 8002668:	80000017 	.word	0x80000017
 800266c:	20000224 	.word	0x20000224
 8002670:	000f4240 	.word	0x000f4240

08002674 <HAL_ADC_Init>:
{
 8002674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002676:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002678:	2001      	movs	r0, #1
  if(hadc == NULL)
 800267a:	2c00      	cmp	r4, #0
 800267c:	d100      	bne.n	8002680 <HAL_ADC_Init+0xc>
 800267e:	e0f6      	b.n	800286e <HAL_ADC_Init+0x1fa>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002680:	4b8f      	ldr	r3, [pc, #572]	; (80028c0 <HAL_ADC_Init+0x24c>)
 8002682:	6822      	ldr	r2, [r4, #0]
 8002684:	429a      	cmp	r2, r3
 8002686:	d004      	beq.n	8002692 <HAL_ADC_Init+0x1e>
 8002688:	2174      	movs	r1, #116	; 0x74
 800268a:	488e      	ldr	r0, [pc, #568]	; (80028c4 <HAL_ADC_Init+0x250>)
 800268c:	31ff      	adds	r1, #255	; 0xff
 800268e:	f7ff fab6 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002692:	6863      	ldr	r3, [r4, #4]
 8002694:	4a8c      	ldr	r2, [pc, #560]	; (80028c8 <HAL_ADC_Init+0x254>)
 8002696:	4213      	tst	r3, r2
 8002698:	d008      	beq.n	80026ac <HAL_ADC_Init+0x38>
 800269a:	2280      	movs	r2, #128	; 0x80
 800269c:	0612      	lsls	r2, r2, #24
 800269e:	4293      	cmp	r3, r2
 80026a0:	d004      	beq.n	80026ac <HAL_ADC_Init+0x38>
 80026a2:	21ba      	movs	r1, #186	; 0xba
 80026a4:	4887      	ldr	r0, [pc, #540]	; (80028c4 <HAL_ADC_Init+0x250>)
 80026a6:	0049      	lsls	r1, r1, #1
 80026a8:	f7ff faa9 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80026ac:	2318      	movs	r3, #24
 80026ae:	68a2      	ldr	r2, [r4, #8]
 80026b0:	439a      	bics	r2, r3
 80026b2:	d004      	beq.n	80026be <HAL_ADC_Init+0x4a>
 80026b4:	2176      	movs	r1, #118	; 0x76
 80026b6:	4883      	ldr	r0, [pc, #524]	; (80028c4 <HAL_ADC_Init+0x250>)
 80026b8:	31ff      	adds	r1, #255	; 0xff
 80026ba:	f7ff faa0 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 80026be:	2320      	movs	r3, #32
 80026c0:	68e2      	ldr	r2, [r4, #12]
 80026c2:	439a      	bics	r2, r3
 80026c4:	d004      	beq.n	80026d0 <HAL_ADC_Init+0x5c>
 80026c6:	21bb      	movs	r1, #187	; 0xbb
 80026c8:	487e      	ldr	r0, [pc, #504]	; (80028c4 <HAL_ADC_Init+0x250>)
 80026ca:	0049      	lsls	r1, r1, #1
 80026cc:	f7ff fa97 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80026d0:	6923      	ldr	r3, [r4, #16]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d904      	bls.n	80026e2 <HAL_ADC_Init+0x6e>
 80026d8:	2178      	movs	r1, #120	; 0x78
 80026da:	487a      	ldr	r0, [pc, #488]	; (80028c4 <HAL_ADC_Init+0x250>)
 80026dc:	31ff      	adds	r1, #255	; 0xff
 80026de:	f7ff fa8e 	bl	8001bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80026e2:	6a23      	ldr	r3, [r4, #32]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d904      	bls.n	80026f2 <HAL_ADC_Init+0x7e>
 80026e8:	21bc      	movs	r1, #188	; 0xbc
 80026ea:	4876      	ldr	r0, [pc, #472]	; (80028c4 <HAL_ADC_Init+0x250>)
 80026ec:	0049      	lsls	r1, r1, #1
 80026ee:	f7ff fa86 	bl	8001bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80026f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d904      	bls.n	8002702 <HAL_ADC_Init+0x8e>
 80026f8:	217a      	movs	r1, #122	; 0x7a
 80026fa:	4872      	ldr	r0, [pc, #456]	; (80028c4 <HAL_ADC_Init+0x250>)
 80026fc:	31ff      	adds	r1, #255	; 0xff
 80026fe:	f7ff fa7e 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));   
 8002702:	4b72      	ldr	r3, [pc, #456]	; (80028cc <HAL_ADC_Init+0x258>)
 8002704:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002706:	421a      	tst	r2, r3
 8002708:	d004      	beq.n	8002714 <HAL_ADC_Init+0xa0>
 800270a:	21bd      	movs	r1, #189	; 0xbd
 800270c:	486d      	ldr	r0, [pc, #436]	; (80028c4 <HAL_ADC_Init+0x250>)
 800270e:	0049      	lsls	r1, r1, #1
 8002710:	f7ff fa75 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));   
 8002714:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002716:	2240      	movs	r2, #64	; 0x40
 8002718:	0019      	movs	r1, r3
 800271a:	4391      	bics	r1, r2
 800271c:	d00a      	beq.n	8002734 <HAL_ADC_Init+0xc0>
 800271e:	2bc0      	cmp	r3, #192	; 0xc0
 8002720:	d008      	beq.n	8002734 <HAL_ADC_Init+0xc0>
 8002722:	22c2      	movs	r2, #194	; 0xc2
 8002724:	32ff      	adds	r2, #255	; 0xff
 8002726:	4293      	cmp	r3, r2
 8002728:	d004      	beq.n	8002734 <HAL_ADC_Init+0xc0>
 800272a:	217c      	movs	r1, #124	; 0x7c
 800272c:	4865      	ldr	r0, [pc, #404]	; (80028c4 <HAL_ADC_Init+0x250>)
 800272e:	31ff      	adds	r1, #255	; 0xff
 8002730:	f7ff fa65 	bl	8001bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002734:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002736:	2b01      	cmp	r3, #1
 8002738:	d904      	bls.n	8002744 <HAL_ADC_Init+0xd0>
 800273a:	21be      	movs	r1, #190	; 0xbe
 800273c:	4861      	ldr	r0, [pc, #388]	; (80028c4 <HAL_ADC_Init+0x250>)
 800273e:	0049      	lsls	r1, r1, #1
 8002740:	f7ff fa5d 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8002744:	2204      	movs	r2, #4
 8002746:	6963      	ldr	r3, [r4, #20]
 8002748:	3b04      	subs	r3, #4
 800274a:	4393      	bics	r3, r2
 800274c:	d004      	beq.n	8002758 <HAL_ADC_Init+0xe4>
 800274e:	217e      	movs	r1, #126	; 0x7e
 8002750:	485c      	ldr	r0, [pc, #368]	; (80028c4 <HAL_ADC_Init+0x250>)
 8002752:	31ff      	adds	r1, #255	; 0xff
 8002754:	f7ff fa53 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8002758:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800275a:	2b01      	cmp	r3, #1
 800275c:	d904      	bls.n	8002768 <HAL_ADC_Init+0xf4>
 800275e:	21bf      	movs	r1, #191	; 0xbf
 8002760:	4858      	ldr	r0, [pc, #352]	; (80028c4 <HAL_ADC_Init+0x250>)
 8002762:	0049      	lsls	r1, r1, #1
 8002764:	f7ff fa4b 	bl	8001bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8002768:	69a3      	ldr	r3, [r4, #24]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d904      	bls.n	8002778 <HAL_ADC_Init+0x104>
 800276e:	2180      	movs	r1, #128	; 0x80
 8002770:	4854      	ldr	r0, [pc, #336]	; (80028c4 <HAL_ADC_Init+0x250>)
 8002772:	31ff      	adds	r1, #255	; 0xff
 8002774:	f7ff fa43 	bl	8001bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoPowerOff));
 8002778:	69e3      	ldr	r3, [r4, #28]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d904      	bls.n	8002788 <HAL_ADC_Init+0x114>
 800277e:	21c0      	movs	r1, #192	; 0xc0
 8002780:	4850      	ldr	r0, [pc, #320]	; (80028c4 <HAL_ADC_Init+0x250>)
 8002782:	0049      	lsls	r1, r1, #1
 8002784:	f7ff fa3b 	bl	8001bfe <assert_failed>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002788:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <HAL_ADC_Init+0x128>
    hadc->Lock = HAL_UNLOCKED;
 800278e:	0022      	movs	r2, r4
 8002790:	3240      	adds	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 8002792:	64a3      	str	r3, [r4, #72]	; 0x48
    HAL_ADC_MspInit(hadc);
 8002794:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8002796:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8002798:	f7fe fbb2 	bl	8000f00 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800279c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800279e:	06db      	lsls	r3, r3, #27
 80027a0:	d500      	bpl.n	80027a4 <HAL_ADC_Init+0x130>
 80027a2:	e079      	b.n	8002898 <HAL_ADC_Init+0x224>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80027a4:	2204      	movs	r2, #4
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	6898      	ldr	r0, [r3, #8]
 80027aa:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 80027ac:	d000      	beq.n	80027b0 <HAL_ADC_Init+0x13c>
 80027ae:	e073      	b.n	8002898 <HAL_ADC_Init+0x224>
    ADC_STATE_CLR_SET(hadc->State,
 80027b0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80027b2:	4947      	ldr	r1, [pc, #284]	; (80028d0 <HAL_ADC_Init+0x25c>)
 80027b4:	4011      	ands	r1, r2
 80027b6:	2202      	movs	r2, #2
 80027b8:	430a      	orrs	r2, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 80027ba:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 80027bc:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	400a      	ands	r2, r1
 80027c2:	2a01      	cmp	r2, #1
 80027c4:	d000      	beq.n	80027c8 <HAL_ADC_Init+0x154>
 80027c6:	e06d      	b.n	80028a4 <HAL_ADC_Init+0x230>
 80027c8:	6819      	ldr	r1, [r3, #0]
 80027ca:	4211      	tst	r1, r2
 80027cc:	d102      	bne.n	80027d4 <HAL_ADC_Init+0x160>
 80027ce:	68da      	ldr	r2, [r3, #12]
 80027d0:	0412      	lsls	r2, r2, #16
 80027d2:	d567      	bpl.n	80028a4 <HAL_ADC_Init+0x230>
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80027d4:	68da      	ldr	r2, [r3, #12]
 80027d6:	493f      	ldr	r1, [pc, #252]	; (80028d4 <HAL_ADC_Init+0x260>)
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80027d8:	6a25      	ldr	r5, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80027da:	400a      	ands	r2, r1
 80027dc:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80027de:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80027e0:	036f      	lsls	r7, r5, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80027e2:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80027e4:	69e2      	ldr	r2, [r4, #28]
 80027e6:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80027e8:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80027ea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80027ec:	3a01      	subs	r2, #1
 80027ee:	1e56      	subs	r6, r2, #1
 80027f0:	41b2      	sbcs	r2, r6
 80027f2:	0316      	lsls	r6, r2, #12
 80027f4:	68e2      	ldr	r2, [r4, #12]
 80027f6:	4311      	orrs	r1, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80027f8:	6922      	ldr	r2, [r4, #16]
 80027fa:	430f      	orrs	r7, r1
 80027fc:	2a02      	cmp	r2, #2
 80027fe:	d100      	bne.n	8002802 <HAL_ADC_Init+0x18e>
 8002800:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8002802:	6b22      	ldr	r2, [r4, #48]	; 0x30
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002804:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8002806:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8002808:	433a      	orrs	r2, r7
 800280a:	4332      	orrs	r2, r6
 800280c:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800280e:	2901      	cmp	r1, #1
 8002810:	d104      	bne.n	800281c <HAL_ADC_Init+0x1a8>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002812:	2d00      	cmp	r5, #0
 8002814:	d12c      	bne.n	8002870 <HAL_ADC_Init+0x1fc>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002816:	2180      	movs	r1, #128	; 0x80
 8002818:	0249      	lsls	r1, r1, #9
 800281a:	430a      	orrs	r2, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800281c:	20c2      	movs	r0, #194	; 0xc2
 800281e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002820:	30ff      	adds	r0, #255	; 0xff
 8002822:	4281      	cmp	r1, r0
 8002824:	d002      	beq.n	800282c <HAL_ADC_Init+0x1b8>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002826:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002828:	4301      	orrs	r1, r0
 800282a:	430a      	orrs	r2, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800282c:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800282e:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002830:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002832:	4311      	orrs	r1, r2
 8002834:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002836:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002838:	4281      	cmp	r1, r0
 800283a:	d002      	beq.n	8002842 <HAL_ADC_Init+0x1ce>
 800283c:	1e48      	subs	r0, r1, #1
 800283e:	2806      	cmp	r0, #6
 8002840:	d807      	bhi.n	8002852 <HAL_ADC_Init+0x1de>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002842:	2507      	movs	r5, #7
 8002844:	6958      	ldr	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002846:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002848:	43a8      	bics	r0, r5
 800284a:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800284c:	6958      	ldr	r0, [r3, #20]
 800284e:	4301      	orrs	r1, r0
 8002850:	6159      	str	r1, [r3, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	4920      	ldr	r1, [pc, #128]	; (80028d8 <HAL_ADC_Init+0x264>)
 8002856:	400b      	ands	r3, r1
 8002858:	429a      	cmp	r2, r3
 800285a:	d111      	bne.n	8002880 <HAL_ADC_Init+0x20c>
      ADC_CLEAR_ERRORCODE(hadc);
 800285c:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800285e:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8002860:	64a0      	str	r0, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 8002862:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002864:	4393      	bics	r3, r2
 8002866:	001a      	movs	r2, r3
 8002868:	2301      	movs	r3, #1
 800286a:	4313      	orrs	r3, r2
 800286c:	6463      	str	r3, [r4, #68]	; 0x44
}
 800286e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002870:	2020      	movs	r0, #32
 8002872:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8002874:	4328      	orrs	r0, r5
 8002876:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002878:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800287a:	4301      	orrs	r1, r0
 800287c:	64a1      	str	r1, [r4, #72]	; 0x48
 800287e:	e7cd      	b.n	800281c <HAL_ADC_Init+0x1a8>
      ADC_STATE_CLR_SET(hadc->State,
 8002880:	2212      	movs	r2, #18
 8002882:	6c63      	ldr	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002884:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8002886:	4393      	bics	r3, r2
 8002888:	001a      	movs	r2, r3
 800288a:	2310      	movs	r3, #16
 800288c:	4313      	orrs	r3, r2
 800288e:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002890:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002892:	4303      	orrs	r3, r0
 8002894:	64a3      	str	r3, [r4, #72]	; 0x48
 8002896:	e7ea      	b.n	800286e <HAL_ADC_Init+0x1fa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002898:	2310      	movs	r3, #16
 800289a:	6c62      	ldr	r2, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 800289c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800289e:	4313      	orrs	r3, r2
 80028a0:	6463      	str	r3, [r4, #68]	; 0x44
 80028a2:	e7e4      	b.n	800286e <HAL_ADC_Init+0x1fa>
      MODIFY_REG(hadc->Instance->CFGR1,
 80028a4:	2118      	movs	r1, #24
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	438a      	bics	r2, r1
 80028aa:	68a1      	ldr	r1, [r4, #8]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80028b0:	6919      	ldr	r1, [r3, #16]
 80028b2:	6862      	ldr	r2, [r4, #4]
 80028b4:	0089      	lsls	r1, r1, #2
 80028b6:	0889      	lsrs	r1, r1, #2
 80028b8:	4311      	orrs	r1, r2
 80028ba:	6119      	str	r1, [r3, #16]
 80028bc:	e78a      	b.n	80027d4 <HAL_ADC_Init+0x160>
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	40012400 	.word	0x40012400
 80028c4:	080061ef 	.word	0x080061ef
 80028c8:	bfffffff 	.word	0xbfffffff
 80028cc:	fffff3ff 	.word	0xfffff3ff
 80028d0:	fffffefd 	.word	0xfffffefd
 80028d4:	fffe0219 	.word	0xfffe0219
 80028d8:	833fffe7 	.word	0x833fffe7

080028dc <HAL_ADC_Start_DMA>:
{
 80028dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80028de:	4b24      	ldr	r3, [pc, #144]	; (8002970 <HAL_ADC_Start_DMA+0x94>)
{
 80028e0:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80028e2:	6802      	ldr	r2, [r0, #0]
{
 80028e4:	0004      	movs	r4, r0
 80028e6:	000f      	movs	r7, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d003      	beq.n	80028f4 <HAL_ADC_Start_DMA+0x18>
 80028ec:	4921      	ldr	r1, [pc, #132]	; (8002974 <HAL_ADC_Start_DMA+0x98>)
 80028ee:	4822      	ldr	r0, [pc, #136]	; (8002978 <HAL_ADC_Start_DMA+0x9c>)
 80028f0:	f7ff f985 	bl	8001bfe <assert_failed>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028f4:	6823      	ldr	r3, [r4, #0]
    tmp_hal_status = HAL_BUSY;
 80028f6:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	075b      	lsls	r3, r3, #29
 80028fc:	d430      	bmi.n	8002960 <HAL_ADC_Start_DMA+0x84>
    __HAL_LOCK(hadc);
 80028fe:	0026      	movs	r6, r4
 8002900:	3640      	adds	r6, #64	; 0x40
 8002902:	7833      	ldrb	r3, [r6, #0]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d02b      	beq.n	8002960 <HAL_ADC_Start_DMA+0x84>
 8002908:	2301      	movs	r3, #1
 800290a:	7033      	strb	r3, [r6, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800290c:	69e3      	ldr	r3, [r4, #28]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d127      	bne.n	8002962 <HAL_ADC_Start_DMA+0x86>
      ADC_STATE_CLR_SET(hadc->State,
 8002912:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002914:	4a19      	ldr	r2, [pc, #100]	; (800297c <HAL_ADC_Start_DMA+0xa0>)
      ADC_CLEAR_ERRORCODE(hadc);
 8002916:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 8002918:	401a      	ands	r2, r3
 800291a:	2380      	movs	r3, #128	; 0x80
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	4313      	orrs	r3, r2
 8002920:	6463      	str	r3, [r4, #68]	; 0x44
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002922:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002924:	4b16      	ldr	r3, [pc, #88]	; (8002980 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 8002926:	64a5      	str	r5, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8002928:	7035      	strb	r5, [r6, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800292a:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800292c:	4b15      	ldr	r3, [pc, #84]	; (8002984 <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800292e:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002930:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002932:	4b15      	ldr	r3, [pc, #84]	; (8002988 <HAL_ADC_Start_DMA+0xac>)
 8002934:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002936:	231c      	movs	r3, #28
 8002938:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800293a:	684a      	ldr	r2, [r1, #4]
 800293c:	3b0c      	subs	r3, #12
 800293e:	4313      	orrs	r3, r2
 8002940:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002942:	2301      	movs	r3, #1
 8002944:	68ca      	ldr	r2, [r1, #12]
 8002946:	4313      	orrs	r3, r2
 8002948:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800294a:	003a      	movs	r2, r7
 800294c:	3140      	adds	r1, #64	; 0x40
 800294e:	9b01      	ldr	r3, [sp, #4]
 8002950:	f000 fb0e 	bl	8002f70 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002954:	2304      	movs	r3, #4
 8002956:	0028      	movs	r0, r5
 8002958:	6822      	ldr	r2, [r4, #0]
 800295a:	6891      	ldr	r1, [r2, #8]
 800295c:	430b      	orrs	r3, r1
 800295e:	6093      	str	r3, [r2, #8]
}
 8002960:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8002962:	0020      	movs	r0, r4
 8002964:	f7ff fe3a 	bl	80025dc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002968:	2800      	cmp	r0, #0
 800296a:	d1f9      	bne.n	8002960 <HAL_ADC_Start_DMA+0x84>
 800296c:	e7d1      	b.n	8002912 <HAL_ADC_Start_DMA+0x36>
 800296e:	46c0      	nop			; (mov r8, r8)
 8002970:	40012400 	.word	0x40012400
 8002974:	000004bc 	.word	0x000004bc
 8002978:	080061ef 	.word	0x080061ef
 800297c:	fffff0fe 	.word	0xfffff0fe
 8002980:	08002991 	.word	0x08002991
 8002984:	08002a03 	.word	0x08002a03
 8002988:	08002a11 	.word	0x08002a11

0800298c <HAL_ADC_ConvCpltCallback>:
 800298c:	4770      	bx	lr
	...

08002990 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002990:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002992:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002994:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002996:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002998:	4211      	tst	r1, r2
 800299a:	d12a      	bne.n	80029f2 <ADC_DMAConvCplt+0x62>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800299c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800299e:	32b1      	adds	r2, #177	; 0xb1
 80029a0:	32ff      	adds	r2, #255	; 0xff
 80029a2:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029a4:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029a6:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	0109      	lsls	r1, r1, #4
 80029ac:	68d0      	ldr	r0, [r2, #12]
 80029ae:	4208      	tst	r0, r1
 80029b0:	d112      	bne.n	80029d8 <ADC_DMAConvCplt+0x48>
 80029b2:	6a19      	ldr	r1, [r3, #32]
 80029b4:	2900      	cmp	r1, #0
 80029b6:	d10f      	bne.n	80029d8 <ADC_DMAConvCplt+0x48>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80029b8:	6811      	ldr	r1, [r2, #0]
 80029ba:	0709      	lsls	r1, r1, #28
 80029bc:	d50c      	bpl.n	80029d8 <ADC_DMAConvCplt+0x48>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80029be:	6891      	ldr	r1, [r2, #8]
 80029c0:	0749      	lsls	r1, r1, #29
 80029c2:	d40d      	bmi.n	80029e0 <ADC_DMAConvCplt+0x50>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80029c4:	200c      	movs	r0, #12
 80029c6:	6851      	ldr	r1, [r2, #4]
 80029c8:	4381      	bics	r1, r0
 80029ca:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80029cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029ce:	490b      	ldr	r1, [pc, #44]	; (80029fc <ADC_DMAConvCplt+0x6c>)
 80029d0:	4011      	ands	r1, r2
 80029d2:	2201      	movs	r2, #1
 80029d4:	430a      	orrs	r2, r1
 80029d6:	645a      	str	r2, [r3, #68]	; 0x44
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80029d8:	0018      	movs	r0, r3
 80029da:	f7ff ffd7 	bl	800298c <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80029de:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029e0:	2220      	movs	r2, #32
 80029e2:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80029e4:	430a      	orrs	r2, r1
 80029e6:	645a      	str	r2, [r3, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e8:	2201      	movs	r2, #1
 80029ea:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80029ec:	430a      	orrs	r2, r1
 80029ee:	649a      	str	r2, [r3, #72]	; 0x48
 80029f0:	e7f2      	b.n	80029d8 <ADC_DMAConvCplt+0x48>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80029f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	4798      	blx	r3
}
 80029f8:	e7f1      	b.n	80029de <ADC_DMAConvCplt+0x4e>
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	fffffefe 	.word	0xfffffefe

08002a00 <HAL_ADC_ConvHalfCpltCallback>:
 8002a00:	4770      	bx	lr

08002a02 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a02:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002a04:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002a06:	f7ff fffb 	bl	8002a00 <HAL_ADC_ConvHalfCpltCallback>
}
 8002a0a:	bd10      	pop	{r4, pc}

08002a0c <HAL_ADC_LevelOutOfWindowCallback>:
 8002a0c:	4770      	bx	lr

08002a0e <HAL_ADC_ErrorCallback>:
}
 8002a0e:	4770      	bx	lr

08002a10 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a10:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a12:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002a14:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a16:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8002a20:	4313      	orrs	r3, r2
 8002a22:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8002a24:	f7ff fff3 	bl	8002a0e <HAL_ADC_ErrorCallback>
}
 8002a28:	bd10      	pop	{r4, pc}
	...

08002a2c <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002a2c:	4b42      	ldr	r3, [pc, #264]	; (8002b38 <HAL_ADC_IRQHandler+0x10c>)
 8002a2e:	6802      	ldr	r2, [r0, #0]
{
 8002a30:	b570      	push	{r4, r5, r6, lr}
 8002a32:	0004      	movs	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d003      	beq.n	8002a40 <HAL_ADC_IRQHandler+0x14>
 8002a38:	4940      	ldr	r1, [pc, #256]	; (8002b3c <HAL_ADC_IRQHandler+0x110>)
 8002a3a:	4841      	ldr	r0, [pc, #260]	; (8002b40 <HAL_ADC_IRQHandler+0x114>)
 8002a3c:	f7ff f8df 	bl	8001bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002a40:	6a23      	ldr	r3, [r4, #32]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d903      	bls.n	8002a4e <HAL_ADC_IRQHandler+0x22>
 8002a46:	493f      	ldr	r1, [pc, #252]	; (8002b44 <HAL_ADC_IRQHandler+0x118>)
 8002a48:	483d      	ldr	r0, [pc, #244]	; (8002b40 <HAL_ADC_IRQHandler+0x114>)
 8002a4a:	f7ff f8d8 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8002a4e:	2204      	movs	r2, #4
 8002a50:	6963      	ldr	r3, [r4, #20]
 8002a52:	3b04      	subs	r3, #4
 8002a54:	4393      	bics	r3, r2
 8002a56:	d004      	beq.n	8002a62 <HAL_ADC_IRQHandler+0x36>
 8002a58:	21af      	movs	r1, #175	; 0xaf
 8002a5a:	4839      	ldr	r0, [pc, #228]	; (8002b40 <HAL_ADC_IRQHandler+0x114>)
 8002a5c:	00c9      	lsls	r1, r1, #3
 8002a5e:	f7ff f8ce 	bl	8001bfe <assert_failed>
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002a62:	2204      	movs	r2, #4
 8002a64:	6823      	ldr	r3, [r4, #0]
 8002a66:	6819      	ldr	r1, [r3, #0]
 8002a68:	4211      	tst	r1, r2
 8002a6a:	d002      	beq.n	8002a72 <HAL_ADC_IRQHandler+0x46>
 8002a6c:	6859      	ldr	r1, [r3, #4]
 8002a6e:	4211      	tst	r1, r2
 8002a70:	d106      	bne.n	8002a80 <HAL_ADC_IRQHandler+0x54>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002a72:	2208      	movs	r2, #8
 8002a74:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002a76:	4211      	tst	r1, r2
 8002a78:	d028      	beq.n	8002acc <HAL_ADC_IRQHandler+0xa0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002a7a:	6859      	ldr	r1, [r3, #4]
 8002a7c:	4211      	tst	r1, r2
 8002a7e:	d025      	beq.n	8002acc <HAL_ADC_IRQHandler+0xa0>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a80:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002a82:	06d2      	lsls	r2, r2, #27
 8002a84:	d404      	bmi.n	8002a90 <HAL_ADC_IRQHandler+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002a86:	2280      	movs	r2, #128	; 0x80
 8002a88:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002a8a:	0092      	lsls	r2, r2, #2
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	6462      	str	r2, [r4, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a90:	22c0      	movs	r2, #192	; 0xc0
 8002a92:	68d9      	ldr	r1, [r3, #12]
 8002a94:	0112      	lsls	r2, r2, #4
 8002a96:	4211      	tst	r1, r2
 8002a98:	d112      	bne.n	8002ac0 <HAL_ADC_IRQHandler+0x94>
 8002a9a:	6a22      	ldr	r2, [r4, #32]
 8002a9c:	2a00      	cmp	r2, #0
 8002a9e:	d10f      	bne.n	8002ac0 <HAL_ADC_IRQHandler+0x94>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	0712      	lsls	r2, r2, #28
 8002aa4:	d50c      	bpl.n	8002ac0 <HAL_ADC_IRQHandler+0x94>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	0752      	lsls	r2, r2, #29
 8002aaa:	d43c      	bmi.n	8002b26 <HAL_ADC_IRQHandler+0xfa>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002aac:	210c      	movs	r1, #12
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	438a      	bics	r2, r1
 8002ab2:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8002ab4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002ab6:	4a24      	ldr	r2, [pc, #144]	; (8002b48 <HAL_ADC_IRQHandler+0x11c>)
 8002ab8:	401a      	ands	r2, r3
 8002aba:	2301      	movs	r3, #1
 8002abc:	4313      	orrs	r3, r2
 8002abe:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_ADC_ConvCpltCallback(hadc);
 8002ac0:	0020      	movs	r0, r4
 8002ac2:	f7ff ff63 	bl	800298c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	6823      	ldr	r3, [r4, #0]
 8002aca:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002acc:	2580      	movs	r5, #128	; 0x80
 8002ace:	6823      	ldr	r3, [r4, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	422a      	tst	r2, r5
 8002ad4:	d00c      	beq.n	8002af0 <HAL_ADC_IRQHandler+0xc4>
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	422b      	tst	r3, r5
 8002ada:	d009      	beq.n	8002af0 <HAL_ADC_IRQHandler+0xc4>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002adc:	2380      	movs	r3, #128	; 0x80
 8002ade:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002ae0:	025b      	lsls	r3, r3, #9
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ae6:	0020      	movs	r0, r4
 8002ae8:	f7ff ff90 	bl	8002a0c <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002aec:	6823      	ldr	r3, [r4, #0]
 8002aee:	601d      	str	r5, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002af0:	2210      	movs	r2, #16
 8002af2:	6823      	ldr	r3, [r4, #0]
 8002af4:	6819      	ldr	r1, [r3, #0]
 8002af6:	4211      	tst	r1, r2
 8002af8:	d014      	beq.n	8002b24 <HAL_ADC_IRQHandler+0xf8>
 8002afa:	6859      	ldr	r1, [r3, #4]
 8002afc:	4211      	tst	r1, r2
 8002afe:	d011      	beq.n	8002b24 <HAL_ADC_IRQHandler+0xf8>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8002b00:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002b02:	2a01      	cmp	r2, #1
 8002b04:	d002      	beq.n	8002b0c <HAL_ADC_IRQHandler+0xe0>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8002b06:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8002b08:	07d2      	lsls	r2, r2, #31
 8002b0a:	d508      	bpl.n	8002b1e <HAL_ADC_IRQHandler+0xf2>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 8002b10:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b12:	430a      	orrs	r2, r1
 8002b14:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b16:	2210      	movs	r2, #16
 8002b18:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8002b1a:	f7ff ff78 	bl	8002a0e <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b1e:	2210      	movs	r2, #16
 8002b20:	6823      	ldr	r3, [r4, #0]
 8002b22:	601a      	str	r2, [r3, #0]
}
 8002b24:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b26:	2320      	movs	r3, #32
 8002b28:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b2e:	2301      	movs	r3, #1
 8002b30:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002b32:	4313      	orrs	r3, r2
 8002b34:	64a3      	str	r3, [r4, #72]	; 0x48
 8002b36:	e7c3      	b.n	8002ac0 <HAL_ADC_IRQHandler+0x94>
 8002b38:	40012400 	.word	0x40012400
 8002b3c:	00000576 	.word	0x00000576
 8002b40:	080061ef 	.word	0x080061ef
 8002b44:	00000577 	.word	0x00000577
 8002b48:	fffffefe 	.word	0xfffffefe

08002b4c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8002b4c:	2300      	movs	r3, #0
{
 8002b4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b50:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002b52:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b54:	4b47      	ldr	r3, [pc, #284]	; (8002c74 <HAL_ADC_ConfigChannel+0x128>)
{
 8002b56:	0004      	movs	r4, r0
 8002b58:	000d      	movs	r5, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d003      	beq.n	8002b66 <HAL_ADC_ConfigChannel+0x1a>
 8002b5e:	4946      	ldr	r1, [pc, #280]	; (8002c78 <HAL_ADC_ConfigChannel+0x12c>)
 8002b60:	4846      	ldr	r0, [pc, #280]	; (8002c7c <HAL_ADC_ConfigChannel+0x130>)
 8002b62:	f7ff f84c 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002b66:	682b      	ldr	r3, [r5, #0]
 8002b68:	2b11      	cmp	r3, #17
 8002b6a:	d903      	bls.n	8002b74 <HAL_ADC_ConfigChannel+0x28>
 8002b6c:	4944      	ldr	r1, [pc, #272]	; (8002c80 <HAL_ADC_ConfigChannel+0x134>)
 8002b6e:	4843      	ldr	r0, [pc, #268]	; (8002c7c <HAL_ADC_ConfigChannel+0x130>)
 8002b70:	f7ff f845 	bl	8001bfe <assert_failed>
  assert_param(IS_ADC_RANK(sConfig->Rank));
 8002b74:	686b      	ldr	r3, [r5, #4]
 8002b76:	4a43      	ldr	r2, [pc, #268]	; (8002c84 <HAL_ADC_ConfigChannel+0x138>)
 8002b78:	189b      	adds	r3, r3, r2
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d903      	bls.n	8002b86 <HAL_ADC_ConfigChannel+0x3a>
 8002b7e:	4942      	ldr	r1, [pc, #264]	; (8002c88 <HAL_ADC_ConfigChannel+0x13c>)
 8002b80:	483e      	ldr	r0, [pc, #248]	; (8002c7c <HAL_ADC_ConfigChannel+0x130>)
 8002b82:	f7ff f83c 	bl	8001bfe <assert_failed>
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002b86:	2280      	movs	r2, #128	; 0x80
 8002b88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b8a:	0552      	lsls	r2, r2, #21
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d00c      	beq.n	8002baa <HAL_ADC_ConfigChannel+0x5e>
 8002b90:	3b01      	subs	r3, #1
 8002b92:	2b06      	cmp	r3, #6
 8002b94:	d909      	bls.n	8002baa <HAL_ADC_ConfigChannel+0x5e>
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002b96:	68ab      	ldr	r3, [r5, #8]
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d006      	beq.n	8002baa <HAL_ADC_ConfigChannel+0x5e>
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	2b06      	cmp	r3, #6
 8002ba0:	d903      	bls.n	8002baa <HAL_ADC_ConfigChannel+0x5e>
 8002ba2:	493a      	ldr	r1, [pc, #232]	; (8002c8c <HAL_ADC_ConfigChannel+0x140>)
 8002ba4:	4835      	ldr	r0, [pc, #212]	; (8002c7c <HAL_ADC_ConfigChannel+0x130>)
 8002ba6:	f7ff f82a 	bl	8001bfe <assert_failed>
  __HAL_LOCK(hadc);
 8002baa:	0026      	movs	r6, r4
 8002bac:	3640      	adds	r6, #64	; 0x40
 8002bae:	7833      	ldrb	r3, [r6, #0]
 8002bb0:	2002      	movs	r0, #2
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d02a      	beq.n	8002c0c <HAL_ADC_ConfigChannel+0xc0>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002bb6:	6823      	ldr	r3, [r4, #0]
  __HAL_LOCK(hadc);
 8002bb8:	3801      	subs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002bba:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 8002bbc:	7030      	strb	r0, [r6, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002bbe:	0752      	lsls	r2, r2, #29
 8002bc0:	d452      	bmi.n	8002c68 <HAL_ADC_ConfigChannel+0x11c>
    if (sConfig->Rank != ADC_RANK_NONE)
 8002bc2:	4933      	ldr	r1, [pc, #204]	; (8002c90 <HAL_ADC_ConfigChannel+0x144>)
 8002bc4:	686f      	ldr	r7, [r5, #4]
 8002bc6:	682a      	ldr	r2, [r5, #0]
 8002bc8:	428f      	cmp	r7, r1
 8002bca:	d03b      	beq.n	8002c44 <HAL_ADC_ConfigChannel+0xf8>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002bcc:	4090      	lsls	r0, r2
 8002bce:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002bd0:	4308      	orrs	r0, r1
 8002bd2:	6298      	str	r0, [r3, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002bd4:	2080      	movs	r0, #128	; 0x80
 8002bd6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002bd8:	0540      	lsls	r0, r0, #21
 8002bda:	4281      	cmp	r1, r0
 8002bdc:	d00f      	beq.n	8002bfe <HAL_ADC_ConfigChannel+0xb2>
 8002bde:	3901      	subs	r1, #1
 8002be0:	2906      	cmp	r1, #6
 8002be2:	d90c      	bls.n	8002bfe <HAL_ADC_ConfigChannel+0xb2>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002be4:	2007      	movs	r0, #7
 8002be6:	695c      	ldr	r4, [r3, #20]
 8002be8:	68a9      	ldr	r1, [r5, #8]
 8002bea:	4004      	ands	r4, r0
 8002bec:	42a1      	cmp	r1, r4
 8002bee:	d006      	beq.n	8002bfe <HAL_ADC_ConfigChannel+0xb2>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002bf0:	695c      	ldr	r4, [r3, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002bf2:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002bf4:	4384      	bics	r4, r0
 8002bf6:	615c      	str	r4, [r3, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002bf8:	695c      	ldr	r4, [r3, #20]
 8002bfa:	4321      	orrs	r1, r4
 8002bfc:	6159      	str	r1, [r3, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002bfe:	0013      	movs	r3, r2
 8002c00:	3b10      	subs	r3, #16
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d903      	bls.n	8002c0e <HAL_ADC_ConfigChannel+0xc2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c06:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002c08:	2300      	movs	r3, #0
 8002c0a:	7033      	strb	r3, [r6, #0]
}
 8002c0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002c0e:	4b21      	ldr	r3, [pc, #132]	; (8002c94 <HAL_ADC_ConfigChannel+0x148>)
 8002c10:	2180      	movs	r1, #128	; 0x80
 8002c12:	6818      	ldr	r0, [r3, #0]
 8002c14:	2a10      	cmp	r2, #16
 8002c16:	d013      	beq.n	8002c40 <HAL_ADC_ConfigChannel+0xf4>
 8002c18:	03c9      	lsls	r1, r1, #15
 8002c1a:	4301      	orrs	r1, r0
 8002c1c:	6019      	str	r1, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c1e:	2a10      	cmp	r2, #16
 8002c20:	d1f1      	bne.n	8002c06 <HAL_ADC_ConfigChannel+0xba>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c22:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <HAL_ADC_ConfigChannel+0x14c>)
 8002c24:	491d      	ldr	r1, [pc, #116]	; (8002c9c <HAL_ADC_ConfigChannel+0x150>)
 8002c26:	6818      	ldr	r0, [r3, #0]
 8002c28:	f7fd fa78 	bl	800011c <__udivsi3>
 8002c2c:	230a      	movs	r3, #10
 8002c2e:	4358      	muls	r0, r3
 8002c30:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 8002c32:	9b01      	ldr	r3, [sp, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0e6      	beq.n	8002c06 <HAL_ADC_ConfigChannel+0xba>
            wait_loop_index--;
 8002c38:	9b01      	ldr	r3, [sp, #4]
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	9301      	str	r3, [sp, #4]
 8002c3e:	e7f8      	b.n	8002c32 <HAL_ADC_ConfigChannel+0xe6>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002c40:	0409      	lsls	r1, r1, #16
 8002c42:	e7ea      	b.n	8002c1a <HAL_ADC_ConfigChannel+0xce>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002c44:	4090      	lsls	r0, r2
 8002c46:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002c48:	4381      	bics	r1, r0
 8002c4a:	6299      	str	r1, [r3, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c4c:	0013      	movs	r3, r2
 8002c4e:	3b10      	subs	r3, #16
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d8d8      	bhi.n	8002c06 <HAL_ADC_ConfigChannel+0xba>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002c54:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <HAL_ADC_ConfigChannel+0x148>)
 8002c56:	6819      	ldr	r1, [r3, #0]
 8002c58:	2a10      	cmp	r2, #16
 8002c5a:	d003      	beq.n	8002c64 <HAL_ADC_ConfigChannel+0x118>
 8002c5c:	4a10      	ldr	r2, [pc, #64]	; (8002ca0 <HAL_ADC_ConfigChannel+0x154>)
 8002c5e:	400a      	ands	r2, r1
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	e7d0      	b.n	8002c06 <HAL_ADC_ConfigChannel+0xba>
 8002c64:	4a0f      	ldr	r2, [pc, #60]	; (8002ca4 <HAL_ADC_ConfigChannel+0x158>)
 8002c66:	e7fa      	b.n	8002c5e <HAL_ADC_ConfigChannel+0x112>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c68:	2320      	movs	r3, #32
 8002c6a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	6463      	str	r3, [r4, #68]	; 0x44
 8002c70:	e7ca      	b.n	8002c08 <HAL_ADC_ConfigChannel+0xbc>
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	40012400 	.word	0x40012400
 8002c78:	00000651 	.word	0x00000651
 8002c7c:	080061ef 	.word	0x080061ef
 8002c80:	00000652 	.word	0x00000652
 8002c84:	fffff000 	.word	0xfffff000
 8002c88:	00000653 	.word	0x00000653
 8002c8c:	00000657 	.word	0x00000657
 8002c90:	00001001 	.word	0x00001001
 8002c94:	40012708 	.word	0x40012708
 8002c98:	20000224 	.word	0x20000224
 8002c9c:	000f4240 	.word	0x000f4240
 8002ca0:	ffbfffff 	.word	0xffbfffff
 8002ca4:	ff7fffff 	.word	0xff7fffff

08002ca8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ca8:	b570      	push	{r4, r5, r6, lr}
 8002caa:	0004      	movs	r4, r0
 8002cac:	000d      	movs	r5, r1
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002cae:	2903      	cmp	r1, #3
 8002cb0:	d903      	bls.n	8002cba <HAL_NVIC_SetPriority+0x12>
 8002cb2:	219b      	movs	r1, #155	; 0x9b
 8002cb4:	4816      	ldr	r0, [pc, #88]	; (8002d10 <HAL_NVIC_SetPriority+0x68>)
 8002cb6:	f7fe ffa2 	bl	8001bfe <assert_failed>
 8002cba:	01a9      	lsls	r1, r5, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002cbc:	2c00      	cmp	r4, #0
 8002cbe:	da14      	bge.n	8002cea <HAL_NVIC_SetPriority+0x42>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cc0:	230f      	movs	r3, #15
 8002cc2:	b2e4      	uxtb	r4, r4
 8002cc4:	4023      	ands	r3, r4
 8002cc6:	3b08      	subs	r3, #8
 8002cc8:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <HAL_NVIC_SetPriority+0x6c>)
 8002cca:	089b      	lsrs	r3, r3, #2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	189b      	adds	r3, r3, r2
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	4014      	ands	r4, r2
 8002cd4:	4094      	lsls	r4, r2
 8002cd6:	32fc      	adds	r2, #252	; 0xfc
 8002cd8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002cda:	400a      	ands	r2, r1
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cdc:	40a5      	lsls	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002cde:	40a2      	lsls	r2, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ce0:	69d8      	ldr	r0, [r3, #28]
 8002ce2:	43a8      	bics	r0, r5
 8002ce4:	4302      	orrs	r2, r0
 8002ce6:	61da      	str	r2, [r3, #28]
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002ce8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cea:	2503      	movs	r5, #3
 8002cec:	08a3      	lsrs	r3, r4, #2
 8002cee:	402c      	ands	r4, r5
 8002cf0:	40ac      	lsls	r4, r5
 8002cf2:	35fc      	adds	r5, #252	; 0xfc
 8002cf4:	002e      	movs	r6, r5
 8002cf6:	4a08      	ldr	r2, [pc, #32]	; (8002d18 <HAL_NVIC_SetPriority+0x70>)
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	189b      	adds	r3, r3, r2
 8002cfc:	22c0      	movs	r2, #192	; 0xc0
 8002cfe:	40a6      	lsls	r6, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d00:	4029      	ands	r1, r5
 8002d02:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d04:	0092      	lsls	r2, r2, #2
 8002d06:	5898      	ldr	r0, [r3, r2]
 8002d08:	43b0      	bics	r0, r6
 8002d0a:	4301      	orrs	r1, r0
 8002d0c:	5099      	str	r1, [r3, r2]
 8002d0e:	e7eb      	b.n	8002ce8 <HAL_NVIC_SetPriority+0x40>
 8002d10:	08006227 	.word	0x08006227
 8002d14:	e000ed00 	.word	0xe000ed00
 8002d18:	e000e100 	.word	0xe000e100

08002d1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d1c:	b510      	push	{r4, lr}
 8002d1e:	1e04      	subs	r4, r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002d20:	da03      	bge.n	8002d2a <HAL_NVIC_EnableIRQ+0xe>
 8002d22:	21ab      	movs	r1, #171	; 0xab
 8002d24:	4804      	ldr	r0, [pc, #16]	; (8002d38 <HAL_NVIC_EnableIRQ+0x1c>)
 8002d26:	f7fe ff6a 	bl	8001bfe <assert_failed>
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002d2a:	231f      	movs	r3, #31
 8002d2c:	401c      	ands	r4, r3
 8002d2e:	3b1e      	subs	r3, #30
 8002d30:	40a3      	lsls	r3, r4
 8002d32:	4a02      	ldr	r2, [pc, #8]	; (8002d3c <HAL_NVIC_EnableIRQ+0x20>)
 8002d34:	6013      	str	r3, [r2, #0]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002d36:	bd10      	pop	{r4, pc}
 8002d38:	08006227 	.word	0x08006227
 8002d3c:	e000e100 	.word	0xe000e100

08002d40 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d40:	4a09      	ldr	r2, [pc, #36]	; (8002d68 <HAL_SYSTICK_Config+0x28>)
 8002d42:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d44:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d80d      	bhi.n	8002d66 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d4a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d4c:	4a07      	ldr	r2, [pc, #28]	; (8002d6c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d4e:	4808      	ldr	r0, [pc, #32]	; (8002d70 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d50:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d52:	6a03      	ldr	r3, [r0, #32]
 8002d54:	0609      	lsls	r1, r1, #24
 8002d56:	021b      	lsls	r3, r3, #8
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	430b      	orrs	r3, r1
 8002d5c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d5e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d60:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d62:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d64:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002d66:	4770      	bx	lr
 8002d68:	00ffffff 	.word	0x00ffffff
 8002d6c:	e000e010 	.word	0xe000e010
 8002d70:	e000ed00 	.word	0xe000ed00

08002d74 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and initialize the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002d74:	b570      	push	{r4, r5, r6, lr}
 8002d76:	1e04      	subs	r4, r0, #0
  /* Check the CRC handle allocation */
  if(hcrc == NULL)
 8002d78:	d102      	bne.n	8002d80 <HAL_CRC_Init+0xc>
  {
    return HAL_ERROR;
 8002d7a:	2501      	movs	r5, #1
  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
}
 8002d7c:	0028      	movs	r0, r5
 8002d7e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8002d80:	4b27      	ldr	r3, [pc, #156]	; (8002e20 <HAL_CRC_Init+0xac>)
 8002d82:	6802      	ldr	r2, [r0, #0]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d003      	beq.n	8002d90 <HAL_CRC_Init+0x1c>
 8002d88:	2180      	movs	r1, #128	; 0x80
 8002d8a:	4826      	ldr	r0, [pc, #152]	; (8002e24 <HAL_CRC_Init+0xb0>)
 8002d8c:	f7fe ff37 	bl	8001bfe <assert_failed>
  if(hcrc->State == HAL_CRC_STATE_RESET)
 8002d90:	7f63      	ldrb	r3, [r4, #29]
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d103      	bne.n	8002da0 <HAL_CRC_Init+0x2c>
    hcrc->Lock = HAL_UNLOCKED;
 8002d98:	7723      	strb	r3, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 8002d9a:	0020      	movs	r0, r4
 8002d9c:	f7fe f922 	bl	8000fe4 <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY; 
 8002da0:	2302      	movs	r3, #2
  if (HAL_CRCEx_Init(hcrc) != HAL_OK)
 8002da2:	0020      	movs	r0, r4
  hcrc->State = HAL_CRC_STATE_BUSY; 
 8002da4:	7763      	strb	r3, [r4, #29]
  if (HAL_CRCEx_Init(hcrc) != HAL_OK)
 8002da6:	f000 f83f 	bl	8002e28 <HAL_CRCEx_Init>
 8002daa:	1e05      	subs	r5, r0, #0
 8002dac:	d1e5      	bne.n	8002d7a <HAL_CRC_Init+0x6>
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8002dae:	7963      	ldrb	r3, [r4, #5]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d903      	bls.n	8002dbc <HAL_CRC_Init+0x48>
 8002db4:	2199      	movs	r1, #153	; 0x99
 8002db6:	481b      	ldr	r0, [pc, #108]	; (8002e24 <HAL_CRC_Init+0xb0>)
 8002db8:	f7fe ff21 	bl	8001bfe <assert_failed>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002dbc:	7962      	ldrb	r2, [r4, #5]
 8002dbe:	6823      	ldr	r3, [r4, #0]
 8002dc0:	2a00      	cmp	r2, #0
 8002dc2:	d12a      	bne.n	8002e1a <HAL_CRC_Init+0xa6>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);  
 8002dc4:	3a01      	subs	r2, #1
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002dc6:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode)); 
 8002dc8:	2360      	movs	r3, #96	; 0x60
 8002dca:	6962      	ldr	r2, [r4, #20]
 8002dcc:	439a      	bics	r2, r3
 8002dce:	d003      	beq.n	8002dd8 <HAL_CRC_Init+0x64>
 8002dd0:	21a5      	movs	r1, #165	; 0xa5
 8002dd2:	4814      	ldr	r0, [pc, #80]	; (8002e24 <HAL_CRC_Init+0xb0>)
 8002dd4:	f7fe ff13 	bl	8001bfe <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode); 
 8002dd8:	2160      	movs	r1, #96	; 0x60
 8002dda:	6822      	ldr	r2, [r4, #0]
 8002ddc:	6893      	ldr	r3, [r2, #8]
 8002dde:	438b      	bics	r3, r1
 8002de0:	6961      	ldr	r1, [r4, #20]
 8002de2:	430b      	orrs	r3, r1
 8002de4:	6093      	str	r3, [r2, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode)); 
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	69a2      	ldr	r2, [r4, #24]
 8002dea:	439a      	bics	r2, r3
 8002dec:	d003      	beq.n	8002df6 <HAL_CRC_Init+0x82>
 8002dee:	21a9      	movs	r1, #169	; 0xa9
 8002df0:	480c      	ldr	r0, [pc, #48]	; (8002e24 <HAL_CRC_Init+0xb0>)
 8002df2:	f7fe ff04 	bl	8001bfe <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);  
 8002df6:	2180      	movs	r1, #128	; 0x80
 8002df8:	6822      	ldr	r2, [r4, #0]
 8002dfa:	6893      	ldr	r3, [r2, #8]
 8002dfc:	438b      	bics	r3, r1
 8002dfe:	69a1      	ldr	r1, [r4, #24]
 8002e00:	430b      	orrs	r3, r1
 8002e02:	6093      	str	r3, [r2, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8002e04:	6a23      	ldr	r3, [r4, #32]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d903      	bls.n	8002e14 <HAL_CRC_Init+0xa0>
 8002e0c:	21ae      	movs	r1, #174	; 0xae
 8002e0e:	4805      	ldr	r0, [pc, #20]	; (8002e24 <HAL_CRC_Init+0xb0>)
 8002e10:	f7fe fef5 	bl	8001bfe <assert_failed>
  hcrc->State = HAL_CRC_STATE_READY;
 8002e14:	2301      	movs	r3, #1
 8002e16:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 8002e18:	e7b0      	b.n	8002d7c <HAL_CRC_Init+0x8>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002e1a:	6922      	ldr	r2, [r4, #16]
 8002e1c:	e7d3      	b.n	8002dc6 <HAL_CRC_Init+0x52>
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	40023000 	.word	0x40023000
 8002e24:	08006262 	.word	0x08006262

08002e28 <HAL_CRCEx_Init>:
    }
  }
#endif /* defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F091xC) || defined (STM32F098xx) */    

   return HAL_OK;
}
 8002e28:	2000      	movs	r0, #0
 8002e2a:	4770      	bx	lr

08002e2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002e2c:	b570      	push	{r4, r5, r6, lr}
 8002e2e:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 8002e30:	2001      	movs	r0, #1
  if(NULL == hdma)
 8002e32:	2c00      	cmp	r4, #0
 8002e34:	d100      	bne.n	8002e38 <HAL_DMA_Init+0xc>
 8002e36:	e081      	b.n	8002f3c <HAL_DMA_Init+0x110>
  }
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002e38:	6823      	ldr	r3, [r4, #0]
 8002e3a:	4a41      	ldr	r2, [pc, #260]	; (8002f40 <HAL_DMA_Init+0x114>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d00f      	beq.n	8002e60 <HAL_DMA_Init+0x34>
 8002e40:	4a40      	ldr	r2, [pc, #256]	; (8002f44 <HAL_DMA_Init+0x118>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d00c      	beq.n	8002e60 <HAL_DMA_Init+0x34>
 8002e46:	4a40      	ldr	r2, [pc, #256]	; (8002f48 <HAL_DMA_Init+0x11c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d009      	beq.n	8002e60 <HAL_DMA_Init+0x34>
 8002e4c:	4a3f      	ldr	r2, [pc, #252]	; (8002f4c <HAL_DMA_Init+0x120>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d006      	beq.n	8002e60 <HAL_DMA_Init+0x34>
 8002e52:	4a3f      	ldr	r2, [pc, #252]	; (8002f50 <HAL_DMA_Init+0x124>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d003      	beq.n	8002e60 <HAL_DMA_Init+0x34>
 8002e58:	21a5      	movs	r1, #165	; 0xa5
 8002e5a:	483e      	ldr	r0, [pc, #248]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002e5c:	f7fe fecf 	bl	8001bfe <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002e60:	6863      	ldr	r3, [r4, #4]
 8002e62:	2210      	movs	r2, #16
 8002e64:	0019      	movs	r1, r3
 8002e66:	4391      	bics	r1, r2
 8002e68:	d007      	beq.n	8002e7a <HAL_DMA_Init+0x4e>
 8002e6a:	2280      	movs	r2, #128	; 0x80
 8002e6c:	01d2      	lsls	r2, r2, #7
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d003      	beq.n	8002e7a <HAL_DMA_Init+0x4e>
 8002e72:	21a6      	movs	r1, #166	; 0xa6
 8002e74:	4837      	ldr	r0, [pc, #220]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002e76:	f7fe fec2 	bl	8001bfe <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002e7a:	2340      	movs	r3, #64	; 0x40
 8002e7c:	68a2      	ldr	r2, [r4, #8]
 8002e7e:	439a      	bics	r2, r3
 8002e80:	d003      	beq.n	8002e8a <HAL_DMA_Init+0x5e>
 8002e82:	21a7      	movs	r1, #167	; 0xa7
 8002e84:	4833      	ldr	r0, [pc, #204]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002e86:	f7fe feba 	bl	8001bfe <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002e8a:	2380      	movs	r3, #128	; 0x80
 8002e8c:	68e2      	ldr	r2, [r4, #12]
 8002e8e:	439a      	bics	r2, r3
 8002e90:	d003      	beq.n	8002e9a <HAL_DMA_Init+0x6e>
 8002e92:	21a8      	movs	r1, #168	; 0xa8
 8002e94:	482f      	ldr	r0, [pc, #188]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002e96:	f7fe feb2 	bl	8001bfe <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002e9a:	6923      	ldr	r3, [r4, #16]
 8002e9c:	4a2e      	ldr	r2, [pc, #184]	; (8002f58 <HAL_DMA_Init+0x12c>)
 8002e9e:	4213      	tst	r3, r2
 8002ea0:	d007      	beq.n	8002eb2 <HAL_DMA_Init+0x86>
 8002ea2:	2280      	movs	r2, #128	; 0x80
 8002ea4:	0092      	lsls	r2, r2, #2
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d003      	beq.n	8002eb2 <HAL_DMA_Init+0x86>
 8002eaa:	21a9      	movs	r1, #169	; 0xa9
 8002eac:	4829      	ldr	r0, [pc, #164]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002eae:	f7fe fea6 	bl	8001bfe <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002eb2:	6963      	ldr	r3, [r4, #20]
 8002eb4:	4a29      	ldr	r2, [pc, #164]	; (8002f5c <HAL_DMA_Init+0x130>)
 8002eb6:	4213      	tst	r3, r2
 8002eb8:	d007      	beq.n	8002eca <HAL_DMA_Init+0x9e>
 8002eba:	2280      	movs	r2, #128	; 0x80
 8002ebc:	0112      	lsls	r2, r2, #4
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d003      	beq.n	8002eca <HAL_DMA_Init+0x9e>
 8002ec2:	21aa      	movs	r1, #170	; 0xaa
 8002ec4:	4823      	ldr	r0, [pc, #140]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002ec6:	f7fe fe9a 	bl	8001bfe <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002eca:	2320      	movs	r3, #32
 8002ecc:	69a2      	ldr	r2, [r4, #24]
 8002ece:	439a      	bics	r2, r3
 8002ed0:	d003      	beq.n	8002eda <HAL_DMA_Init+0xae>
 8002ed2:	21ab      	movs	r1, #171	; 0xab
 8002ed4:	481f      	ldr	r0, [pc, #124]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002ed6:	f7fe fe92 	bl	8001bfe <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002eda:	4b21      	ldr	r3, [pc, #132]	; (8002f60 <HAL_DMA_Init+0x134>)
 8002edc:	69e2      	ldr	r2, [r4, #28]
 8002ede:	421a      	tst	r2, r3
 8002ee0:	d003      	beq.n	8002eea <HAL_DMA_Init+0xbe>
 8002ee2:	21ac      	movs	r1, #172	; 0xac
 8002ee4:	481b      	ldr	r0, [pc, #108]	; (8002f54 <HAL_DMA_Init+0x128>)
 8002ee6:	f7fe fe8a 	bl	8001bfe <assert_failed>
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002eea:	2302      	movs	r3, #2

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002eec:	6820      	ldr	r0, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002eee:	1ca5      	adds	r5, r4, #2
 8002ef0:	77eb      	strb	r3, [r5, #31]
  tmp = hdma->Instance->CCR;
 8002ef2:	6802      	ldr	r2, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ef4:	4b1b      	ldr	r3, [pc, #108]	; (8002f64 <HAL_DMA_Init+0x138>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ef6:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ef8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8002efa:	6863      	ldr	r3, [r4, #4]
 8002efc:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002efe:	68e1      	ldr	r1, [r4, #12]
 8002f00:	430b      	orrs	r3, r1
 8002f02:	6921      	ldr	r1, [r4, #16]
 8002f04:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f06:	6961      	ldr	r1, [r4, #20]
 8002f08:	430b      	orrs	r3, r1
 8002f0a:	69a1      	ldr	r1, [r4, #24]
 8002f0c:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f0e:	69e1      	ldr	r1, [r4, #28]
 8002f10:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8002f12:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002f14:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f16:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <HAL_DMA_Init+0x13c>)
 8002f18:	2114      	movs	r1, #20
 8002f1a:	18c0      	adds	r0, r0, r3
 8002f1c:	f7fd f8fe 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002f20:	4b12      	ldr	r3, [pc, #72]	; (8002f6c <HAL_DMA_Init+0x140>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f22:	0080      	lsls	r0, r0, #2
 8002f24:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002f26:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 8002f28:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002f2a:	2301      	movs	r3, #1
  hdma->XferCpltCallback = NULL;
 8002f2c:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8002f2e:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8002f30:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8002f32:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f34:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8002f36:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8002f38:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002f3a:	77e0      	strb	r0, [r4, #31]
}  
 8002f3c:	bd70      	pop	{r4, r5, r6, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	40020008 	.word	0x40020008
 8002f44:	4002001c 	.word	0x4002001c
 8002f48:	40020030 	.word	0x40020030
 8002f4c:	40020044 	.word	0x40020044
 8002f50:	40020058 	.word	0x40020058
 8002f54:	0800629a 	.word	0x0800629a
 8002f58:	fffffeff 	.word	0xfffffeff
 8002f5c:	fffffbff 	.word	0xfffffbff
 8002f60:	ffffcfff 	.word	0xffffcfff
 8002f64:	ffffc00f 	.word	0xffffc00f
 8002f68:	bffdfff8 	.word	0xbffdfff8
 8002f6c:	40020000 	.word	0x40020000

08002f70 <HAL_DMA_Start_IT>:
{
 8002f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f72:	0015      	movs	r5, r2
 8002f74:	001f      	movs	r7, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002f76:	1e5a      	subs	r2, r3, #1
 8002f78:	4b21      	ldr	r3, [pc, #132]	; (8003000 <HAL_DMA_Start_IT+0x90>)
{
 8002f7a:	0004      	movs	r4, r0
 8002f7c:	000e      	movs	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d904      	bls.n	8002f8c <HAL_DMA_Start_IT+0x1c>
 8002f82:	21af      	movs	r1, #175	; 0xaf
 8002f84:	481f      	ldr	r0, [pc, #124]	; (8003004 <HAL_DMA_Start_IT+0x94>)
 8002f86:	0049      	lsls	r1, r1, #1
 8002f88:	f7fe fe39 	bl	8001bfe <assert_failed>
  __HAL_LOCK(hdma);
 8002f8c:	1c63      	adds	r3, r4, #1
 8002f8e:	7fda      	ldrb	r2, [r3, #31]
 8002f90:	2002      	movs	r0, #2
 8002f92:	2a01      	cmp	r2, #1
 8002f94:	d026      	beq.n	8002fe4 <HAL_DMA_Start_IT+0x74>
 8002f96:	2201      	movs	r2, #1
 8002f98:	77da      	strb	r2, [r3, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f9a:	1822      	adds	r2, r4, r0
 8002f9c:	4694      	mov	ip, r2
 8002f9e:	7fd2      	ldrb	r2, [r2, #31]
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	2a01      	cmp	r2, #1
 8002fa6:	d128      	bne.n	8002ffa <HAL_DMA_Start_IT+0x8a>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002fa8:	4663      	mov	r3, ip
 8002faa:	77d8      	strb	r0, [r3, #31]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fac:	6823      	ldr	r3, [r4, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fae:	63a1      	str	r1, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fb0:	6819      	ldr	r1, [r3, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002fb2:	6c20      	ldr	r0, [r4, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fb4:	4391      	bics	r1, r2
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002fb6:	4082      	lsls	r2, r0
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fb8:	6019      	str	r1, [r3, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002fba:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002fbc:	604a      	str	r2, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fbe:	6862      	ldr	r2, [r4, #4]
  hdma->Instance->CNDTR = DataLength;
 8002fc0:	605f      	str	r7, [r3, #4]
 8002fc2:	6821      	ldr	r1, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fc4:	2a10      	cmp	r2, #16
 8002fc6:	d10e      	bne.n	8002fe6 <HAL_DMA_Start_IT+0x76>
    hdma->Instance->CPAR = DstAddress;
 8002fc8:	609d      	str	r5, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002fca:	60de      	str	r6, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002fcc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fce:	6818      	ldr	r0, [r3, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 8002fd0:	2a00      	cmp	r2, #0
 8002fd2:	d00b      	beq.n	8002fec <HAL_DMA_Start_IT+0x7c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fd4:	220e      	movs	r2, #14
 8002fd6:	4302      	orrs	r2, r0
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002fd8:	601a      	str	r2, [r3, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002fda:	2301      	movs	r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8002fdc:	2000      	movs	r0, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002fde:	680a      	ldr	r2, [r1, #0]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	600b      	str	r3, [r1, #0]
} 
 8002fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8002fe6:	609e      	str	r6, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002fe8:	60dd      	str	r5, [r3, #12]
 8002fea:	e7ef      	b.n	8002fcc <HAL_DMA_Start_IT+0x5c>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002fec:	220a      	movs	r2, #10
 8002fee:	4302      	orrs	r2, r0
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002ff0:	2004      	movs	r0, #4
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002ff2:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	4382      	bics	r2, r0
 8002ff8:	e7ee      	b.n	8002fd8 <HAL_DMA_Start_IT+0x68>
    __HAL_UNLOCK(hdma); 
 8002ffa:	77d9      	strb	r1, [r3, #31]
 8002ffc:	e7f2      	b.n	8002fe4 <HAL_DMA_Start_IT+0x74>
 8002ffe:	46c0      	nop			; (mov r8, r8)
 8003000:	0000fffe 	.word	0x0000fffe
 8003004:	0800629a 	.word	0x0800629a

08003008 <HAL_DMA_Abort_IT>:
{  
 8003008:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800300a:	1c84      	adds	r4, r0, #2
 800300c:	7fe3      	ldrb	r3, [r4, #31]
 800300e:	2b02      	cmp	r3, #2
 8003010:	d004      	beq.n	800301c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003012:	2304      	movs	r3, #4
 8003014:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8003016:	3b03      	subs	r3, #3
}
 8003018:	0018      	movs	r0, r3
 800301a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800301c:	210e      	movs	r1, #14
 800301e:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003020:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	438a      	bics	r2, r1
 8003026:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003028:	2201      	movs	r2, #1
 800302a:	6819      	ldr	r1, [r3, #0]
 800302c:	4391      	bics	r1, r2
 800302e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003030:	0011      	movs	r1, r2
 8003032:	40a9      	lsls	r1, r5
 8003034:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003036:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003038:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 800303a:	2400      	movs	r4, #0
 800303c:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 800303e:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8003040:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8003042:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8003044:	42a2      	cmp	r2, r4
 8003046:	d0e7      	beq.n	8003018 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8003048:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800304a:	0023      	movs	r3, r4
 800304c:	e7e4      	b.n	8003018 <HAL_DMA_Abort_IT+0x10>

0800304e <HAL_DMA_IRQHandler>:
{
 800304e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003050:	2704      	movs	r7, #4
 8003052:	003e      	movs	r6, r7
 8003054:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003056:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003058:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800305a:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800305c:	6803      	ldr	r3, [r0, #0]
 800305e:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003060:	422e      	tst	r6, r5
 8003062:	d00d      	beq.n	8003080 <HAL_DMA_IRQHandler+0x32>
 8003064:	423c      	tst	r4, r7
 8003066:	d00b      	beq.n	8003080 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003068:	6819      	ldr	r1, [r3, #0]
 800306a:	0689      	lsls	r1, r1, #26
 800306c:	d402      	bmi.n	8003074 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800306e:	6819      	ldr	r1, [r3, #0]
 8003070:	43b9      	bics	r1, r7
 8003072:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8003074:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003076:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8003078:	2b00      	cmp	r3, #0
 800307a:	d019      	beq.n	80030b0 <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 800307c:	4798      	blx	r3
}  
 800307e:	e017      	b.n	80030b0 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003080:	2702      	movs	r7, #2
 8003082:	003e      	movs	r6, r7
 8003084:	408e      	lsls	r6, r1
 8003086:	422e      	tst	r6, r5
 8003088:	d013      	beq.n	80030b2 <HAL_DMA_IRQHandler+0x64>
 800308a:	423c      	tst	r4, r7
 800308c:	d011      	beq.n	80030b2 <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800308e:	6819      	ldr	r1, [r3, #0]
 8003090:	0689      	lsls	r1, r1, #26
 8003092:	d406      	bmi.n	80030a2 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003094:	240a      	movs	r4, #10
 8003096:	6819      	ldr	r1, [r3, #0]
 8003098:	43a1      	bics	r1, r4
 800309a:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 800309c:	2101      	movs	r1, #1
 800309e:	19c3      	adds	r3, r0, r7
 80030a0:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80030a2:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 80030a4:	2200      	movs	r2, #0
 80030a6:	1c43      	adds	r3, r0, #1
 80030a8:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 80030aa:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d1e5      	bne.n	800307c <HAL_DMA_IRQHandler+0x2e>
}  
 80030b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030b2:	2608      	movs	r6, #8
 80030b4:	0037      	movs	r7, r6
 80030b6:	408f      	lsls	r7, r1
 80030b8:	423d      	tst	r5, r7
 80030ba:	d0f9      	beq.n	80030b0 <HAL_DMA_IRQHandler+0x62>
 80030bc:	4234      	tst	r4, r6
 80030be:	d0f7      	beq.n	80030b0 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80030c0:	250e      	movs	r5, #14
 80030c2:	681c      	ldr	r4, [r3, #0]
 80030c4:	43ac      	bics	r4, r5
 80030c6:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80030c8:	2301      	movs	r3, #1
 80030ca:	001c      	movs	r4, r3
 80030cc:	408c      	lsls	r4, r1
 80030ce:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 80030d0:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030d2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 80030d4:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 80030d6:	2200      	movs	r2, #0
 80030d8:	18c3      	adds	r3, r0, r3
 80030da:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 80030dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80030de:	e7e5      	b.n	80030ac <HAL_DMA_IRQHandler+0x5e>

080030e0 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80030e0:	2110      	movs	r1, #16
 80030e2:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <FLASH_SetErrorCode+0x34>)
{
 80030e4:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80030e6:	68d8      	ldr	r0, [r3, #12]
  uint32_t flags = 0U;
 80030e8:	2200      	movs	r2, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80030ea:	4208      	tst	r0, r1
 80030ec:	d005      	beq.n	80030fa <FLASH_SetErrorCode+0x1a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80030ee:	480a      	ldr	r0, [pc, #40]	; (8003118 <FLASH_SetErrorCode+0x38>)
 80030f0:	3202      	adds	r2, #2
 80030f2:	69c4      	ldr	r4, [r0, #28]
 80030f4:	4322      	orrs	r2, r4
 80030f6:	61c2      	str	r2, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 80030f8:	000a      	movs	r2, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80030fa:	2004      	movs	r0, #4
 80030fc:	68d9      	ldr	r1, [r3, #12]
 80030fe:	4201      	tst	r1, r0
 8003100:	d005      	beq.n	800310e <FLASH_SetErrorCode+0x2e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003102:	2101      	movs	r1, #1
 8003104:	4c04      	ldr	r4, [pc, #16]	; (8003118 <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 8003106:	4302      	orrs	r2, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003108:	69e5      	ldr	r5, [r4, #28]
 800310a:	4329      	orrs	r1, r5
 800310c:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800310e:	60da      	str	r2, [r3, #12]
}  
 8003110:	bd30      	pop	{r4, r5, pc}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	40022000 	.word	0x40022000
 8003118:	20000670 	.word	0x20000670

0800311c <HAL_FLASH_EndOfOperationCallback>:
 800311c:	4770      	bx	lr

0800311e <HAL_FLASH_OperationErrorCallback>:
}
 800311e:	4770      	bx	lr

08003120 <HAL_FLASH_IRQHandler>:
{
 8003120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003122:	4d43      	ldr	r5, [pc, #268]	; (8003230 <HAL_FLASH_IRQHandler+0x110>)
 8003124:	4c43      	ldr	r4, [pc, #268]	; (8003234 <HAL_FLASH_IRQHandler+0x114>)
 8003126:	68eb      	ldr	r3, [r5, #12]
 8003128:	06db      	lsls	r3, r3, #27
 800312a:	d402      	bmi.n	8003132 <HAL_FLASH_IRQHandler+0x12>
 800312c:	68eb      	ldr	r3, [r5, #12]
 800312e:	075b      	lsls	r3, r3, #29
 8003130:	d50a      	bpl.n	8003148 <HAL_FLASH_IRQHandler+0x28>
    pFlash.Address = 0xFFFFFFFFU;
 8003132:	2301      	movs	r3, #1
    addresstmp = pFlash.Address;
 8003134:	68a6      	ldr	r6, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 8003136:	425b      	negs	r3, r3
 8003138:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 800313a:	f7ff ffd1 	bl	80030e0 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800313e:	0030      	movs	r0, r6
 8003140:	f7ff ffed 	bl	800311e <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003144:	2300      	movs	r3, #0
 8003146:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003148:	2320      	movs	r3, #32
 800314a:	68ea      	ldr	r2, [r5, #12]
 800314c:	421a      	tst	r2, r3
 800314e:	d01a      	beq.n	8003186 <HAL_FLASH_IRQHandler+0x66>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003150:	60eb      	str	r3, [r5, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8003152:	7823      	ldrb	r3, [r4, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d016      	beq.n	8003186 <HAL_FLASH_IRQHandler+0x66>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8003158:	7823      	ldrb	r3, [r4, #0]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d128      	bne.n	80031b0 <HAL_FLASH_IRQHandler+0x90>
        pFlash.DataRemaining--;
 800315e:	6863      	ldr	r3, [r4, #4]
 8003160:	3b01      	subs	r3, #1
 8003162:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 8003164:	6863      	ldr	r3, [r4, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d01b      	beq.n	80031a2 <HAL_FLASH_IRQHandler+0x82>
          addresstmp = pFlash.Address;
 800316a:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 800316c:	f7ff ffd6 	bl	800311c <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8003170:	2380      	movs	r3, #128	; 0x80
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003172:	2202      	movs	r2, #2
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8003174:	68a0      	ldr	r0, [r4, #8]
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	18c0      	adds	r0, r0, r3
          pFlash.Address = addresstmp;
 800317a:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800317c:	692b      	ldr	r3, [r5, #16]
 800317e:	4393      	bics	r3, r2
 8003180:	612b      	str	r3, [r5, #16]
          FLASH_PageErase(addresstmp);
 8003182:	f000 f85b 	bl	800323c <FLASH_PageErase>
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8003186:	7823      	ldrb	r3, [r4, #0]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d108      	bne.n	80031a0 <HAL_FLASH_IRQHandler+0x80>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 800318e:	2107      	movs	r1, #7
 8003190:	692a      	ldr	r2, [r5, #16]
 8003192:	438a      	bics	r2, r1
 8003194:	612a      	str	r2, [r5, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8003196:	692a      	ldr	r2, [r5, #16]
 8003198:	4927      	ldr	r1, [pc, #156]	; (8003238 <HAL_FLASH_IRQHandler+0x118>)
 800319a:	400a      	ands	r2, r1
 800319c:	612a      	str	r2, [r5, #16]
    __HAL_UNLOCK(&pFlash);
 800319e:	7623      	strb	r3, [r4, #24]
}
 80031a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 80031a2:	2001      	movs	r0, #1
 80031a4:	4240      	negs	r0, r0
 80031a6:	60a0      	str	r0, [r4, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80031a8:	7023      	strb	r3, [r4, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80031aa:	f7ff ffb7 	bl	800311c <HAL_FLASH_EndOfOperationCallback>
 80031ae:	e7ea      	b.n	8003186 <HAL_FLASH_IRQHandler+0x66>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 80031b0:	7823      	ldrb	r3, [r4, #0]
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d109      	bne.n	80031ca <HAL_FLASH_IRQHandler+0xaa>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80031b6:	2204      	movs	r2, #4
 80031b8:	692b      	ldr	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0);
 80031ba:	2000      	movs	r0, #0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80031bc:	4393      	bics	r3, r2
 80031be:	612b      	str	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0);
 80031c0:	f7ff ffac 	bl	800311c <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80031c4:	2300      	movs	r3, #0
 80031c6:	7023      	strb	r3, [r4, #0]
 80031c8:	e7dd      	b.n	8003186 <HAL_FLASH_IRQHandler+0x66>
        pFlash.DataRemaining--;
 80031ca:	6863      	ldr	r3, [r4, #4]
 80031cc:	3b01      	subs	r3, #1
 80031ce:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 80031d0:	6863      	ldr	r3, [r4, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d019      	beq.n	800320a <HAL_FLASH_IRQHandler+0xea>
          pFlash.Address += 2;
 80031d6:	68a3      	ldr	r3, [r4, #8]
 80031d8:	3302      	adds	r3, #2
 80031da:	60a3      	str	r3, [r4, #8]
          addresstmp = pFlash.Address;
 80031dc:	68a6      	ldr	r6, [r4, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 80031de:	6920      	ldr	r0, [r4, #16]
 80031e0:	6961      	ldr	r1, [r4, #20]
 80031e2:	0c0b      	lsrs	r3, r1, #16
 80031e4:	040f      	lsls	r7, r1, #16
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80031e6:	2101      	movs	r1, #1
          pFlash.Data = (pFlash.Data >> 16U);
 80031e8:	0c02      	lsrs	r2, r0, #16
 80031ea:	433a      	orrs	r2, r7
 80031ec:	6122      	str	r2, [r4, #16]
 80031ee:	6163      	str	r3, [r4, #20]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80031f0:	692b      	ldr	r3, [r5, #16]
 80031f2:	438b      	bics	r3, r1
 80031f4:	612b      	str	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 80031f6:	6922      	ldr	r2, [r4, #16]
 80031f8:	6963      	ldr	r3, [r4, #20]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80031fa:	2300      	movs	r3, #0
 80031fc:	61e3      	str	r3, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80031fe:	692b      	ldr	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8003200:	b292      	uxth	r2, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003202:	4319      	orrs	r1, r3
 8003204:	6129      	str	r1, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 8003206:	8032      	strh	r2, [r6, #0]
 8003208:	e7bd      	b.n	8003186 <HAL_FLASH_IRQHandler+0x66>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 800320a:	7823      	ldrb	r3, [r4, #0]
 800320c:	2b03      	cmp	r3, #3
 800320e:	d106      	bne.n	800321e <HAL_FLASH_IRQHandler+0xfe>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8003210:	68a0      	ldr	r0, [r4, #8]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8003212:	f7ff ff83 	bl	800311c <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 8003216:	2301      	movs	r3, #1
 8003218:	425b      	negs	r3, r3
 800321a:	60a3      	str	r3, [r4, #8]
 800321c:	e7d2      	b.n	80031c4 <HAL_FLASH_IRQHandler+0xa4>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 800321e:	7823      	ldrb	r3, [r4, #0]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8003220:	68a0      	ldr	r0, [r4, #8]
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8003222:	2b04      	cmp	r3, #4
 8003224:	d101      	bne.n	800322a <HAL_FLASH_IRQHandler+0x10a>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8003226:	3802      	subs	r0, #2
 8003228:	e7f3      	b.n	8003212 <HAL_FLASH_IRQHandler+0xf2>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 800322a:	3806      	subs	r0, #6
 800322c:	e7f1      	b.n	8003212 <HAL_FLASH_IRQHandler+0xf2>
 800322e:	46c0      	nop			; (mov r8, r8)
 8003230:	40022000 	.word	0x40022000
 8003234:	20000670 	.word	0x20000670
 8003238:	ffffebff 	.word	0xffffebff

0800323c <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800323c:	2200      	movs	r2, #0
 800323e:	4b06      	ldr	r3, [pc, #24]	; (8003258 <FLASH_PageErase+0x1c>)
 8003240:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003242:	4b06      	ldr	r3, [pc, #24]	; (800325c <FLASH_PageErase+0x20>)
 8003244:	3202      	adds	r2, #2
 8003246:	6919      	ldr	r1, [r3, #16]
 8003248:	430a      	orrs	r2, r1
 800324a:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800324c:	2240      	movs	r2, #64	; 0x40
    WRITE_REG(FLASH->AR, PageAddress);
 800324e:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003250:	6919      	ldr	r1, [r3, #16]
 8003252:	430a      	orrs	r2, r1
 8003254:	611a      	str	r2, [r3, #16]
}
 8003256:	4770      	bx	lr
 8003258:	20000670 	.word	0x20000670
 800325c:	40022000 	.word	0x40022000

08003260 <HAL_GPIO_Init>:
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003260:	2390      	movs	r3, #144	; 0x90
{ 
 8003262:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003264:	05db      	lsls	r3, r3, #23
{ 
 8003266:	b087      	sub	sp, #28
 8003268:	0004      	movs	r4, r0
 800326a:	000d      	movs	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800326c:	4298      	cmp	r0, r3
 800326e:	d00f      	beq.n	8003290 <HAL_GPIO_Init+0x30>
 8003270:	4b7b      	ldr	r3, [pc, #492]	; (8003460 <HAL_GPIO_Init+0x200>)
 8003272:	4298      	cmp	r0, r3
 8003274:	d00c      	beq.n	8003290 <HAL_GPIO_Init+0x30>
 8003276:	4b7b      	ldr	r3, [pc, #492]	; (8003464 <HAL_GPIO_Init+0x204>)
 8003278:	4298      	cmp	r0, r3
 800327a:	d009      	beq.n	8003290 <HAL_GPIO_Init+0x30>
 800327c:	4b7a      	ldr	r3, [pc, #488]	; (8003468 <HAL_GPIO_Init+0x208>)
 800327e:	4298      	cmp	r0, r3
 8003280:	d006      	beq.n	8003290 <HAL_GPIO_Init+0x30>
 8003282:	4b7a      	ldr	r3, [pc, #488]	; (800346c <HAL_GPIO_Init+0x20c>)
 8003284:	4298      	cmp	r0, r3
 8003286:	d003      	beq.n	8003290 <HAL_GPIO_Init+0x30>
 8003288:	21c1      	movs	r1, #193	; 0xc1
 800328a:	4879      	ldr	r0, [pc, #484]	; (8003470 <HAL_GPIO_Init+0x210>)
 800328c:	f7fe fcb7 	bl	8001bfe <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003290:	682b      	ldr	r3, [r5, #0]
 8003292:	b29a      	uxth	r2, r3
 8003294:	2a00      	cmp	r2, #0
 8003296:	d001      	beq.n	800329c <HAL_GPIO_Init+0x3c>
 8003298:	0c1b      	lsrs	r3, r3, #16
 800329a:	d003      	beq.n	80032a4 <HAL_GPIO_Init+0x44>
 800329c:	21c2      	movs	r1, #194	; 0xc2
 800329e:	4874      	ldr	r0, [pc, #464]	; (8003470 <HAL_GPIO_Init+0x210>)
 80032a0:	f7fe fcad 	bl	8001bfe <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80032a4:	686b      	ldr	r3, [r5, #4]
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d912      	bls.n	80032d0 <HAL_GPIO_Init+0x70>
 80032aa:	001a      	movs	r2, r3
 80032ac:	3a11      	subs	r2, #17
 80032ae:	2a01      	cmp	r2, #1
 80032b0:	d90e      	bls.n	80032d0 <HAL_GPIO_Init+0x70>
 80032b2:	4a70      	ldr	r2, [pc, #448]	; (8003474 <HAL_GPIO_Init+0x214>)
 80032b4:	4970      	ldr	r1, [pc, #448]	; (8003478 <HAL_GPIO_Init+0x218>)
 80032b6:	401a      	ands	r2, r3
 80032b8:	1852      	adds	r2, r2, r1
 80032ba:	4970      	ldr	r1, [pc, #448]	; (800347c <HAL_GPIO_Init+0x21c>)
 80032bc:	420a      	tst	r2, r1
 80032be:	d007      	beq.n	80032d0 <HAL_GPIO_Init+0x70>
 80032c0:	4a6f      	ldr	r2, [pc, #444]	; (8003480 <HAL_GPIO_Init+0x220>)
 80032c2:	189b      	adds	r3, r3, r2
 80032c4:	420b      	tst	r3, r1
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x70>
 80032c8:	21c3      	movs	r1, #195	; 0xc3
 80032ca:	4869      	ldr	r0, [pc, #420]	; (8003470 <HAL_GPIO_Init+0x210>)
 80032cc:	f7fe fc97 	bl	8001bfe <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 
 80032d0:	68ab      	ldr	r3, [r5, #8]
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d903      	bls.n	80032de <HAL_GPIO_Init+0x7e>
 80032d6:	21c4      	movs	r1, #196	; 0xc4
 80032d8:	4865      	ldr	r0, [pc, #404]	; (8003470 <HAL_GPIO_Init+0x210>)
 80032da:	f7fe fc90 	bl	8001bfe <assert_failed>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032de:	2300      	movs	r3, #0
        }
        EXTI->FTSR = temp;
      }
    }
    
    position++;
 80032e0:	9301      	str	r3, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80032e2:	682b      	ldr	r3, [r5, #0]
 80032e4:	9901      	ldr	r1, [sp, #4]
 80032e6:	001a      	movs	r2, r3
 80032e8:	40ca      	lsrs	r2, r1
 80032ea:	d101      	bne.n	80032f0 <HAL_GPIO_Init+0x90>
  } 
}
 80032ec:	b007      	add	sp, #28
 80032ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80032f0:	2201      	movs	r2, #1
 80032f2:	9901      	ldr	r1, [sp, #4]
 80032f4:	408a      	lsls	r2, r1
 80032f6:	9203      	str	r2, [sp, #12]
 80032f8:	401a      	ands	r2, r3
 80032fa:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 80032fc:	d100      	bne.n	8003300 <HAL_GPIO_Init+0xa0>
 80032fe:	e0ab      	b.n	8003458 <HAL_GPIO_Init+0x1f8>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8003300:	2210      	movs	r2, #16
 8003302:	686b      	ldr	r3, [r5, #4]
 8003304:	4393      	bics	r3, r2
 8003306:	2b02      	cmp	r3, #2
 8003308:	d122      	bne.n	8003350 <HAL_GPIO_Init+0xf0>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800330a:	2390      	movs	r3, #144	; 0x90
 800330c:	05db      	lsls	r3, r3, #23
 800330e:	429c      	cmp	r4, r3
 8003310:	d006      	beq.n	8003320 <HAL_GPIO_Init+0xc0>
 8003312:	4b53      	ldr	r3, [pc, #332]	; (8003460 <HAL_GPIO_Init+0x200>)
 8003314:	429c      	cmp	r4, r3
 8003316:	d003      	beq.n	8003320 <HAL_GPIO_Init+0xc0>
 8003318:	21d3      	movs	r1, #211	; 0xd3
 800331a:	4855      	ldr	r0, [pc, #340]	; (8003470 <HAL_GPIO_Init+0x210>)
 800331c:	f7fe fc6f 	bl	8001bfe <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003320:	692b      	ldr	r3, [r5, #16]
 8003322:	2b06      	cmp	r3, #6
 8003324:	d903      	bls.n	800332e <HAL_GPIO_Init+0xce>
 8003326:	21d4      	movs	r1, #212	; 0xd4
 8003328:	4851      	ldr	r0, [pc, #324]	; (8003470 <HAL_GPIO_Init+0x210>)
 800332a:	f7fe fc68 	bl	8001bfe <assert_failed>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800332e:	2207      	movs	r2, #7
 8003330:	9801      	ldr	r0, [sp, #4]
        temp = GPIOx->AFR[position >> 3];
 8003332:	9b01      	ldr	r3, [sp, #4]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8003334:	4002      	ands	r2, r0
 8003336:	200f      	movs	r0, #15
 8003338:	0092      	lsls	r2, r2, #2
 800333a:	4090      	lsls	r0, r2
        temp = GPIOx->AFR[position >> 3];
 800333c:	08db      	lsrs	r3, r3, #3
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	18e3      	adds	r3, r4, r3
 8003342:	6a19      	ldr	r1, [r3, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8003344:	4381      	bics	r1, r0
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8003346:	6928      	ldr	r0, [r5, #16]
 8003348:	4090      	lsls	r0, r2
 800334a:	0002      	movs	r2, r0
 800334c:	430a      	orrs	r2, r1
        GPIOx->AFR[position >> 3U] = temp;
 800334e:	621a      	str	r2, [r3, #32]
 8003350:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003352:	686a      	ldr	r2, [r5, #4]
 8003354:	005f      	lsls	r7, r3, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8003356:	2303      	movs	r3, #3
 8003358:	001e      	movs	r6, r3
 800335a:	40be      	lsls	r6, r7
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800335c:	4013      	ands	r3, r2
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800335e:	43f6      	mvns	r6, r6
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003360:	40bb      	lsls	r3, r7
      temp = GPIOx->MODER;
 8003362:	6821      	ldr	r1, [r4, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8003364:	4031      	ands	r1, r6
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003366:	430b      	orrs	r3, r1
      GPIOx->MODER = temp;
 8003368:	6023      	str	r3, [r4, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800336a:	2310      	movs	r3, #16
 800336c:	439a      	bics	r2, r3
 800336e:	3a01      	subs	r2, #1
 8003370:	2a01      	cmp	r2, #1
 8003372:	d819      	bhi.n	80033a8 <HAL_GPIO_Init+0x148>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003374:	68eb      	ldr	r3, [r5, #12]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d905      	bls.n	8003386 <HAL_GPIO_Init+0x126>
 800337a:	2b03      	cmp	r3, #3
 800337c:	d003      	beq.n	8003386 <HAL_GPIO_Init+0x126>
 800337e:	21e8      	movs	r1, #232	; 0xe8
 8003380:	483b      	ldr	r0, [pc, #236]	; (8003470 <HAL_GPIO_Init+0x210>)
 8003382:	f7fe fc3c 	bl	8001bfe <assert_failed>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8003386:	68eb      	ldr	r3, [r5, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003388:	2101      	movs	r1, #1
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800338a:	40bb      	lsls	r3, r7
        temp = GPIOx->OSPEEDR; 
 800338c:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800338e:	4032      	ands	r2, r6
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8003390:	4313      	orrs	r3, r2
        GPIOx->OSPEEDR = temp;
 8003392:	60a3      	str	r3, [r4, #8]
        temp = GPIOx->OTYPER;
 8003394:	6862      	ldr	r2, [r4, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8003396:	9b03      	ldr	r3, [sp, #12]
 8003398:	439a      	bics	r2, r3
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800339a:	686b      	ldr	r3, [r5, #4]
 800339c:	091b      	lsrs	r3, r3, #4
 800339e:	400b      	ands	r3, r1
 80033a0:	9901      	ldr	r1, [sp, #4]
 80033a2:	408b      	lsls	r3, r1
 80033a4:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 80033a6:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 80033a8:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80033aa:	6869      	ldr	r1, [r5, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033ac:	4033      	ands	r3, r6
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80033ae:	68ae      	ldr	r6, [r5, #8]
 80033b0:	40be      	lsls	r6, r7
 80033b2:	431e      	orrs	r6, r3
      GPIOx->PUPDR = temp;
 80033b4:	60e6      	str	r6, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80033b6:	00cb      	lsls	r3, r1, #3
 80033b8:	d54e      	bpl.n	8003458 <HAL_GPIO_Init+0x1f8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ba:	2001      	movs	r0, #1
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80033bc:	2603      	movs	r6, #3
 80033be:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033c0:	4b30      	ldr	r3, [pc, #192]	; (8003484 <HAL_GPIO_Init+0x224>)
 80033c2:	699a      	ldr	r2, [r3, #24]
 80033c4:	4302      	orrs	r2, r0
 80033c6:	619a      	str	r2, [r3, #24]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	4003      	ands	r3, r0
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80033cc:	9801      	ldr	r0, [sp, #4]
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ce:	9305      	str	r3, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80033d0:	4030      	ands	r0, r6
 80033d2:	0080      	lsls	r0, r0, #2
 80033d4:	4087      	lsls	r7, r0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033d6:	9b05      	ldr	r3, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2];
 80033d8:	9b01      	ldr	r3, [sp, #4]
 80033da:	089a      	lsrs	r2, r3, #2
 80033dc:	4b2a      	ldr	r3, [pc, #168]	; (8003488 <HAL_GPIO_Init+0x228>)
 80033de:	0092      	lsls	r2, r2, #2
 80033e0:	18d2      	adds	r2, r2, r3
 80033e2:	6893      	ldr	r3, [r2, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80033e4:	43bb      	bics	r3, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033e6:	2790      	movs	r7, #144	; 0x90
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80033e8:	469c      	mov	ip, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ea:	05ff      	lsls	r7, r7, #23
 80033ec:	2300      	movs	r3, #0
 80033ee:	42bc      	cmp	r4, r7
 80033f0:	d00c      	beq.n	800340c <HAL_GPIO_Init+0x1ac>
 80033f2:	4f1b      	ldr	r7, [pc, #108]	; (8003460 <HAL_GPIO_Init+0x200>)
 80033f4:	3301      	adds	r3, #1
 80033f6:	42bc      	cmp	r4, r7
 80033f8:	d008      	beq.n	800340c <HAL_GPIO_Init+0x1ac>
 80033fa:	4f1a      	ldr	r7, [pc, #104]	; (8003464 <HAL_GPIO_Init+0x204>)
 80033fc:	3301      	adds	r3, #1
 80033fe:	42bc      	cmp	r4, r7
 8003400:	d004      	beq.n	800340c <HAL_GPIO_Init+0x1ac>
 8003402:	4f19      	ldr	r7, [pc, #100]	; (8003468 <HAL_GPIO_Init+0x208>)
 8003404:	199b      	adds	r3, r3, r6
 8003406:	42bc      	cmp	r4, r7
 8003408:	d100      	bne.n	800340c <HAL_GPIO_Init+0x1ac>
 800340a:	0033      	movs	r3, r6
 800340c:	4083      	lsls	r3, r0
 800340e:	4660      	mov	r0, ip
 8003410:	4303      	orrs	r3, r0
        SYSCFG->EXTICR[position >> 2] = temp;
 8003412:	6093      	str	r3, [r2, #8]
        temp = EXTI->IMR;
 8003414:	4a1d      	ldr	r2, [pc, #116]	; (800348c <HAL_GPIO_Init+0x22c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003416:	9b02      	ldr	r3, [sp, #8]
        temp = EXTI->IMR;
 8003418:	6816      	ldr	r6, [r2, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800341a:	43d8      	mvns	r0, r3
          SET_BIT(temp, iocurrent); 
 800341c:	4333      	orrs	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800341e:	03cf      	lsls	r7, r1, #15
 8003420:	d401      	bmi.n	8003426 <HAL_GPIO_Init+0x1c6>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003422:	0033      	movs	r3, r6
 8003424:	4003      	ands	r3, r0
        EXTI->IMR = temp;
 8003426:	6013      	str	r3, [r2, #0]
        temp = EXTI->EMR;
 8003428:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 800342a:	9b02      	ldr	r3, [sp, #8]
 800342c:	4333      	orrs	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800342e:	038f      	lsls	r7, r1, #14
 8003430:	d401      	bmi.n	8003436 <HAL_GPIO_Init+0x1d6>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8003432:	0033      	movs	r3, r6
 8003434:	4003      	ands	r3, r0
        EXTI->EMR = temp;
 8003436:	6053      	str	r3, [r2, #4]
        temp = EXTI->RTSR;
 8003438:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 800343a:	9b02      	ldr	r3, [sp, #8]
 800343c:	4333      	orrs	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800343e:	02cf      	lsls	r7, r1, #11
 8003440:	d401      	bmi.n	8003446 <HAL_GPIO_Init+0x1e6>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003442:	0033      	movs	r3, r6
 8003444:	4003      	ands	r3, r0
        EXTI->RTSR = temp;
 8003446:	6093      	str	r3, [r2, #8]
        temp = EXTI->FTSR;
 8003448:	68d6      	ldr	r6, [r2, #12]
          SET_BIT(temp, iocurrent); 
 800344a:	9b02      	ldr	r3, [sp, #8]
 800344c:	4333      	orrs	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800344e:	0289      	lsls	r1, r1, #10
 8003450:	d401      	bmi.n	8003456 <HAL_GPIO_Init+0x1f6>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003452:	0033      	movs	r3, r6
 8003454:	4003      	ands	r3, r0
        EXTI->FTSR = temp;
 8003456:	60d3      	str	r3, [r2, #12]
    position++;
 8003458:	9b01      	ldr	r3, [sp, #4]
 800345a:	3301      	adds	r3, #1
 800345c:	e740      	b.n	80032e0 <HAL_GPIO_Init+0x80>
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	48000400 	.word	0x48000400
 8003464:	48000800 	.word	0x48000800
 8003468:	48000c00 	.word	0x48000c00
 800346c:	48001400 	.word	0x48001400
 8003470:	080062d2 	.word	0x080062d2
 8003474:	ffdfffff 	.word	0xffdfffff
 8003478:	efef0000 	.word	0xefef0000
 800347c:	fffeffff 	.word	0xfffeffff
 8003480:	efdf0000 	.word	0xefdf0000
 8003484:	40021000 	.word	0x40021000
 8003488:	40010000 	.word	0x40010000
 800348c:	40010400 	.word	0x40010400

08003490 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003490:	b570      	push	{r4, r5, r6, lr}
 8003492:	0005      	movs	r5, r0
 8003494:	1e0c      	subs	r4, r1, #0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003496:	d104      	bne.n	80034a2 <HAL_GPIO_ReadPin+0x12>
 8003498:	218e      	movs	r1, #142	; 0x8e
 800349a:	4805      	ldr	r0, [pc, #20]	; (80034b0 <HAL_GPIO_ReadPin+0x20>)
 800349c:	31ff      	adds	r1, #255	; 0xff
 800349e:	f7fe fbae 	bl	8001bfe <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034a2:	6928      	ldr	r0, [r5, #16]
 80034a4:	4020      	ands	r0, r4
 80034a6:	1e43      	subs	r3, r0, #1
 80034a8:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80034aa:	b2c0      	uxtb	r0, r0
  }
 80034ac:	bd70      	pop	{r4, r5, r6, pc}
 80034ae:	46c0      	nop			; (mov r8, r8)
 80034b0:	080062d2 	.word	0x080062d2

080034b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b4:	b570      	push	{r4, r5, r6, lr}
 80034b6:	0005      	movs	r5, r0
 80034b8:	000c      	movs	r4, r1
 80034ba:	0016      	movs	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80034bc:	2900      	cmp	r1, #0
 80034be:	d104      	bne.n	80034ca <HAL_GPIO_WritePin+0x16>
 80034c0:	21d6      	movs	r1, #214	; 0xd6
 80034c2:	4808      	ldr	r0, [pc, #32]	; (80034e4 <HAL_GPIO_WritePin+0x30>)
 80034c4:	0049      	lsls	r1, r1, #1
 80034c6:	f7fe fb9a 	bl	8001bfe <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80034ca:	2e01      	cmp	r6, #1
 80034cc:	d906      	bls.n	80034dc <HAL_GPIO_WritePin+0x28>
 80034ce:	21ae      	movs	r1, #174	; 0xae
 80034d0:	4804      	ldr	r0, [pc, #16]	; (80034e4 <HAL_GPIO_WritePin+0x30>)
 80034d2:	31ff      	adds	r1, #255	; 0xff
 80034d4:	f7fe fb93 	bl	8001bfe <assert_failed>

  if (PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034d8:	61ac      	str	r4, [r5, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034da:	bd70      	pop	{r4, r5, r6, pc}
  if (PinState != GPIO_PIN_RESET)
 80034dc:	2e00      	cmp	r6, #0
 80034de:	d1fb      	bne.n	80034d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034e0:	62ac      	str	r4, [r5, #40]	; 0x28
}
 80034e2:	e7fa      	b.n	80034da <HAL_GPIO_WritePin+0x26>
 80034e4:	080062d2 	.word	0x080062d2

080034e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034e8:	b570      	push	{r4, r5, r6, lr}
 80034ea:	0005      	movs	r5, r0
 80034ec:	1e0c      	subs	r4, r1, #0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80034ee:	d104      	bne.n	80034fa <HAL_GPIO_TogglePin+0x12>
 80034f0:	21e1      	movs	r1, #225	; 0xe1
 80034f2:	4804      	ldr	r0, [pc, #16]	; (8003504 <HAL_GPIO_TogglePin+0x1c>)
 80034f4:	0049      	lsls	r1, r1, #1
 80034f6:	f7fe fb82 	bl	8001bfe <assert_failed>

  GPIOx->ODR ^= GPIO_Pin;
 80034fa:	696b      	ldr	r3, [r5, #20]
 80034fc:	405c      	eors	r4, r3
 80034fe:	616c      	str	r4, [r5, #20]
}
 8003500:	bd70      	pop	{r4, r5, r6, pc}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	080062d2 	.word	0x080062d2

08003508 <HAL_I2CEx_EnableFastModePlus>:
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));
 8003508:	0002      	movs	r2, r0
 800350a:	4b11      	ldr	r3, [pc, #68]	; (8003550 <HAL_I2CEx_EnableFastModePlus+0x48>)
{
 800350c:	b513      	push	{r0, r1, r4, lr}
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));
 800350e:	401a      	ands	r2, r3
{
 8003510:	0004      	movs	r4, r0
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));
 8003512:	429a      	cmp	r2, r3
 8003514:	d008      	beq.n	8003528 <HAL_I2CEx_EnableFastModePlus+0x20>
 8003516:	23df      	movs	r3, #223	; 0xdf
 8003518:	041b      	lsls	r3, r3, #16
 800351a:	4218      	tst	r0, r3
 800351c:	d109      	bne.n	8003532 <HAL_I2CEx_EnableFastModePlus+0x2a>
 800351e:	0002      	movs	r2, r0
 8003520:	4b0c      	ldr	r3, [pc, #48]	; (8003554 <HAL_I2CEx_EnableFastModePlus+0x4c>)
 8003522:	401a      	ands	r2, r3
 8003524:	429a      	cmp	r2, r3
 8003526:	d004      	beq.n	8003532 <HAL_I2CEx_EnableFastModePlus+0x2a>
 8003528:	2194      	movs	r1, #148	; 0x94
 800352a:	480b      	ldr	r0, [pc, #44]	; (8003558 <HAL_I2CEx_EnableFastModePlus+0x50>)
 800352c:	0049      	lsls	r1, r1, #1
 800352e:	f7fe fb66 	bl	8001bfe <assert_failed>

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003532:	2001      	movs	r0, #1
 8003534:	4a09      	ldr	r2, [pc, #36]	; (800355c <HAL_I2CEx_EnableFastModePlus+0x54>)
 8003536:	6991      	ldr	r1, [r2, #24]
 8003538:	4301      	orrs	r1, r0
 800353a:	6191      	str	r1, [r2, #24]
 800353c:	6993      	ldr	r3, [r2, #24]
 800353e:	4003      	ands	r3, r0
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	9b01      	ldr	r3, [sp, #4]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8003544:	4b06      	ldr	r3, [pc, #24]	; (8003560 <HAL_I2CEx_EnableFastModePlus+0x58>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	4314      	orrs	r4, r2
 800354a:	601c      	str	r4, [r3, #0]
}
 800354c:	bd13      	pop	{r0, r1, r4, pc}
 800354e:	46c0      	nop			; (mov r8, r8)
 8003550:	aaaa0000 	.word	0xaaaa0000
 8003554:	aaaa0200 	.word	0xaaaa0200
 8003558:	0800630b 	.word	0x0800630b
 800355c:	40021000 	.word	0x40021000
 8003560:	40010000 	.word	0x40010000

08003564 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003564:	b570      	push	{r4, r5, r6, lr}
 8003566:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
  {
    return HAL_ERROR;
 8003568:	2001      	movs	r0, #1
  if(hiwdg == NULL)
 800356a:	2c00      	cmp	r4, #0
 800356c:	d032      	beq.n	80035d4 <HAL_IWDG_Init+0x70>
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 800356e:	4b1f      	ldr	r3, [pc, #124]	; (80035ec <HAL_IWDG_Init+0x88>)
 8003570:	6822      	ldr	r2, [r4, #0]
 8003572:	429a      	cmp	r2, r3
 8003574:	d003      	beq.n	800357e <HAL_IWDG_Init+0x1a>
 8003576:	21b5      	movs	r1, #181	; 0xb5
 8003578:	481d      	ldr	r0, [pc, #116]	; (80035f0 <HAL_IWDG_Init+0x8c>)
 800357a:	f7fe fb40 	bl	8001bfe <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 800357e:	6863      	ldr	r3, [r4, #4]
 8003580:	2b06      	cmp	r3, #6
 8003582:	d903      	bls.n	800358c <HAL_IWDG_Init+0x28>
 8003584:	21b6      	movs	r1, #182	; 0xb6
 8003586:	481a      	ldr	r0, [pc, #104]	; (80035f0 <HAL_IWDG_Init+0x8c>)
 8003588:	f7fe fb39 	bl	8001bfe <assert_failed>
 800358c:	4d19      	ldr	r5, [pc, #100]	; (80035f4 <HAL_IWDG_Init+0x90>)
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800358e:	68a3      	ldr	r3, [r4, #8]
 8003590:	42ab      	cmp	r3, r5
 8003592:	d903      	bls.n	800359c <HAL_IWDG_Init+0x38>
 8003594:	21b7      	movs	r1, #183	; 0xb7
 8003596:	4816      	ldr	r0, [pc, #88]	; (80035f0 <HAL_IWDG_Init+0x8c>)
 8003598:	f7fe fb31 	bl	8001bfe <assert_failed>
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 800359c:	68e3      	ldr	r3, [r4, #12]
 800359e:	42ab      	cmp	r3, r5
 80035a0:	d903      	bls.n	80035aa <HAL_IWDG_Init+0x46>
 80035a2:	21b8      	movs	r1, #184	; 0xb8
 80035a4:	4812      	ldr	r0, [pc, #72]	; (80035f0 <HAL_IWDG_Init+0x8c>)
 80035a6:	f7fe fb2a 	bl	8001bfe <assert_failed>

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 80035aa:	6823      	ldr	r3, [r4, #0]
 80035ac:	4a12      	ldr	r2, [pc, #72]	; (80035f8 <HAL_IWDG_Init+0x94>)
 80035ae:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80035b0:	4a12      	ldr	r2, [pc, #72]	; (80035fc <HAL_IWDG_Init+0x98>)
 80035b2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80035b4:	6862      	ldr	r2, [r4, #4]
 80035b6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80035b8:	68a2      	ldr	r2, [r4, #8]
 80035ba:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80035bc:	f7fe fff8 	bl	80025b0 <HAL_GetTick>
 80035c0:	0005      	movs	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	68d8      	ldr	r0, [r3, #12]
 80035c6:	2800      	cmp	r0, #0
 80035c8:	d105      	bne.n	80035d6 <HAL_IWDG_Init+0x72>
    }
  }

  /* If window parameter is different than current value, modify window 
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 80035ca:	6919      	ldr	r1, [r3, #16]
 80035cc:	68e2      	ldr	r2, [r4, #12]
 80035ce:	4291      	cmp	r1, r2
 80035d0:	d008      	beq.n	80035e4 <HAL_IWDG_Init+0x80>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing 
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80035d2:	611a      	str	r2, [r3, #16]
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 80035d4:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 80035d6:	f7fe ffeb 	bl	80025b0 <HAL_GetTick>
 80035da:	1b40      	subs	r0, r0, r5
 80035dc:	2827      	cmp	r0, #39	; 0x27
 80035de:	d9f0      	bls.n	80035c2 <HAL_IWDG_Init+0x5e>
      return HAL_TIMEOUT;
 80035e0:	2003      	movs	r0, #3
 80035e2:	e7f7      	b.n	80035d4 <HAL_IWDG_Init+0x70>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80035e4:	4a06      	ldr	r2, [pc, #24]	; (8003600 <HAL_IWDG_Init+0x9c>)
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	e7f4      	b.n	80035d4 <HAL_IWDG_Init+0x70>
 80035ea:	46c0      	nop			; (mov r8, r8)
 80035ec:	40003000 	.word	0x40003000
 80035f0:	08006346 	.word	0x08006346
 80035f4:	00000fff 	.word	0x00000fff
 80035f8:	0000cccc 	.word	0x0000cccc
 80035fc:	00005555 	.word	0x00005555
 8003600:	0000aaaa 	.word	0x0000aaaa

08003604 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003604:	6803      	ldr	r3, [r0, #0]
 8003606:	4a02      	ldr	r2, [pc, #8]	; (8003610 <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 8003608:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800360a:	601a      	str	r2, [r3, #0]
}
 800360c:	4770      	bx	lr
 800360e:	46c0      	nop			; (mov r8, r8)
 8003610:	0000aaaa 	.word	0x0000aaaa

08003614 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003616:	0004      	movs	r4, r0
 8003618:	b085      	sub	sp, #20
   uint32_t tickstart = 0U;
  
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
 800361a:	2800      	cmp	r0, #0
 800361c:	d104      	bne.n	8003628 <HAL_RCC_OscConfig+0x14>
 800361e:	2189      	movs	r1, #137	; 0x89
 8003620:	48b8      	ldr	r0, [pc, #736]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 8003622:	0049      	lsls	r1, r1, #1
 8003624:	f7fe faeb 	bl	8001bfe <assert_failed>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d006      	beq.n	800363c <HAL_RCC_OscConfig+0x28>
 800362e:	06db      	lsls	r3, r3, #27
 8003630:	d104      	bne.n	800363c <HAL_RCC_OscConfig+0x28>
 8003632:	2114      	movs	r1, #20
 8003634:	48b3      	ldr	r0, [pc, #716]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 8003636:	31ff      	adds	r1, #255	; 0xff
 8003638:	f7fe fae1 	bl	8001bfe <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800363c:	6823      	ldr	r3, [r4, #0]
 800363e:	07db      	lsls	r3, r3, #31
 8003640:	d448      	bmi.n	80036d4 <HAL_RCC_OscConfig+0xc0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003642:	6823      	ldr	r3, [r4, #0]
 8003644:	079b      	lsls	r3, r3, #30
 8003646:	d500      	bpl.n	800364a <HAL_RCC_OscConfig+0x36>
 8003648:	e0a5      	b.n	8003796 <HAL_RCC_OscConfig+0x182>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800364a:	6823      	ldr	r3, [r4, #0]
 800364c:	071b      	lsls	r3, r3, #28
 800364e:	d500      	bpl.n	8003652 <HAL_RCC_OscConfig+0x3e>
 8003650:	e0f0      	b.n	8003834 <HAL_RCC_OscConfig+0x220>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003652:	6823      	ldr	r3, [r4, #0]
 8003654:	075b      	lsls	r3, r3, #29
 8003656:	d500      	bpl.n	800365a <HAL_RCC_OscConfig+0x46>
 8003658:	e11b      	b.n	8003892 <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800365a:	6823      	ldr	r3, [r4, #0]
 800365c:	06db      	lsls	r3, r3, #27
 800365e:	d52b      	bpl.n	80036b8 <HAL_RCC_OscConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
 8003660:	6963      	ldr	r3, [r4, #20]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d906      	bls.n	8003674 <HAL_RCC_OscConfig+0x60>
 8003666:	3305      	adds	r3, #5
 8003668:	d004      	beq.n	8003674 <HAL_RCC_OscConfig+0x60>
 800366a:	2180      	movs	r1, #128	; 0x80
 800366c:	48a5      	ldr	r0, [pc, #660]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 800366e:	0089      	lsls	r1, r1, #2
 8003670:	f7fe fac5 	bl	8001bfe <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));
 8003674:	69a3      	ldr	r3, [r4, #24]
 8003676:	2b1f      	cmp	r3, #31
 8003678:	d903      	bls.n	8003682 <HAL_RCC_OscConfig+0x6e>
 800367a:	49a3      	ldr	r1, [pc, #652]	; (8003908 <HAL_RCC_OscConfig+0x2f4>)
 800367c:	48a1      	ldr	r0, [pc, #644]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 800367e:	f7fe fabe 	bl	8001bfe <assert_failed>

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003682:	6962      	ldr	r2, [r4, #20]
 8003684:	4da1      	ldr	r5, [pc, #644]	; (800390c <HAL_RCC_OscConfig+0x2f8>)
 8003686:	2304      	movs	r3, #4
 8003688:	2a01      	cmp	r2, #1
 800368a:	d000      	beq.n	800368e <HAL_RCC_OscConfig+0x7a>
 800368c:	e18d      	b.n	80039aa <HAL_RCC_OscConfig+0x396>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800368e:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003690:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003692:	430b      	orrs	r3, r1
 8003694:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8003696:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003698:	431a      	orrs	r2, r3
 800369a:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800369c:	f7fe ff88 	bl	80025b0 <HAL_GetTick>
 80036a0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80036a2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80036a4:	4233      	tst	r3, r6
 80036a6:	d100      	bne.n	80036aa <HAL_RCC_OscConfig+0x96>
 80036a8:	e178      	b.n	800399c <HAL_RCC_OscConfig+0x388>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80036aa:	21f8      	movs	r1, #248	; 0xf8
 80036ac:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80036ae:	69a3      	ldr	r3, [r4, #24]
 80036b0:	438a      	bics	r2, r1
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	4313      	orrs	r3, r2
 80036b6:	636b      	str	r3, [r5, #52]	; 0x34
  }
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80036b8:	6a23      	ldr	r3, [r4, #32]
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d904      	bls.n	80036c8 <HAL_RCC_OscConfig+0xb4>
 80036be:	219d      	movs	r1, #157	; 0x9d
 80036c0:	4890      	ldr	r0, [pc, #576]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 80036c2:	0089      	lsls	r1, r1, #2
 80036c4:	f7fe fa9b 	bl	8001bfe <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036c8:	6a22      	ldr	r2, [r4, #32]
 80036ca:	2a00      	cmp	r2, #0
 80036cc:	d000      	beq.n	80036d0 <HAL_RCC_OscConfig+0xbc>
 80036ce:	e187      	b.n	80039e0 <HAL_RCC_OscConfig+0x3cc>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80036d0:	2000      	movs	r0, #0
 80036d2:	e01d      	b.n	8003710 <HAL_RCC_OscConfig+0xfc>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80036d4:	6863      	ldr	r3, [r4, #4]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d906      	bls.n	80036e8 <HAL_RCC_OscConfig+0xd4>
 80036da:	2b05      	cmp	r3, #5
 80036dc:	d004      	beq.n	80036e8 <HAL_RCC_OscConfig+0xd4>
 80036de:	211a      	movs	r1, #26
 80036e0:	4888      	ldr	r0, [pc, #544]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 80036e2:	31ff      	adds	r1, #255	; 0xff
 80036e4:	f7fe fa8b 	bl	8001bfe <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80036e8:	210c      	movs	r1, #12
 80036ea:	4d88      	ldr	r5, [pc, #544]	; (800390c <HAL_RCC_OscConfig+0x2f8>)
 80036ec:	686a      	ldr	r2, [r5, #4]
 80036ee:	400a      	ands	r2, r1
 80036f0:	2a04      	cmp	r2, #4
 80036f2:	d006      	beq.n	8003702 <HAL_RCC_OscConfig+0xee>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036f4:	686b      	ldr	r3, [r5, #4]
 80036f6:	400b      	ands	r3, r1
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	d10b      	bne.n	8003714 <HAL_RCC_OscConfig+0x100>
 80036fc:	686b      	ldr	r3, [r5, #4]
 80036fe:	03db      	lsls	r3, r3, #15
 8003700:	d508      	bpl.n	8003714 <HAL_RCC_OscConfig+0x100>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003702:	682b      	ldr	r3, [r5, #0]
 8003704:	039b      	lsls	r3, r3, #14
 8003706:	d59c      	bpl.n	8003642 <HAL_RCC_OscConfig+0x2e>
 8003708:	6863      	ldr	r3, [r4, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d199      	bne.n	8003642 <HAL_RCC_OscConfig+0x2e>
        return HAL_ERROR;
 800370e:	2001      	movs	r0, #1
}
 8003710:	b005      	add	sp, #20
 8003712:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003714:	6863      	ldr	r3, [r4, #4]
 8003716:	2b01      	cmp	r3, #1
 8003718:	d114      	bne.n	8003744 <HAL_RCC_OscConfig+0x130>
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	682a      	ldr	r2, [r5, #0]
 800371e:	025b      	lsls	r3, r3, #9
 8003720:	4313      	orrs	r3, r2
 8003722:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003724:	f7fe ff44 	bl	80025b0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003728:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800372a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372c:	02b6      	lsls	r6, r6, #10
 800372e:	682b      	ldr	r3, [r5, #0]
 8003730:	4233      	tst	r3, r6
 8003732:	d000      	beq.n	8003736 <HAL_RCC_OscConfig+0x122>
 8003734:	e785      	b.n	8003642 <HAL_RCC_OscConfig+0x2e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003736:	f7fe ff3b 	bl	80025b0 <HAL_GetTick>
 800373a:	1bc0      	subs	r0, r0, r7
 800373c:	2864      	cmp	r0, #100	; 0x64
 800373e:	d9f6      	bls.n	800372e <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 8003740:	2003      	movs	r0, #3
 8003742:	e7e5      	b.n	8003710 <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003744:	2b00      	cmp	r3, #0
 8003746:	d116      	bne.n	8003776 <HAL_RCC_OscConfig+0x162>
 8003748:	682b      	ldr	r3, [r5, #0]
 800374a:	4a71      	ldr	r2, [pc, #452]	; (8003910 <HAL_RCC_OscConfig+0x2fc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800374c:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800374e:	4013      	ands	r3, r2
 8003750:	602b      	str	r3, [r5, #0]
 8003752:	682b      	ldr	r3, [r5, #0]
 8003754:	4a6f      	ldr	r2, [pc, #444]	; (8003914 <HAL_RCC_OscConfig+0x300>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003756:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003758:	4013      	ands	r3, r2
 800375a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800375c:	f7fe ff28 	bl	80025b0 <HAL_GetTick>
 8003760:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003762:	682b      	ldr	r3, [r5, #0]
 8003764:	4233      	tst	r3, r6
 8003766:	d100      	bne.n	800376a <HAL_RCC_OscConfig+0x156>
 8003768:	e76b      	b.n	8003642 <HAL_RCC_OscConfig+0x2e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800376a:	f7fe ff21 	bl	80025b0 <HAL_GetTick>
 800376e:	1bc0      	subs	r0, r0, r7
 8003770:	2864      	cmp	r0, #100	; 0x64
 8003772:	d9f6      	bls.n	8003762 <HAL_RCC_OscConfig+0x14e>
 8003774:	e7e4      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003776:	2b05      	cmp	r3, #5
 8003778:	d105      	bne.n	8003786 <HAL_RCC_OscConfig+0x172>
 800377a:	2380      	movs	r3, #128	; 0x80
 800377c:	682a      	ldr	r2, [r5, #0]
 800377e:	02db      	lsls	r3, r3, #11
 8003780:	4313      	orrs	r3, r2
 8003782:	602b      	str	r3, [r5, #0]
 8003784:	e7c9      	b.n	800371a <HAL_RCC_OscConfig+0x106>
 8003786:	682b      	ldr	r3, [r5, #0]
 8003788:	4a61      	ldr	r2, [pc, #388]	; (8003910 <HAL_RCC_OscConfig+0x2fc>)
 800378a:	4013      	ands	r3, r2
 800378c:	602b      	str	r3, [r5, #0]
 800378e:	682b      	ldr	r3, [r5, #0]
 8003790:	4a60      	ldr	r2, [pc, #384]	; (8003914 <HAL_RCC_OscConfig+0x300>)
 8003792:	4013      	ands	r3, r2
 8003794:	e7c5      	b.n	8003722 <HAL_RCC_OscConfig+0x10e>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003796:	68e3      	ldr	r3, [r4, #12]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d904      	bls.n	80037a6 <HAL_RCC_OscConfig+0x192>
 800379c:	214e      	movs	r1, #78	; 0x4e
 800379e:	4859      	ldr	r0, [pc, #356]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 80037a0:	31ff      	adds	r1, #255	; 0xff
 80037a2:	f7fe fa2c 	bl	8001bfe <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80037a6:	6923      	ldr	r3, [r4, #16]
 80037a8:	2b1f      	cmp	r3, #31
 80037aa:	d904      	bls.n	80037b6 <HAL_RCC_OscConfig+0x1a2>
 80037ac:	21a7      	movs	r1, #167	; 0xa7
 80037ae:	4855      	ldr	r0, [pc, #340]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 80037b0:	0049      	lsls	r1, r1, #1
 80037b2:	f7fe fa24 	bl	8001bfe <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80037b6:	220c      	movs	r2, #12
 80037b8:	4d54      	ldr	r5, [pc, #336]	; (800390c <HAL_RCC_OscConfig+0x2f8>)
 80037ba:	686b      	ldr	r3, [r5, #4]
 80037bc:	4213      	tst	r3, r2
 80037be:	d006      	beq.n	80037ce <HAL_RCC_OscConfig+0x1ba>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80037c0:	686b      	ldr	r3, [r5, #4]
 80037c2:	4013      	ands	r3, r2
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d110      	bne.n	80037ea <HAL_RCC_OscConfig+0x1d6>
 80037c8:	686b      	ldr	r3, [r5, #4]
 80037ca:	03db      	lsls	r3, r3, #15
 80037cc:	d40d      	bmi.n	80037ea <HAL_RCC_OscConfig+0x1d6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ce:	682b      	ldr	r3, [r5, #0]
 80037d0:	079b      	lsls	r3, r3, #30
 80037d2:	d502      	bpl.n	80037da <HAL_RCC_OscConfig+0x1c6>
 80037d4:	68e3      	ldr	r3, [r4, #12]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d199      	bne.n	800370e <HAL_RCC_OscConfig+0xfa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037da:	21f8      	movs	r1, #248	; 0xf8
 80037dc:	682a      	ldr	r2, [r5, #0]
 80037de:	6923      	ldr	r3, [r4, #16]
 80037e0:	438a      	bics	r2, r1
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	4313      	orrs	r3, r2
 80037e6:	602b      	str	r3, [r5, #0]
 80037e8:	e72f      	b.n	800364a <HAL_RCC_OscConfig+0x36>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037ea:	68e2      	ldr	r2, [r4, #12]
 80037ec:	2301      	movs	r3, #1
 80037ee:	2a00      	cmp	r2, #0
 80037f0:	d00f      	beq.n	8003812 <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_ENABLE();
 80037f2:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037f4:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 80037f6:	4313      	orrs	r3, r2
 80037f8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80037fa:	f7fe fed9 	bl	80025b0 <HAL_GetTick>
 80037fe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003800:	682b      	ldr	r3, [r5, #0]
 8003802:	4233      	tst	r3, r6
 8003804:	d1e9      	bne.n	80037da <HAL_RCC_OscConfig+0x1c6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003806:	f7fe fed3 	bl	80025b0 <HAL_GetTick>
 800380a:	1bc0      	subs	r0, r0, r7
 800380c:	2802      	cmp	r0, #2
 800380e:	d9f7      	bls.n	8003800 <HAL_RCC_OscConfig+0x1ec>
 8003810:	e796      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 8003812:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003814:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8003816:	439a      	bics	r2, r3
 8003818:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 800381a:	f7fe fec9 	bl	80025b0 <HAL_GetTick>
 800381e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003820:	682b      	ldr	r3, [r5, #0]
 8003822:	4233      	tst	r3, r6
 8003824:	d100      	bne.n	8003828 <HAL_RCC_OscConfig+0x214>
 8003826:	e710      	b.n	800364a <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003828:	f7fe fec2 	bl	80025b0 <HAL_GetTick>
 800382c:	1bc0      	subs	r0, r0, r7
 800382e:	2802      	cmp	r0, #2
 8003830:	d9f6      	bls.n	8003820 <HAL_RCC_OscConfig+0x20c>
 8003832:	e785      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003834:	69e3      	ldr	r3, [r4, #28]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d904      	bls.n	8003844 <HAL_RCC_OscConfig+0x230>
 800383a:	21c7      	movs	r1, #199	; 0xc7
 800383c:	4831      	ldr	r0, [pc, #196]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 800383e:	0049      	lsls	r1, r1, #1
 8003840:	f7fe f9dd 	bl	8001bfe <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003844:	69e2      	ldr	r2, [r4, #28]
 8003846:	2301      	movs	r3, #1
 8003848:	4d30      	ldr	r5, [pc, #192]	; (800390c <HAL_RCC_OscConfig+0x2f8>)
 800384a:	2a00      	cmp	r2, #0
 800384c:	d010      	beq.n	8003870 <HAL_RCC_OscConfig+0x25c>
      __HAL_RCC_LSI_ENABLE();
 800384e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003850:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8003852:	4313      	orrs	r3, r2
 8003854:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8003856:	f7fe feab 	bl	80025b0 <HAL_GetTick>
 800385a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800385c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800385e:	4233      	tst	r3, r6
 8003860:	d000      	beq.n	8003864 <HAL_RCC_OscConfig+0x250>
 8003862:	e6f6      	b.n	8003652 <HAL_RCC_OscConfig+0x3e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003864:	f7fe fea4 	bl	80025b0 <HAL_GetTick>
 8003868:	1bc0      	subs	r0, r0, r7
 800386a:	2802      	cmp	r0, #2
 800386c:	d9f6      	bls.n	800385c <HAL_RCC_OscConfig+0x248>
 800386e:	e767      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_LSI_DISABLE();
 8003870:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003872:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8003874:	439a      	bics	r2, r3
 8003876:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8003878:	f7fe fe9a 	bl	80025b0 <HAL_GetTick>
 800387c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800387e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003880:	4233      	tst	r3, r6
 8003882:	d100      	bne.n	8003886 <HAL_RCC_OscConfig+0x272>
 8003884:	e6e5      	b.n	8003652 <HAL_RCC_OscConfig+0x3e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003886:	f7fe fe93 	bl	80025b0 <HAL_GetTick>
 800388a:	1bc0      	subs	r0, r0, r7
 800388c:	2802      	cmp	r0, #2
 800388e:	d9f6      	bls.n	800387e <HAL_RCC_OscConfig+0x26a>
 8003890:	e756      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003892:	68a3      	ldr	r3, [r4, #8]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d906      	bls.n	80038a6 <HAL_RCC_OscConfig+0x292>
 8003898:	2b05      	cmp	r3, #5
 800389a:	d004      	beq.n	80038a6 <HAL_RCC_OscConfig+0x292>
 800389c:	21dd      	movs	r1, #221	; 0xdd
 800389e:	4819      	ldr	r0, [pc, #100]	; (8003904 <HAL_RCC_OscConfig+0x2f0>)
 80038a0:	0049      	lsls	r1, r1, #1
 80038a2:	f7fe f9ac 	bl	8001bfe <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038a6:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80038a8:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038aa:	4d18      	ldr	r5, [pc, #96]	; (800390c <HAL_RCC_OscConfig+0x2f8>)
 80038ac:	0552      	lsls	r2, r2, #21
 80038ae:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80038b0:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038b2:	4213      	tst	r3, r2
 80038b4:	d108      	bne.n	80038c8 <HAL_RCC_OscConfig+0x2b4>
      __HAL_RCC_PWR_CLK_ENABLE();
 80038b6:	69eb      	ldr	r3, [r5, #28]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	61eb      	str	r3, [r5, #28]
 80038bc:	69eb      	ldr	r3, [r5, #28]
 80038be:	4013      	ands	r3, r2
 80038c0:	9303      	str	r3, [sp, #12]
 80038c2:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80038c4:	2301      	movs	r3, #1
 80038c6:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c8:	2780      	movs	r7, #128	; 0x80
 80038ca:	4e13      	ldr	r6, [pc, #76]	; (8003918 <HAL_RCC_OscConfig+0x304>)
 80038cc:	007f      	lsls	r7, r7, #1
 80038ce:	6833      	ldr	r3, [r6, #0]
 80038d0:	423b      	tst	r3, r7
 80038d2:	d006      	beq.n	80038e2 <HAL_RCC_OscConfig+0x2ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038d4:	68a3      	ldr	r3, [r4, #8]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d120      	bne.n	800391c <HAL_RCC_OscConfig+0x308>
 80038da:	6a2a      	ldr	r2, [r5, #32]
 80038dc:	4313      	orrs	r3, r2
 80038de:	622b      	str	r3, [r5, #32]
 80038e0:	e03d      	b.n	800395e <HAL_RCC_OscConfig+0x34a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038e2:	6833      	ldr	r3, [r6, #0]
 80038e4:	433b      	orrs	r3, r7
 80038e6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80038e8:	f7fe fe62 	bl	80025b0 <HAL_GetTick>
 80038ec:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ee:	6833      	ldr	r3, [r6, #0]
 80038f0:	423b      	tst	r3, r7
 80038f2:	d1ef      	bne.n	80038d4 <HAL_RCC_OscConfig+0x2c0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f4:	f7fe fe5c 	bl	80025b0 <HAL_GetTick>
 80038f8:	9b01      	ldr	r3, [sp, #4]
 80038fa:	1ac0      	subs	r0, r0, r3
 80038fc:	2864      	cmp	r0, #100	; 0x64
 80038fe:	d9f6      	bls.n	80038ee <HAL_RCC_OscConfig+0x2da>
 8003900:	e71e      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
 8003902:	46c0      	nop			; (mov r8, r8)
 8003904:	0800637f 	.word	0x0800637f
 8003908:	00000201 	.word	0x00000201
 800390c:	40021000 	.word	0x40021000
 8003910:	fffeffff 	.word	0xfffeffff
 8003914:	fffbffff 	.word	0xfffbffff
 8003918:	40007000 	.word	0x40007000
 800391c:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800391e:	2b00      	cmp	r3, #0
 8003920:	d114      	bne.n	800394c <HAL_RCC_OscConfig+0x338>
 8003922:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003924:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003926:	4393      	bics	r3, r2
 8003928:	622b      	str	r3, [r5, #32]
 800392a:	6a2b      	ldr	r3, [r5, #32]
 800392c:	3203      	adds	r2, #3
 800392e:	4393      	bics	r3, r2
 8003930:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8003932:	f7fe fe3d 	bl	80025b0 <HAL_GetTick>
 8003936:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003938:	6a2b      	ldr	r3, [r5, #32]
 800393a:	423b      	tst	r3, r7
 800393c:	d025      	beq.n	800398a <HAL_RCC_OscConfig+0x376>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800393e:	f7fe fe37 	bl	80025b0 <HAL_GetTick>
 8003942:	4b64      	ldr	r3, [pc, #400]	; (8003ad4 <HAL_RCC_OscConfig+0x4c0>)
 8003944:	1b80      	subs	r0, r0, r6
 8003946:	4298      	cmp	r0, r3
 8003948:	d9f6      	bls.n	8003938 <HAL_RCC_OscConfig+0x324>
 800394a:	e6f9      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800394c:	2b05      	cmp	r3, #5
 800394e:	d10b      	bne.n	8003968 <HAL_RCC_OscConfig+0x354>
 8003950:	6a29      	ldr	r1, [r5, #32]
 8003952:	3b01      	subs	r3, #1
 8003954:	430b      	orrs	r3, r1
 8003956:	622b      	str	r3, [r5, #32]
 8003958:	6a2b      	ldr	r3, [r5, #32]
 800395a:	431a      	orrs	r2, r3
 800395c:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 800395e:	f7fe fe27 	bl	80025b0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003962:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8003964:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003966:	e00d      	b.n	8003984 <HAL_RCC_OscConfig+0x370>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003968:	6a2b      	ldr	r3, [r5, #32]
 800396a:	4393      	bics	r3, r2
 800396c:	2204      	movs	r2, #4
 800396e:	622b      	str	r3, [r5, #32]
 8003970:	6a2b      	ldr	r3, [r5, #32]
 8003972:	4393      	bics	r3, r2
 8003974:	e7b3      	b.n	80038de <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003976:	f7fe fe1b 	bl	80025b0 <HAL_GetTick>
 800397a:	4b56      	ldr	r3, [pc, #344]	; (8003ad4 <HAL_RCC_OscConfig+0x4c0>)
 800397c:	1b80      	subs	r0, r0, r6
 800397e:	4298      	cmp	r0, r3
 8003980:	d900      	bls.n	8003984 <HAL_RCC_OscConfig+0x370>
 8003982:	e6dd      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003984:	6a2b      	ldr	r3, [r5, #32]
 8003986:	423b      	tst	r3, r7
 8003988:	d0f5      	beq.n	8003976 <HAL_RCC_OscConfig+0x362>
    if(pwrclkchanged == SET)
 800398a:	9b00      	ldr	r3, [sp, #0]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d000      	beq.n	8003992 <HAL_RCC_OscConfig+0x37e>
 8003990:	e663      	b.n	800365a <HAL_RCC_OscConfig+0x46>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003992:	69eb      	ldr	r3, [r5, #28]
 8003994:	4a50      	ldr	r2, [pc, #320]	; (8003ad8 <HAL_RCC_OscConfig+0x4c4>)
 8003996:	4013      	ands	r3, r2
 8003998:	61eb      	str	r3, [r5, #28]
 800399a:	e65e      	b.n	800365a <HAL_RCC_OscConfig+0x46>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800399c:	f7fe fe08 	bl	80025b0 <HAL_GetTick>
 80039a0:	1bc0      	subs	r0, r0, r7
 80039a2:	2802      	cmp	r0, #2
 80039a4:	d800      	bhi.n	80039a8 <HAL_RCC_OscConfig+0x394>
 80039a6:	e67c      	b.n	80036a2 <HAL_RCC_OscConfig+0x8e>
 80039a8:	e6ca      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80039aa:	3205      	adds	r2, #5
 80039ac:	d103      	bne.n	80039b6 <HAL_RCC_OscConfig+0x3a2>
      __HAL_RCC_HSI14ADC_ENABLE();
 80039ae:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80039b0:	439a      	bics	r2, r3
 80039b2:	636a      	str	r2, [r5, #52]	; 0x34
 80039b4:	e679      	b.n	80036aa <HAL_RCC_OscConfig+0x96>
      __HAL_RCC_HSI14ADC_DISABLE();
 80039b6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80039b8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80039ba:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80039bc:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80039be:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80039c0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80039c2:	4393      	bics	r3, r2
 80039c4:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80039c6:	f7fe fdf3 	bl	80025b0 <HAL_GetTick>
 80039ca:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80039cc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80039ce:	4233      	tst	r3, r6
 80039d0:	d100      	bne.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
 80039d2:	e671      	b.n	80036b8 <HAL_RCC_OscConfig+0xa4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80039d4:	f7fe fdec 	bl	80025b0 <HAL_GetTick>
 80039d8:	1bc0      	subs	r0, r0, r7
 80039da:	2802      	cmp	r0, #2
 80039dc:	d9f6      	bls.n	80039cc <HAL_RCC_OscConfig+0x3b8>
 80039de:	e6af      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039e0:	210c      	movs	r1, #12
 80039e2:	4d3e      	ldr	r5, [pc, #248]	; (8003adc <HAL_RCC_OscConfig+0x4c8>)
      return HAL_ERROR;
 80039e4:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039e6:	686b      	ldr	r3, [r5, #4]
 80039e8:	400b      	ands	r3, r1
 80039ea:	2b08      	cmp	r3, #8
 80039ec:	d100      	bne.n	80039f0 <HAL_RCC_OscConfig+0x3dc>
 80039ee:	e68f      	b.n	8003710 <HAL_RCC_OscConfig+0xfc>
 80039f0:	4e3b      	ldr	r6, [pc, #236]	; (8003ae0 <HAL_RCC_OscConfig+0x4cc>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039f2:	2a02      	cmp	r2, #2
 80039f4:	d15b      	bne.n	8003aae <HAL_RCC_OscConfig+0x49a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80039f6:	4b3b      	ldr	r3, [pc, #236]	; (8003ae4 <HAL_RCC_OscConfig+0x4d0>)
 80039f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039fa:	421a      	tst	r2, r3
 80039fc:	d003      	beq.n	8003a06 <HAL_RCC_OscConfig+0x3f2>
 80039fe:	493a      	ldr	r1, [pc, #232]	; (8003ae8 <HAL_RCC_OscConfig+0x4d4>)
 8003a00:	483a      	ldr	r0, [pc, #232]	; (8003aec <HAL_RCC_OscConfig+0x4d8>)
 8003a02:	f7fe f8fc 	bl	8001bfe <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8003a06:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003a08:	4939      	ldr	r1, [pc, #228]	; (8003af0 <HAL_RCC_OscConfig+0x4dc>)
 8003a0a:	4b3a      	ldr	r3, [pc, #232]	; (8003af4 <HAL_RCC_OscConfig+0x4e0>)
 8003a0c:	4011      	ands	r1, r2
 8003a0e:	4013      	ands	r3, r2
 8003a10:	d013      	beq.n	8003a3a <HAL_RCC_OscConfig+0x426>
 8003a12:	2080      	movs	r0, #128	; 0x80
 8003a14:	0340      	lsls	r0, r0, #13
 8003a16:	4283      	cmp	r3, r0
 8003a18:	d00f      	beq.n	8003a3a <HAL_RCC_OscConfig+0x426>
 8003a1a:	2080      	movs	r0, #128	; 0x80
 8003a1c:	0380      	lsls	r0, r0, #14
 8003a1e:	4283      	cmp	r3, r0
 8003a20:	d00b      	beq.n	8003a3a <HAL_RCC_OscConfig+0x426>
 8003a22:	23c0      	movs	r3, #192	; 0xc0
 8003a24:	039b      	lsls	r3, r3, #14
 8003a26:	4299      	cmp	r1, r3
 8003a28:	d007      	beq.n	8003a3a <HAL_RCC_OscConfig+0x426>
 8003a2a:	23e0      	movs	r3, #224	; 0xe0
 8003a2c:	039b      	lsls	r3, r3, #14
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d003      	beq.n	8003a3a <HAL_RCC_OscConfig+0x426>
 8003a32:	4931      	ldr	r1, [pc, #196]	; (8003af8 <HAL_RCC_OscConfig+0x4e4>)
 8003a34:	482d      	ldr	r0, [pc, #180]	; (8003aec <HAL_RCC_OscConfig+0x4d8>)
 8003a36:	f7fe f8e2 	bl	8001bfe <assert_failed>
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 8003a3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003a3c:	2b0f      	cmp	r3, #15
 8003a3e:	d903      	bls.n	8003a48 <HAL_RCC_OscConfig+0x434>
 8003a40:	492e      	ldr	r1, [pc, #184]	; (8003afc <HAL_RCC_OscConfig+0x4e8>)
 8003a42:	482a      	ldr	r0, [pc, #168]	; (8003aec <HAL_RCC_OscConfig+0x4d8>)
 8003a44:	f7fe f8db 	bl	8001bfe <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8003a48:	682b      	ldr	r3, [r5, #0]
 8003a4a:	401e      	ands	r6, r3
 8003a4c:	602e      	str	r6, [r5, #0]
        tickstart = HAL_GetTick();
 8003a4e:	f7fe fdaf 	bl	80025b0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a52:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8003a54:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a56:	04b6      	lsls	r6, r6, #18
 8003a58:	682b      	ldr	r3, [r5, #0]
 8003a5a:	4233      	tst	r3, r6
 8003a5c:	d121      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a5e:	220f      	movs	r2, #15
 8003a60:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003a62:	4393      	bics	r3, r2
 8003a64:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a66:	4313      	orrs	r3, r2
 8003a68:	62eb      	str	r3, [r5, #44]	; 0x2c
 8003a6a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003a6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003a6e:	686a      	ldr	r2, [r5, #4]
 8003a70:	430b      	orrs	r3, r1
 8003a72:	4923      	ldr	r1, [pc, #140]	; (8003b00 <HAL_RCC_OscConfig+0x4ec>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a74:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a76:	400a      	ands	r2, r1
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003a7c:	2380      	movs	r3, #128	; 0x80
 8003a7e:	682a      	ldr	r2, [r5, #0]
 8003a80:	045b      	lsls	r3, r3, #17
 8003a82:	4313      	orrs	r3, r2
 8003a84:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003a86:	f7fe fd93 	bl	80025b0 <HAL_GetTick>
 8003a8a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a8c:	04a4      	lsls	r4, r4, #18
 8003a8e:	682b      	ldr	r3, [r5, #0]
 8003a90:	4223      	tst	r3, r4
 8003a92:	d000      	beq.n	8003a96 <HAL_RCC_OscConfig+0x482>
 8003a94:	e61c      	b.n	80036d0 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a96:	f7fe fd8b 	bl	80025b0 <HAL_GetTick>
 8003a9a:	1b80      	subs	r0, r0, r6
 8003a9c:	2802      	cmp	r0, #2
 8003a9e:	d9f6      	bls.n	8003a8e <HAL_RCC_OscConfig+0x47a>
 8003aa0:	e64e      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aa2:	f7fe fd85 	bl	80025b0 <HAL_GetTick>
 8003aa6:	1bc0      	subs	r0, r0, r7
 8003aa8:	2802      	cmp	r0, #2
 8003aaa:	d9d5      	bls.n	8003a58 <HAL_RCC_OscConfig+0x444>
 8003aac:	e648      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_PLL_DISABLE();
 8003aae:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ab0:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003ab2:	401e      	ands	r6, r3
 8003ab4:	602e      	str	r6, [r5, #0]
        tickstart = HAL_GetTick();
 8003ab6:	f7fe fd7b 	bl	80025b0 <HAL_GetTick>
 8003aba:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abc:	04a4      	lsls	r4, r4, #18
 8003abe:	682b      	ldr	r3, [r5, #0]
 8003ac0:	4223      	tst	r3, r4
 8003ac2:	d100      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x4b2>
 8003ac4:	e604      	b.n	80036d0 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ac6:	f7fe fd73 	bl	80025b0 <HAL_GetTick>
 8003aca:	1b80      	subs	r0, r0, r6
 8003acc:	2802      	cmp	r0, #2
 8003ace:	d9f6      	bls.n	8003abe <HAL_RCC_OscConfig+0x4aa>
 8003ad0:	e636      	b.n	8003740 <HAL_RCC_OscConfig+0x12c>
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	00001388 	.word	0x00001388
 8003ad8:	efffffff 	.word	0xefffffff
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	feffffff 	.word	0xfeffffff
 8003ae4:	fffeffff 	.word	0xfffeffff
 8003ae8:	0000027d 	.word	0x0000027d
 8003aec:	0800637f 	.word	0x0800637f
 8003af0:	fffbffff 	.word	0xfffbffff
 8003af4:	fff3ffff 	.word	0xfff3ffff
 8003af8:	0000027e 	.word	0x0000027e
 8003afc:	0000027f 	.word	0x0000027f
 8003b00:	ffc2ffff 	.word	0xffc2ffff

08003b04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b04:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003b06:	4c14      	ldr	r4, [pc, #80]	; (8003b58 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8003b08:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003b0a:	2210      	movs	r2, #16
 8003b0c:	0021      	movs	r1, r4
 8003b0e:	4668      	mov	r0, sp
 8003b10:	f001 fe6c 	bl	80057ec <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003b14:	0021      	movs	r1, r4
 8003b16:	ad04      	add	r5, sp, #16
 8003b18:	2210      	movs	r2, #16
 8003b1a:	3110      	adds	r1, #16
 8003b1c:	0028      	movs	r0, r5
 8003b1e:	f001 fe65 	bl	80057ec <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b22:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8003b24:	4e0d      	ldr	r6, [pc, #52]	; (8003b5c <HAL_RCC_GetSysClockFreq+0x58>)
 8003b26:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003b28:	401a      	ands	r2, r3
 8003b2a:	2a08      	cmp	r2, #8
 8003b2c:	d111      	bne.n	8003b52 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003b2e:	200f      	movs	r0, #15
 8003b30:	466a      	mov	r2, sp
 8003b32:	0c99      	lsrs	r1, r3, #18
 8003b34:	4001      	ands	r1, r0
 8003b36:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003b38:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8003b3a:	4002      	ands	r2, r0
 8003b3c:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b3e:	03db      	lsls	r3, r3, #15
 8003b40:	d505      	bpl.n	8003b4e <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8003b42:	4807      	ldr	r0, [pc, #28]	; (8003b60 <HAL_RCC_GetSysClockFreq+0x5c>)
 8003b44:	f7fc faea 	bl	800011c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8003b48:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003b4a:	b008      	add	sp, #32
 8003b4c:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8003b4e:	4805      	ldr	r0, [pc, #20]	; (8003b64 <HAL_RCC_GetSysClockFreq+0x60>)
 8003b50:	e7fa      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8003b52:	4803      	ldr	r0, [pc, #12]	; (8003b60 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8003b54:	e7f9      	b.n	8003b4a <HAL_RCC_GetSysClockFreq+0x46>
 8003b56:	46c0      	nop			; (mov r8, r8)
 8003b58:	080060a4 	.word	0x080060a4
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	007a1200 	.word	0x007a1200
 8003b64:	003d0900 	.word	0x003d0900

08003b68 <HAL_RCC_ClockConfig>:
{
 8003b68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b6a:	0004      	movs	r4, r0
 8003b6c:	000f      	movs	r7, r1
  assert_param(RCC_ClkInitStruct != NULL);
 8003b6e:	2800      	cmp	r0, #0
 8003b70:	d103      	bne.n	8003b7a <HAL_RCC_ClockConfig+0x12>
 8003b72:	4968      	ldr	r1, [pc, #416]	; (8003d14 <HAL_RCC_ClockConfig+0x1ac>)
 8003b74:	4868      	ldr	r0, [pc, #416]	; (8003d18 <HAL_RCC_ClockConfig+0x1b0>)
 8003b76:	f7fe f842 	bl	8001bfe <assert_failed>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003b7a:	6823      	ldr	r3, [r4, #0]
 8003b7c:	075b      	lsls	r3, r3, #29
 8003b7e:	d103      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x20>
 8003b80:	4966      	ldr	r1, [pc, #408]	; (8003d1c <HAL_RCC_ClockConfig+0x1b4>)
 8003b82:	4865      	ldr	r0, [pc, #404]	; (8003d18 <HAL_RCC_ClockConfig+0x1b0>)
 8003b84:	f7fe f83b 	bl	8001bfe <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003b88:	2f01      	cmp	r7, #1
 8003b8a:	d904      	bls.n	8003b96 <HAL_RCC_ClockConfig+0x2e>
 8003b8c:	21b7      	movs	r1, #183	; 0xb7
 8003b8e:	4862      	ldr	r0, [pc, #392]	; (8003d18 <HAL_RCC_ClockConfig+0x1b0>)
 8003b90:	0089      	lsls	r1, r1, #2
 8003b92:	f7fe f834 	bl	8001bfe <assert_failed>
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003b96:	2201      	movs	r2, #1
 8003b98:	4d61      	ldr	r5, [pc, #388]	; (8003d20 <HAL_RCC_ClockConfig+0x1b8>)
 8003b9a:	682b      	ldr	r3, [r5, #0]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	429f      	cmp	r7, r3
 8003ba0:	d81f      	bhi.n	8003be2 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	079b      	lsls	r3, r3, #30
 8003ba6:	d426      	bmi.n	8003bf6 <HAL_RCC_ClockConfig+0x8e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba8:	6823      	ldr	r3, [r4, #0]
 8003baa:	07db      	lsls	r3, r3, #31
 8003bac:	d445      	bmi.n	8003c3a <HAL_RCC_ClockConfig+0xd2>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003bae:	2301      	movs	r3, #1
 8003bb0:	682a      	ldr	r2, [r5, #0]
 8003bb2:	401a      	ands	r2, r3
 8003bb4:	4297      	cmp	r7, r2
 8003bb6:	d200      	bcs.n	8003bba <HAL_RCC_ClockConfig+0x52>
 8003bb8:	e08a      	b.n	8003cd0 <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bba:	6823      	ldr	r3, [r4, #0]
 8003bbc:	4d59      	ldr	r5, [pc, #356]	; (8003d24 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbe:	075b      	lsls	r3, r3, #29
 8003bc0:	d500      	bpl.n	8003bc4 <HAL_RCC_ClockConfig+0x5c>
 8003bc2:	e08d      	b.n	8003ce0 <HAL_RCC_ClockConfig+0x178>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003bc4:	f7ff ff9e 	bl	8003b04 <HAL_RCC_GetSysClockFreq>
 8003bc8:	686b      	ldr	r3, [r5, #4]
 8003bca:	4a57      	ldr	r2, [pc, #348]	; (8003d28 <HAL_RCC_ClockConfig+0x1c0>)
 8003bcc:	061b      	lsls	r3, r3, #24
 8003bce:	0f1b      	lsrs	r3, r3, #28
 8003bd0:	5cd3      	ldrb	r3, [r2, r3]
 8003bd2:	40d8      	lsrs	r0, r3
 8003bd4:	4b55      	ldr	r3, [pc, #340]	; (8003d2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bd6:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003bd8:	2000      	movs	r0, #0
 8003bda:	f7fe fcbf 	bl	800255c <HAL_InitTick>
  return HAL_OK;
 8003bde:	2000      	movs	r0, #0
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x8c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be2:	682b      	ldr	r3, [r5, #0]
 8003be4:	4393      	bics	r3, r2
 8003be6:	433b      	orrs	r3, r7
 8003be8:	602b      	str	r3, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003bea:	682b      	ldr	r3, [r5, #0]
 8003bec:	4013      	ands	r3, r2
 8003bee:	429f      	cmp	r7, r3
 8003bf0:	d0d7      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x3a>
      return HAL_ERROR;
 8003bf2:	2001      	movs	r0, #1
}
 8003bf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003bf6:	68a3      	ldr	r3, [r4, #8]
 8003bf8:	2280      	movs	r2, #128	; 0x80
 8003bfa:	0019      	movs	r1, r3
 8003bfc:	4391      	bics	r1, r2
 8003bfe:	d014      	beq.n	8003c2a <HAL_RCC_ClockConfig+0xc2>
 8003c00:	2220      	movs	r2, #32
 8003c02:	0019      	movs	r1, r3
 8003c04:	4391      	bics	r1, r2
 8003c06:	2990      	cmp	r1, #144	; 0x90
 8003c08:	d00f      	beq.n	8003c2a <HAL_RCC_ClockConfig+0xc2>
 8003c0a:	2240      	movs	r2, #64	; 0x40
 8003c0c:	0019      	movs	r1, r3
 8003c0e:	4391      	bics	r1, r2
 8003c10:	29a0      	cmp	r1, #160	; 0xa0
 8003c12:	d00a      	beq.n	8003c2a <HAL_RCC_ClockConfig+0xc2>
 8003c14:	2210      	movs	r2, #16
 8003c16:	0019      	movs	r1, r3
 8003c18:	4391      	bics	r1, r2
 8003c1a:	29c0      	cmp	r1, #192	; 0xc0
 8003c1c:	d005      	beq.n	8003c2a <HAL_RCC_ClockConfig+0xc2>
 8003c1e:	2bf0      	cmp	r3, #240	; 0xf0
 8003c20:	d003      	beq.n	8003c2a <HAL_RCC_ClockConfig+0xc2>
 8003c22:	4943      	ldr	r1, [pc, #268]	; (8003d30 <HAL_RCC_ClockConfig+0x1c8>)
 8003c24:	483c      	ldr	r0, [pc, #240]	; (8003d18 <HAL_RCC_ClockConfig+0x1b0>)
 8003c26:	f7fd ffea 	bl	8001bfe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c2a:	21f0      	movs	r1, #240	; 0xf0
 8003c2c:	4a3d      	ldr	r2, [pc, #244]	; (8003d24 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2e:	6853      	ldr	r3, [r2, #4]
 8003c30:	438b      	bics	r3, r1
 8003c32:	68a1      	ldr	r1, [r4, #8]
 8003c34:	430b      	orrs	r3, r1
 8003c36:	6053      	str	r3, [r2, #4]
 8003c38:	e7b6      	b.n	8003ba8 <HAL_RCC_ClockConfig+0x40>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003c3a:	6863      	ldr	r3, [r4, #4]
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d903      	bls.n	8003c48 <HAL_RCC_ClockConfig+0xe0>
 8003c40:	493c      	ldr	r1, [pc, #240]	; (8003d34 <HAL_RCC_ClockConfig+0x1cc>)
 8003c42:	4835      	ldr	r0, [pc, #212]	; (8003d18 <HAL_RCC_ClockConfig+0x1b0>)
 8003c44:	f7fd ffdb 	bl	8001bfe <assert_failed>
 8003c48:	4e36      	ldr	r6, [pc, #216]	; (8003d24 <HAL_RCC_ClockConfig+0x1bc>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4a:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4c:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4e:	2a01      	cmp	r2, #1
 8003c50:	d11a      	bne.n	8003c88 <HAL_RCC_ClockConfig+0x120>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c52:	039b      	lsls	r3, r3, #14
 8003c54:	d5cd      	bpl.n	8003bf2 <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c56:	2103      	movs	r1, #3
 8003c58:	6873      	ldr	r3, [r6, #4]
 8003c5a:	438b      	bics	r3, r1
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003c60:	f7fe fca6 	bl	80025b0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c64:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8003c66:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d115      	bne.n	8003c98 <HAL_RCC_ClockConfig+0x130>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c6c:	220c      	movs	r2, #12
 8003c6e:	6873      	ldr	r3, [r6, #4]
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b04      	cmp	r3, #4
 8003c74:	d09b      	beq.n	8003bae <HAL_RCC_ClockConfig+0x46>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c76:	f7fe fc9b 	bl	80025b0 <HAL_GetTick>
 8003c7a:	9b01      	ldr	r3, [sp, #4]
 8003c7c:	1ac0      	subs	r0, r0, r3
 8003c7e:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <HAL_RCC_ClockConfig+0x1d0>)
 8003c80:	4298      	cmp	r0, r3
 8003c82:	d9f3      	bls.n	8003c6c <HAL_RCC_ClockConfig+0x104>
          return HAL_TIMEOUT;
 8003c84:	2003      	movs	r0, #3
 8003c86:	e7b5      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x8c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c88:	2a02      	cmp	r2, #2
 8003c8a:	d102      	bne.n	8003c92 <HAL_RCC_ClockConfig+0x12a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c8c:	019b      	lsls	r3, r3, #6
 8003c8e:	d4e2      	bmi.n	8003c56 <HAL_RCC_ClockConfig+0xee>
 8003c90:	e7af      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x8a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c92:	079b      	lsls	r3, r3, #30
 8003c94:	d4df      	bmi.n	8003c56 <HAL_RCC_ClockConfig+0xee>
 8003c96:	e7ac      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x8a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d013      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x15c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c9c:	220c      	movs	r2, #12
 8003c9e:	6873      	ldr	r3, [r6, #4]
 8003ca0:	4213      	tst	r3, r2
 8003ca2:	d100      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0x13e>
 8003ca4:	e783      	b.n	8003bae <HAL_RCC_ClockConfig+0x46>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ca6:	f7fe fc83 	bl	80025b0 <HAL_GetTick>
 8003caa:	9b01      	ldr	r3, [sp, #4]
 8003cac:	1ac0      	subs	r0, r0, r3
 8003cae:	4b22      	ldr	r3, [pc, #136]	; (8003d38 <HAL_RCC_ClockConfig+0x1d0>)
 8003cb0:	4298      	cmp	r0, r3
 8003cb2:	d9f3      	bls.n	8003c9c <HAL_RCC_ClockConfig+0x134>
 8003cb4:	e7e6      	b.n	8003c84 <HAL_RCC_ClockConfig+0x11c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb6:	f7fe fc7b 	bl	80025b0 <HAL_GetTick>
 8003cba:	9b01      	ldr	r3, [sp, #4]
 8003cbc:	1ac0      	subs	r0, r0, r3
 8003cbe:	4b1e      	ldr	r3, [pc, #120]	; (8003d38 <HAL_RCC_ClockConfig+0x1d0>)
 8003cc0:	4298      	cmp	r0, r3
 8003cc2:	d8df      	bhi.n	8003c84 <HAL_RCC_ClockConfig+0x11c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cc4:	220c      	movs	r2, #12
 8003cc6:	6873      	ldr	r3, [r6, #4]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b08      	cmp	r3, #8
 8003ccc:	d1f3      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0x14e>
 8003cce:	e76e      	b.n	8003bae <HAL_RCC_ClockConfig+0x46>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd0:	682a      	ldr	r2, [r5, #0]
 8003cd2:	439a      	bics	r2, r3
 8003cd4:	602a      	str	r2, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003cd6:	682a      	ldr	r2, [r5, #0]
 8003cd8:	421a      	tst	r2, r3
 8003cda:	d000      	beq.n	8003cde <HAL_RCC_ClockConfig+0x176>
 8003cdc:	e789      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x8a>
 8003cde:	e76c      	b.n	8003bba <HAL_RCC_ClockConfig+0x52>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003ce0:	68e3      	ldr	r3, [r4, #12]
 8003ce2:	4a16      	ldr	r2, [pc, #88]	; (8003d3c <HAL_RCC_ClockConfig+0x1d4>)
 8003ce4:	4213      	tst	r3, r2
 8003ce6:	d00d      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x19c>
 8003ce8:	21a0      	movs	r1, #160	; 0xa0
 8003cea:	4a15      	ldr	r2, [pc, #84]	; (8003d40 <HAL_RCC_ClockConfig+0x1d8>)
 8003cec:	00c9      	lsls	r1, r1, #3
 8003cee:	401a      	ands	r2, r3
 8003cf0:	428a      	cmp	r2, r1
 8003cf2:	d007      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x19c>
 8003cf4:	22c0      	movs	r2, #192	; 0xc0
 8003cf6:	00d2      	lsls	r2, r2, #3
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d003      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x19c>
 8003cfc:	4911      	ldr	r1, [pc, #68]	; (8003d44 <HAL_RCC_ClockConfig+0x1dc>)
 8003cfe:	4806      	ldr	r0, [pc, #24]	; (8003d18 <HAL_RCC_ClockConfig+0x1b0>)
 8003d00:	f7fd ff7d 	bl	8001bfe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003d04:	686b      	ldr	r3, [r5, #4]
 8003d06:	4a10      	ldr	r2, [pc, #64]	; (8003d48 <HAL_RCC_ClockConfig+0x1e0>)
 8003d08:	4013      	ands	r3, r2
 8003d0a:	68e2      	ldr	r2, [r4, #12]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	606b      	str	r3, [r5, #4]
 8003d10:	e758      	b.n	8003bc4 <HAL_RCC_ClockConfig+0x5c>
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	000002da 	.word	0x000002da
 8003d18:	0800637f 	.word	0x0800637f
 8003d1c:	000002db 	.word	0x000002db
 8003d20:	40022000 	.word	0x40022000
 8003d24:	40021000 	.word	0x40021000
 8003d28:	080061d7 	.word	0x080061d7
 8003d2c:	20000224 	.word	0x20000224
 8003d30:	000002f3 	.word	0x000002f3
 8003d34:	000002fa 	.word	0x000002fa
 8003d38:	00001388 	.word	0x00001388
 8003d3c:	fffffbff 	.word	0xfffffbff
 8003d40:	fffffdff 	.word	0xfffffdff
 8003d44:	00000363 	.word	0x00000363
 8003d48:	fffff8ff 	.word	0xfffff8ff

08003d4c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8003d4c:	4b01      	ldr	r3, [pc, #4]	; (8003d54 <HAL_RCC_GetHCLKFreq+0x8>)
 8003d4e:	6818      	ldr	r0, [r3, #0]
}
 8003d50:	4770      	bx	lr
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	20000224 	.word	0x20000224

08003d58 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003d58:	4b04      	ldr	r3, [pc, #16]	; (8003d6c <HAL_RCC_GetPCLK1Freq+0x14>)
 8003d5a:	4a05      	ldr	r2, [pc, #20]	; (8003d70 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	055b      	lsls	r3, r3, #21
 8003d60:	0f5b      	lsrs	r3, r3, #29
 8003d62:	5cd3      	ldrb	r3, [r2, r3]
 8003d64:	4a03      	ldr	r2, [pc, #12]	; (8003d74 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003d66:	6810      	ldr	r0, [r2, #0]
 8003d68:	40d8      	lsrs	r0, r3
}    
 8003d6a:	4770      	bx	lr
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	080061e7 	.word	0x080061e7
 8003d74:	20000224 	.word	0x20000224

08003d78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d78:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  uint32_t temp_reg = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003d7a:	4b4c      	ldr	r3, [pc, #304]	; (8003eac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d7c:	6802      	ldr	r2, [r0, #0]
{
 8003d7e:	b085      	sub	sp, #20
 8003d80:	0005      	movs	r5, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d903      	bls.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x16>
 8003d86:	217e      	movs	r1, #126	; 0x7e
 8003d88:	4849      	ldr	r0, [pc, #292]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8003d8a:	f7fd ff38 	bl	8001bfe <assert_failed>
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d8e:	682b      	ldr	r3, [r5, #0]
 8003d90:	03db      	lsls	r3, r3, #15
 8003d92:	d530      	bpl.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8003d94:	686b      	ldr	r3, [r5, #4]
 8003d96:	4a47      	ldr	r2, [pc, #284]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d98:	4213      	tst	r3, r2
 8003d9a:	d003      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8003d9c:	2184      	movs	r1, #132	; 0x84
 8003d9e:	4844      	ldr	r0, [pc, #272]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8003da0:	f7fd ff2d 	bl	8001bfe <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003da4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003da6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003da8:	4c43      	ldr	r4, [pc, #268]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003daa:	0552      	lsls	r2, r2, #21
 8003dac:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003dae:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db0:	4213      	tst	r3, r2
 8003db2:	d108      	bne.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003db4:	69e3      	ldr	r3, [r4, #28]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	61e3      	str	r3, [r4, #28]
 8003dba:	69e3      	ldr	r3, [r4, #28]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	9303      	str	r3, [sp, #12]
 8003dc0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc6:	2780      	movs	r7, #128	; 0x80
 8003dc8:	4e3c      	ldr	r6, [pc, #240]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003dca:	007f      	lsls	r7, r7, #1
 8003dcc:	6833      	ldr	r3, [r6, #0]
 8003dce:	423b      	tst	r3, r7
 8003dd0:	d038      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003dd2:	22c0      	movs	r2, #192	; 0xc0
 8003dd4:	6a23      	ldr	r3, [r4, #32]
 8003dd6:	0092      	lsls	r2, r2, #2
 8003dd8:	4013      	ands	r3, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dda:	d145      	bne.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xf0>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ddc:	6a23      	ldr	r3, [r4, #32]
 8003dde:	4a35      	ldr	r2, [pc, #212]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	686a      	ldr	r2, [r5, #4]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003de8:	9b00      	ldr	r3, [sp, #0]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d103      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dee:	69e3      	ldr	r3, [r4, #28]
 8003df0:	4a33      	ldr	r2, [pc, #204]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003df2:	4013      	ands	r3, r2
 8003df4:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003df6:	682b      	ldr	r3, [r5, #0]
 8003df8:	07db      	lsls	r3, r3, #31
 8003dfa:	d50d      	bpl.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8003dfc:	68ab      	ldr	r3, [r5, #8]
 8003dfe:	2b03      	cmp	r3, #3
 8003e00:	d903      	bls.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x92>
 8003e02:	21cb      	movs	r1, #203	; 0xcb
 8003e04:	482a      	ldr	r0, [pc, #168]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8003e06:	f7fd fefa 	bl	8001bfe <assert_failed>
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e0a:	2103      	movs	r1, #3
 8003e0c:	4a2a      	ldr	r2, [pc, #168]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003e0e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003e10:	438b      	bics	r3, r1
 8003e12:	68a9      	ldr	r1, [r5, #8]
 8003e14:	430b      	orrs	r3, r1
 8003e16:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e18:	682b      	ldr	r3, [r5, #0]
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003e1a:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e1c:	069b      	lsls	r3, r3, #26
 8003e1e:	d521      	bpl.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xec>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8003e20:	2310      	movs	r3, #16
 8003e22:	68ea      	ldr	r2, [r5, #12]
 8003e24:	439a      	bics	r2, r3
 8003e26:	4282      	cmp	r2, r0
 8003e28:	d003      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xba>
 8003e2a:	21ef      	movs	r1, #239	; 0xef
 8003e2c:	4820      	ldr	r0, [pc, #128]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8003e2e:	f7fd fee6 	bl	8001bfe <assert_failed>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e32:	2110      	movs	r1, #16
 8003e34:	4a20      	ldr	r2, [pc, #128]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
  return HAL_OK;
 8003e36:	2000      	movs	r0, #0
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e38:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003e3a:	438b      	bics	r3, r1
 8003e3c:	68e9      	ldr	r1, [r5, #12]
 8003e3e:	430b      	orrs	r3, r1
 8003e40:	6313      	str	r3, [r2, #48]	; 0x30
 8003e42:	e00f      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xec>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e44:	6833      	ldr	r3, [r6, #0]
 8003e46:	433b      	orrs	r3, r7
 8003e48:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003e4a:	f7fe fbb1 	bl	80025b0 <HAL_GetTick>
 8003e4e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e50:	6833      	ldr	r3, [r6, #0]
 8003e52:	423b      	tst	r3, r7
 8003e54:	d1bd      	bne.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e56:	f7fe fbab 	bl	80025b0 <HAL_GetTick>
 8003e5a:	9b01      	ldr	r3, [sp, #4]
 8003e5c:	1ac0      	subs	r0, r0, r3
 8003e5e:	2864      	cmp	r0, #100	; 0x64
 8003e60:	d9f6      	bls.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xd8>
          return HAL_TIMEOUT;
 8003e62:	2003      	movs	r0, #3
}
 8003e64:	b005      	add	sp, #20
 8003e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e68:	6869      	ldr	r1, [r5, #4]
 8003e6a:	400a      	ands	r2, r1
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d0b5      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x64>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e70:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e72:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e74:	6a20      	ldr	r0, [r4, #32]
 8003e76:	025b      	lsls	r3, r3, #9
 8003e78:	4303      	orrs	r3, r0
 8003e7a:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e7c:	6a23      	ldr	r3, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e7e:	490d      	ldr	r1, [pc, #52]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e80:	4810      	ldr	r0, [pc, #64]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e82:	4011      	ands	r1, r2
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e84:	4003      	ands	r3, r0
 8003e86:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8003e88:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e8a:	07d3      	lsls	r3, r2, #31
 8003e8c:	d5a6      	bpl.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x64>
        tickstart = HAL_GetTick();
 8003e8e:	f7fe fb8f 	bl	80025b0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e92:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8003e94:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e96:	6a23      	ldr	r3, [r4, #32]
 8003e98:	423b      	tst	r3, r7
 8003e9a:	d19f      	bne.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x64>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9c:	f7fe fb88 	bl	80025b0 <HAL_GetTick>
 8003ea0:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003ea2:	1b80      	subs	r0, r0, r6
 8003ea4:	4298      	cmp	r0, r3
 8003ea6:	d9f6      	bls.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8003ea8:	e7db      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8003eaa:	46c0      	nop			; (mov r8, r8)
 8003eac:	00010021 	.word	0x00010021
 8003eb0:	080063b7 	.word	0x080063b7
 8003eb4:	fffffcff 	.word	0xfffffcff
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	40007000 	.word	0x40007000
 8003ec0:	efffffff 	.word	0xefffffff
 8003ec4:	fffeffff 	.word	0xfffeffff
 8003ec8:	00001388 	.word	0x00001388

08003ecc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ece:	2201      	movs	r2, #1
 8003ed0:	6a03      	ldr	r3, [r0, #32]
{
 8003ed2:	0004      	movs	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ed4:	4393      	bics	r3, r2
 8003ed6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ed8:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eda:	6847      	ldr	r7, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003edc:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ede:	3272      	adds	r2, #114	; 0x72
 8003ee0:	4393      	bics	r3, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ee2:	680a      	ldr	r2, [r1, #0]
{
 8003ee4:	000e      	movs	r6, r1
  tmpccmrx |= OC_Config->OCMode;
 8003ee6:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ee8:	2302      	movs	r3, #2
 8003eea:	439d      	bics	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003eec:	688b      	ldr	r3, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8003eee:	9201      	str	r2, [sp, #4]
  tmpccer |= OC_Config->OCPolarity;
 8003ef0:	431d      	orrs	r5, r3

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ef2:	4b1e      	ldr	r3, [pc, #120]	; (8003f6c <TIM_OC1_SetConfig+0xa0>)
 8003ef4:	4298      	cmp	r0, r3
 8003ef6:	d005      	beq.n	8003f04 <TIM_OC1_SetConfig+0x38>
 8003ef8:	4b1d      	ldr	r3, [pc, #116]	; (8003f70 <TIM_OC1_SetConfig+0xa4>)
 8003efa:	4298      	cmp	r0, r3
 8003efc:	d002      	beq.n	8003f04 <TIM_OC1_SetConfig+0x38>
 8003efe:	4b1d      	ldr	r3, [pc, #116]	; (8003f74 <TIM_OC1_SetConfig+0xa8>)
 8003f00:	4298      	cmp	r0, r3
 8003f02:	d12c      	bne.n	8003f5e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8003f04:	2308      	movs	r3, #8
 8003f06:	68f2      	ldr	r2, [r6, #12]
 8003f08:	439a      	bics	r2, r3
 8003f0a:	d003      	beq.n	8003f14 <TIM_OC1_SetConfig+0x48>
 8003f0c:	491a      	ldr	r1, [pc, #104]	; (8003f78 <TIM_OC1_SetConfig+0xac>)
 8003f0e:	481b      	ldr	r0, [pc, #108]	; (8003f7c <TIM_OC1_SetConfig+0xb0>)
 8003f10:	f7fd fe75 	bl	8001bfe <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f14:	2308      	movs	r3, #8
 8003f16:	439d      	bics	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f18:	68f3      	ldr	r3, [r6, #12]
 8003f1a:	431d      	orrs	r5, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f1c:	2304      	movs	r3, #4
 8003f1e:	439d      	bics	r5, r3
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003f20:	4b12      	ldr	r3, [pc, #72]	; (8003f6c <TIM_OC1_SetConfig+0xa0>)
 8003f22:	429c      	cmp	r4, r3
 8003f24:	d005      	beq.n	8003f32 <TIM_OC1_SetConfig+0x66>
 8003f26:	4b12      	ldr	r3, [pc, #72]	; (8003f70 <TIM_OC1_SetConfig+0xa4>)
 8003f28:	429c      	cmp	r4, r3
 8003f2a:	d002      	beq.n	8003f32 <TIM_OC1_SetConfig+0x66>
 8003f2c:	4b11      	ldr	r3, [pc, #68]	; (8003f74 <TIM_OC1_SetConfig+0xa8>)
 8003f2e:	429c      	cmp	r4, r3
 8003f30:	d115      	bne.n	8003f5e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8003f32:	4b13      	ldr	r3, [pc, #76]	; (8003f80 <TIM_OC1_SetConfig+0xb4>)
 8003f34:	69b2      	ldr	r2, [r6, #24]
 8003f36:	421a      	tst	r2, r3
 8003f38:	d003      	beq.n	8003f42 <TIM_OC1_SetConfig+0x76>
 8003f3a:	4912      	ldr	r1, [pc, #72]	; (8003f84 <TIM_OC1_SetConfig+0xb8>)
 8003f3c:	480f      	ldr	r0, [pc, #60]	; (8003f7c <TIM_OC1_SetConfig+0xb0>)
 8003f3e:	f7fd fe5e 	bl	8001bfe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003f42:	4b11      	ldr	r3, [pc, #68]	; (8003f88 <TIM_OC1_SetConfig+0xbc>)
 8003f44:	6972      	ldr	r2, [r6, #20]
 8003f46:	421a      	tst	r2, r3
 8003f48:	d003      	beq.n	8003f52 <TIM_OC1_SetConfig+0x86>
 8003f4a:	4910      	ldr	r1, [pc, #64]	; (8003f8c <TIM_OC1_SetConfig+0xc0>)
 8003f4c:	480b      	ldr	r0, [pc, #44]	; (8003f7c <TIM_OC1_SetConfig+0xb0>)
 8003f4e:	f7fd fe56 	bl	8001bfe <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f52:	4b0f      	ldr	r3, [pc, #60]	; (8003f90 <TIM_OC1_SetConfig+0xc4>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f54:	69b2      	ldr	r2, [r6, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f56:	401f      	ands	r7, r3
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f58:	6973      	ldr	r3, [r6, #20]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	431f      	orrs	r7, r3
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f5e:	9b01      	ldr	r3, [sp, #4]
  TIMx->CR2 = tmpcr2;
 8003f60:	6067      	str	r7, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003f62:	61a3      	str	r3, [r4, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f64:	6873      	ldr	r3, [r6, #4]
 8003f66:	6363      	str	r3, [r4, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f68:	6225      	str	r5, [r4, #32]
}
 8003f6a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003f6c:	40012c00 	.word	0x40012c00
 8003f70:	40014400 	.word	0x40014400
 8003f74:	40014800 	.word	0x40014800
 8003f78:	00001290 	.word	0x00001290
 8003f7c:	080063f2 	.word	0x080063f2
 8003f80:	fffffdff 	.word	0xfffffdff
 8003f84:	0000129d 	.word	0x0000129d
 8003f88:	fffffeff 	.word	0xfffffeff
 8003f8c:	0000129e 	.word	0x0000129e
 8003f90:	fffffcff 	.word	0xfffffcff

08003f94 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f96:	000f      	movs	r7, r1
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f98:	2173      	movs	r1, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f9a:	6a03      	ldr	r3, [r0, #32]
 8003f9c:	4a25      	ldr	r2, [pc, #148]	; (8004034 <TIM_OC3_SetConfig+0xa0>)
{
 8003f9e:	b085      	sub	sp, #20
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003fa4:	6a04      	ldr	r4, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003fa6:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003fa8:	69c3      	ldr	r3, [r0, #28]
{
 8003faa:	0005      	movs	r5, r0
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fac:	438b      	bics	r3, r1
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fae:	6839      	ldr	r1, [r7, #0]
 8003fb0:	9202      	str	r2, [sp, #8]
 8003fb2:	4319      	orrs	r1, r3
 8003fb4:	9101      	str	r1, [sp, #4]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fb6:	68bb      	ldr	r3, [r7, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003fb8:	491f      	ldr	r1, [pc, #124]	; (8004038 <TIM_OC3_SetConfig+0xa4>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fba:	021b      	lsls	r3, r3, #8
  tmpccer &= ~TIM_CCER_CC3P;
 8003fbc:	400c      	ands	r4, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fbe:	431c      	orrs	r4, r3

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fc0:	4b1e      	ldr	r3, [pc, #120]	; (800403c <TIM_OC3_SetConfig+0xa8>)
 8003fc2:	9103      	str	r1, [sp, #12]
 8003fc4:	4298      	cmp	r0, r3
 8003fc6:	d126      	bne.n	8004016 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8003fc8:	2308      	movs	r3, #8
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	439a      	bics	r2, r3
 8003fce:	d003      	beq.n	8003fd8 <TIM_OC3_SetConfig+0x44>
 8003fd0:	491b      	ldr	r1, [pc, #108]	; (8004040 <TIM_OC3_SetConfig+0xac>)
 8003fd2:	481c      	ldr	r0, [pc, #112]	; (8004044 <TIM_OC3_SetConfig+0xb0>)
 8003fd4:	f7fd fe13 	bl	8001bfe <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fd8:	4b1b      	ldr	r3, [pc, #108]	; (8004048 <TIM_OC3_SetConfig+0xb4>)
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fda:	68fa      	ldr	r2, [r7, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fdc:	4023      	ands	r3, r4
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fde:	0214      	lsls	r4, r2, #8
 8003fe0:	431c      	orrs	r4, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fe2:	4b1a      	ldr	r3, [pc, #104]	; (800404c <TIM_OC3_SetConfig+0xb8>)
 8003fe4:	401c      	ands	r4, r3
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	9a03      	ldr	r2, [sp, #12]
 8003fea:	4213      	tst	r3, r2
 8003fec:	d003      	beq.n	8003ff6 <TIM_OC3_SetConfig+0x62>
 8003fee:	4918      	ldr	r1, [pc, #96]	; (8004050 <TIM_OC3_SetConfig+0xbc>)
 8003ff0:	4814      	ldr	r0, [pc, #80]	; (8004044 <TIM_OC3_SetConfig+0xb0>)
 8003ff2:	f7fd fe04 	bl	8001bfe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	9a02      	ldr	r2, [sp, #8]
 8003ffa:	4213      	tst	r3, r2
 8003ffc:	d003      	beq.n	8004006 <TIM_OC3_SetConfig+0x72>
 8003ffe:	4915      	ldr	r1, [pc, #84]	; (8004054 <TIM_OC3_SetConfig+0xc0>)
 8004000:	4810      	ldr	r0, [pc, #64]	; (8004044 <TIM_OC3_SetConfig+0xb0>)
 8004002:	f7fd fdfc 	bl	8001bfe <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004006:	4b14      	ldr	r3, [pc, #80]	; (8004058 <TIM_OC3_SetConfig+0xc4>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004008:	697a      	ldr	r2, [r7, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800400a:	4033      	ands	r3, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800400c:	69be      	ldr	r6, [r7, #24]
 800400e:	4316      	orrs	r6, r2
 8004010:	0136      	lsls	r6, r6, #4
 8004012:	431e      	orrs	r6, r3
 8004014:	e005      	b.n	8004022 <TIM_OC3_SetConfig+0x8e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004016:	4b11      	ldr	r3, [pc, #68]	; (800405c <TIM_OC3_SetConfig+0xc8>)
 8004018:	4298      	cmp	r0, r3
 800401a:	d0e4      	beq.n	8003fe6 <TIM_OC3_SetConfig+0x52>
 800401c:	4b10      	ldr	r3, [pc, #64]	; (8004060 <TIM_OC3_SetConfig+0xcc>)
 800401e:	429d      	cmp	r5, r3
 8004020:	d0e1      	beq.n	8003fe6 <TIM_OC3_SetConfig+0x52>

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004022:	9b01      	ldr	r3, [sp, #4]
  TIMx->CR2 = tmpcr2;
 8004024:	606e      	str	r6, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004026:	61eb      	str	r3, [r5, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	63eb      	str	r3, [r5, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800402c:	622c      	str	r4, [r5, #32]
}
 800402e:	b005      	add	sp, #20
 8004030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004032:	46c0      	nop			; (mov r8, r8)
 8004034:	fffffeff 	.word	0xfffffeff
 8004038:	fffffdff 	.word	0xfffffdff
 800403c:	40012c00 	.word	0x40012c00
 8004040:	00001325 	.word	0x00001325
 8004044:	080063f2 	.word	0x080063f2
 8004048:	fffff7ff 	.word	0xfffff7ff
 800404c:	fffffbff 	.word	0xfffffbff
 8004050:	00001332 	.word	0x00001332
 8004054:	00001333 	.word	0x00001333
 8004058:	ffffcfff 	.word	0xffffcfff
 800405c:	40014400 	.word	0x40014400
 8004060:	40014800 	.word	0x40014800

08004064 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004064:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004066:	6a03      	ldr	r3, [r0, #32]
 8004068:	4a17      	ldr	r2, [pc, #92]	; (80040c8 <TIM_OC4_SetConfig+0x64>)
{
 800406a:	0004      	movs	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800406c:	4013      	ands	r3, r2
 800406e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004070:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004072:	4a16      	ldr	r2, [pc, #88]	; (80040cc <TIM_OC4_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 8004074:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8004076:	69c7      	ldr	r7, [r0, #28]
{
 8004078:	000e      	movs	r6, r1
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800407a:	4017      	ands	r7, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800407c:	680a      	ldr	r2, [r1, #0]
 800407e:	0212      	lsls	r2, r2, #8
 8004080:	4317      	orrs	r7, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004082:	4a13      	ldr	r2, [pc, #76]	; (80040d0 <TIM_OC4_SetConfig+0x6c>)
 8004084:	4013      	ands	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004086:	688a      	ldr	r2, [r1, #8]
 8004088:	0312      	lsls	r2, r2, #12
 800408a:	431a      	orrs	r2, r3

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800408c:	4b11      	ldr	r3, [pc, #68]	; (80040d4 <TIM_OC4_SetConfig+0x70>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800408e:	9201      	str	r2, [sp, #4]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004090:	4298      	cmp	r0, r3
 8004092:	d005      	beq.n	80040a0 <TIM_OC4_SetConfig+0x3c>
 8004094:	4b10      	ldr	r3, [pc, #64]	; (80040d8 <TIM_OC4_SetConfig+0x74>)
 8004096:	4298      	cmp	r0, r3
 8004098:	d002      	beq.n	80040a0 <TIM_OC4_SetConfig+0x3c>
 800409a:	4b10      	ldr	r3, [pc, #64]	; (80040dc <TIM_OC4_SetConfig+0x78>)
 800409c:	4298      	cmp	r0, r3
 800409e:	d10c      	bne.n	80040ba <TIM_OC4_SetConfig+0x56>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80040a0:	4b0f      	ldr	r3, [pc, #60]	; (80040e0 <TIM_OC4_SetConfig+0x7c>)
 80040a2:	6972      	ldr	r2, [r6, #20]
 80040a4:	421a      	tst	r2, r3
 80040a6:	d003      	beq.n	80040b0 <TIM_OC4_SetConfig+0x4c>
 80040a8:	490e      	ldr	r1, [pc, #56]	; (80040e4 <TIM_OC4_SetConfig+0x80>)
 80040aa:	480f      	ldr	r0, [pc, #60]	; (80040e8 <TIM_OC4_SetConfig+0x84>)
 80040ac:	f7fd fda7 	bl	8001bfe <assert_failed>

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040b0:	4b0e      	ldr	r3, [pc, #56]	; (80040ec <TIM_OC4_SetConfig+0x88>)
 80040b2:	401d      	ands	r5, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040b4:	6973      	ldr	r3, [r6, #20]
 80040b6:	019b      	lsls	r3, r3, #6
 80040b8:	431d      	orrs	r5, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040ba:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 80040bc:	6065      	str	r5, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 80040be:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80040c0:	6423      	str	r3, [r4, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040c2:	9b01      	ldr	r3, [sp, #4]
 80040c4:	6223      	str	r3, [r4, #32]
}
 80040c6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80040c8:	ffffefff 	.word	0xffffefff
 80040cc:	ffff8cff 	.word	0xffff8cff
 80040d0:	ffffdfff 	.word	0xffffdfff
 80040d4:	40012c00 	.word	0x40012c00
 80040d8:	40014400 	.word	0x40014400
 80040dc:	40014800 	.word	0x40014800
 80040e0:	fffffeff 	.word	0xfffffeff
 80040e4:	00001370 	.word	0x00001370
 80040e8:	080063f2 	.word	0x080063f2
 80040ec:	ffffbfff 	.word	0xffffbfff

080040f0 <HAL_TIM_Base_Start>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80040f0:	6803      	ldr	r3, [r0, #0]
 80040f2:	4a11      	ldr	r2, [pc, #68]	; (8004138 <HAL_TIM_Base_Start+0x48>)
{
 80040f4:	b510      	push	{r4, lr}
 80040f6:	0004      	movs	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d010      	beq.n	800411e <HAL_TIM_Base_Start+0x2e>
 80040fc:	4a0f      	ldr	r2, [pc, #60]	; (800413c <HAL_TIM_Base_Start+0x4c>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d00d      	beq.n	800411e <HAL_TIM_Base_Start+0x2e>
 8004102:	4a0f      	ldr	r2, [pc, #60]	; (8004140 <HAL_TIM_Base_Start+0x50>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d00a      	beq.n	800411e <HAL_TIM_Base_Start+0x2e>
 8004108:	4a0e      	ldr	r2, [pc, #56]	; (8004144 <HAL_TIM_Base_Start+0x54>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d007      	beq.n	800411e <HAL_TIM_Base_Start+0x2e>
 800410e:	4a0e      	ldr	r2, [pc, #56]	; (8004148 <HAL_TIM_Base_Start+0x58>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d004      	beq.n	800411e <HAL_TIM_Base_Start+0x2e>
 8004114:	2198      	movs	r1, #152	; 0x98
 8004116:	480d      	ldr	r0, [pc, #52]	; (800414c <HAL_TIM_Base_Start+0x5c>)
 8004118:	0049      	lsls	r1, r1, #1
 800411a:	f7fd fd70 	bl	8001bfe <assert_failed>
  htim->State= HAL_TIM_STATE_BUSY;
 800411e:	0022      	movs	r2, r4
 8004120:	2302      	movs	r3, #2
  __HAL_TIM_ENABLE(htim);
 8004122:	2101      	movs	r1, #1
 8004124:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8004126:	323d      	adds	r2, #61	; 0x3d
 8004128:	7013      	strb	r3, [r2, #0]
  __HAL_TIM_ENABLE(htim);
 800412a:	6803      	ldr	r3, [r0, #0]
 800412c:	430b      	orrs	r3, r1
 800412e:	6003      	str	r3, [r0, #0]
}
 8004130:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8004132:	7011      	strb	r1, [r2, #0]
}
 8004134:	bd10      	pop	{r4, pc}
 8004136:	46c0      	nop			; (mov r8, r8)
 8004138:	40012c00 	.word	0x40012c00
 800413c:	40000400 	.word	0x40000400
 8004140:	40002000 	.word	0x40002000
 8004144:	40014400 	.word	0x40014400
 8004148:	40014800 	.word	0x40014800
 800414c:	080063f2 	.word	0x080063f2

08004150 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004150:	6803      	ldr	r3, [r0, #0]
 8004152:	4a10      	ldr	r2, [pc, #64]	; (8004194 <HAL_TIM_Base_Start_IT+0x44>)
{
 8004154:	b510      	push	{r4, lr}
 8004156:	0004      	movs	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004158:	4293      	cmp	r3, r2
 800415a:	d010      	beq.n	800417e <HAL_TIM_Base_Start_IT+0x2e>
 800415c:	4a0e      	ldr	r2, [pc, #56]	; (8004198 <HAL_TIM_Base_Start_IT+0x48>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00d      	beq.n	800417e <HAL_TIM_Base_Start_IT+0x2e>
 8004162:	4a0e      	ldr	r2, [pc, #56]	; (800419c <HAL_TIM_Base_Start_IT+0x4c>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d00a      	beq.n	800417e <HAL_TIM_Base_Start_IT+0x2e>
 8004168:	4a0d      	ldr	r2, [pc, #52]	; (80041a0 <HAL_TIM_Base_Start_IT+0x50>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d007      	beq.n	800417e <HAL_TIM_Base_Start_IT+0x2e>
 800416e:	4a0d      	ldr	r2, [pc, #52]	; (80041a4 <HAL_TIM_Base_Start_IT+0x54>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d004      	beq.n	800417e <HAL_TIM_Base_Start_IT+0x2e>
 8004174:	21af      	movs	r1, #175	; 0xaf
 8004176:	480c      	ldr	r0, [pc, #48]	; (80041a8 <HAL_TIM_Base_Start_IT+0x58>)
 8004178:	0049      	lsls	r1, r1, #1
 800417a:	f7fd fd40 	bl	8001bfe <assert_failed>
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800417e:	2201      	movs	r2, #1
 8004180:	6823      	ldr	r3, [r4, #0]
}
 8004182:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004184:	68d9      	ldr	r1, [r3, #12]
 8004186:	4311      	orrs	r1, r2
 8004188:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800418a:	6819      	ldr	r1, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	601a      	str	r2, [r3, #0]
}
 8004190:	bd10      	pop	{r4, pc}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	40012c00 	.word	0x40012c00
 8004198:	40000400 	.word	0x40000400
 800419c:	40002000 	.word	0x40002000
 80041a0:	40014400 	.word	0x40014400
 80041a4:	40014800 	.word	0x40014800
 80041a8:	080063f2 	.word	0x080063f2

080041ac <HAL_TIM_OC_MspInit>:
 80041ac:	4770      	bx	lr

080041ae <HAL_TIM_PWM_MspInit>:
 80041ae:	4770      	bx	lr

080041b0 <HAL_TIM_PeriodElapsedCallback>:
 80041b0:	4770      	bx	lr

080041b2 <HAL_TIM_OC_DelayElapsedCallback>:
 80041b2:	4770      	bx	lr

080041b4 <HAL_TIM_IC_CaptureCallback>:
 80041b4:	4770      	bx	lr

080041b6 <HAL_TIM_PWM_PulseFinishedCallback>:
 80041b6:	4770      	bx	lr

080041b8 <HAL_TIM_TriggerCallback>:
 80041b8:	4770      	bx	lr

080041ba <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041ba:	2202      	movs	r2, #2
 80041bc:	6803      	ldr	r3, [r0, #0]
{
 80041be:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041c0:	6919      	ldr	r1, [r3, #16]
{
 80041c2:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041c4:	4211      	tst	r1, r2
 80041c6:	d00e      	beq.n	80041e6 <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80041c8:	68d9      	ldr	r1, [r3, #12]
 80041ca:	4211      	tst	r1, r2
 80041cc:	d00b      	beq.n	80041e6 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80041ce:	3a05      	subs	r2, #5
 80041d0:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041d2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041d4:	3204      	adds	r2, #4
 80041d6:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041d8:	079b      	lsls	r3, r3, #30
 80041da:	d100      	bne.n	80041de <HAL_TIM_IRQHandler+0x24>
 80041dc:	e079      	b.n	80042d2 <HAL_TIM_IRQHandler+0x118>
          HAL_TIM_IC_CaptureCallback(htim);
 80041de:	f7ff ffe9 	bl	80041b4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e2:	2300      	movs	r3, #0
 80041e4:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041e6:	2204      	movs	r2, #4
 80041e8:	6823      	ldr	r3, [r4, #0]
 80041ea:	6919      	ldr	r1, [r3, #16]
 80041ec:	4211      	tst	r1, r2
 80041ee:	d010      	beq.n	8004212 <HAL_TIM_IRQHandler+0x58>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80041f0:	68d9      	ldr	r1, [r3, #12]
 80041f2:	4211      	tst	r1, r2
 80041f4:	d00d      	beq.n	8004212 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041f6:	3a09      	subs	r2, #9
 80041f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041fa:	3207      	adds	r2, #7
 80041fc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041fe:	699a      	ldr	r2, [r3, #24]
 8004200:	23c0      	movs	r3, #192	; 0xc0
 8004202:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004204:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004206:	421a      	tst	r2, r3
 8004208:	d069      	beq.n	80042de <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 800420a:	f7ff ffd3 	bl	80041b4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420e:	2300      	movs	r3, #0
 8004210:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004212:	2208      	movs	r2, #8
 8004214:	6823      	ldr	r3, [r4, #0]
 8004216:	6919      	ldr	r1, [r3, #16]
 8004218:	4211      	tst	r1, r2
 800421a:	d00e      	beq.n	800423a <HAL_TIM_IRQHandler+0x80>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800421c:	68d9      	ldr	r1, [r3, #12]
 800421e:	4211      	tst	r1, r2
 8004220:	d00b      	beq.n	800423a <HAL_TIM_IRQHandler+0x80>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004222:	3a11      	subs	r2, #17
 8004224:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004226:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004228:	320d      	adds	r2, #13
 800422a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800422c:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800422e:	079b      	lsls	r3, r3, #30
 8004230:	d05b      	beq.n	80042ea <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8004232:	f7ff ffbf 	bl	80041b4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004236:	2300      	movs	r3, #0
 8004238:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800423a:	2210      	movs	r2, #16
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	6919      	ldr	r1, [r3, #16]
 8004240:	4211      	tst	r1, r2
 8004242:	d010      	beq.n	8004266 <HAL_TIM_IRQHandler+0xac>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004244:	68d9      	ldr	r1, [r3, #12]
 8004246:	4211      	tst	r1, r2
 8004248:	d00d      	beq.n	8004266 <HAL_TIM_IRQHandler+0xac>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800424a:	3a21      	subs	r2, #33	; 0x21
 800424c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800424e:	3219      	adds	r2, #25
 8004250:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004252:	69da      	ldr	r2, [r3, #28]
 8004254:	23c0      	movs	r3, #192	; 0xc0
 8004256:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004258:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800425a:	421a      	tst	r2, r3
 800425c:	d04b      	beq.n	80042f6 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 800425e:	f7ff ffa9 	bl	80041b4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004262:	2300      	movs	r3, #0
 8004264:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004266:	2201      	movs	r2, #1
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	6919      	ldr	r1, [r3, #16]
 800426c:	4211      	tst	r1, r2
 800426e:	d007      	beq.n	8004280 <HAL_TIM_IRQHandler+0xc6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004270:	68d9      	ldr	r1, [r3, #12]
 8004272:	4211      	tst	r1, r2
 8004274:	d004      	beq.n	8004280 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004276:	3a03      	subs	r2, #3
 8004278:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800427a:	0020      	movs	r0, r4
 800427c:	f7ff ff98 	bl	80041b0 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004280:	2280      	movs	r2, #128	; 0x80
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	6919      	ldr	r1, [r3, #16]
 8004286:	4211      	tst	r1, r2
 8004288:	d008      	beq.n	800429c <HAL_TIM_IRQHandler+0xe2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800428a:	68d9      	ldr	r1, [r3, #12]
 800428c:	4211      	tst	r1, r2
 800428e:	d005      	beq.n	800429c <HAL_TIM_IRQHandler+0xe2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004290:	3a02      	subs	r2, #2
 8004292:	3aff      	subs	r2, #255	; 0xff
 8004294:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004296:	0020      	movs	r0, r4
 8004298:	f000 fe87 	bl	8004faa <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800429c:	2240      	movs	r2, #64	; 0x40
 800429e:	6823      	ldr	r3, [r4, #0]
 80042a0:	6919      	ldr	r1, [r3, #16]
 80042a2:	4211      	tst	r1, r2
 80042a4:	d007      	beq.n	80042b6 <HAL_TIM_IRQHandler+0xfc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80042a6:	68d9      	ldr	r1, [r3, #12]
 80042a8:	4211      	tst	r1, r2
 80042aa:	d004      	beq.n	80042b6 <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042ac:	3a81      	subs	r2, #129	; 0x81
 80042ae:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80042b0:	0020      	movs	r0, r4
 80042b2:	f7ff ff81 	bl	80041b8 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042b6:	2220      	movs	r2, #32
 80042b8:	6823      	ldr	r3, [r4, #0]
 80042ba:	6919      	ldr	r1, [r3, #16]
 80042bc:	4211      	tst	r1, r2
 80042be:	d007      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x116>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80042c0:	68d9      	ldr	r1, [r3, #12]
 80042c2:	4211      	tst	r1, r2
 80042c4:	d004      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042c6:	3a41      	subs	r2, #65	; 0x41
 80042c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80042ca:	0020      	movs	r0, r4
 80042cc:	f000 fe6c 	bl	8004fa8 <HAL_TIMEx_CommutationCallback>
}
 80042d0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d2:	f7ff ff6e 	bl	80041b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d6:	0020      	movs	r0, r4
 80042d8:	f7ff ff6d 	bl	80041b6 <HAL_TIM_PWM_PulseFinishedCallback>
 80042dc:	e781      	b.n	80041e2 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042de:	f7ff ff68 	bl	80041b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042e2:	0020      	movs	r0, r4
 80042e4:	f7ff ff67 	bl	80041b6 <HAL_TIM_PWM_PulseFinishedCallback>
 80042e8:	e791      	b.n	800420e <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ea:	f7ff ff62 	bl	80041b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ee:	0020      	movs	r0, r4
 80042f0:	f7ff ff61 	bl	80041b6 <HAL_TIM_PWM_PulseFinishedCallback>
 80042f4:	e79f      	b.n	8004236 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042f6:	f7ff ff5c 	bl	80041b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042fa:	0020      	movs	r0, r4
 80042fc:	f7ff ff5b 	bl	80041b6 <HAL_TIM_PWM_PulseFinishedCallback>
 8004300:	e7af      	b.n	8004262 <HAL_TIM_IRQHandler+0xa8>
	...

08004304 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004304:	4a19      	ldr	r2, [pc, #100]	; (800436c <TIM_Base_SetConfig+0x68>)
{
 8004306:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8004308:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800430a:	4290      	cmp	r0, r2
 800430c:	d002      	beq.n	8004314 <TIM_Base_SetConfig+0x10>
 800430e:	4c18      	ldr	r4, [pc, #96]	; (8004370 <TIM_Base_SetConfig+0x6c>)
 8004310:	42a0      	cmp	r0, r4
 8004312:	d108      	bne.n	8004326 <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004314:	2470      	movs	r4, #112	; 0x70
 8004316:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8004318:	684c      	ldr	r4, [r1, #4]
 800431a:	4323      	orrs	r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800431c:	4290      	cmp	r0, r2
 800431e:	d00b      	beq.n	8004338 <TIM_Base_SetConfig+0x34>
 8004320:	4c13      	ldr	r4, [pc, #76]	; (8004370 <TIM_Base_SetConfig+0x6c>)
 8004322:	42a0      	cmp	r0, r4
 8004324:	d008      	beq.n	8004338 <TIM_Base_SetConfig+0x34>
 8004326:	4c13      	ldr	r4, [pc, #76]	; (8004374 <TIM_Base_SetConfig+0x70>)
 8004328:	42a0      	cmp	r0, r4
 800432a:	d005      	beq.n	8004338 <TIM_Base_SetConfig+0x34>
 800432c:	4c12      	ldr	r4, [pc, #72]	; (8004378 <TIM_Base_SetConfig+0x74>)
 800432e:	42a0      	cmp	r0, r4
 8004330:	d002      	beq.n	8004338 <TIM_Base_SetConfig+0x34>
 8004332:	4c12      	ldr	r4, [pc, #72]	; (800437c <TIM_Base_SetConfig+0x78>)
 8004334:	42a0      	cmp	r0, r4
 8004336:	d103      	bne.n	8004340 <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004338:	4c11      	ldr	r4, [pc, #68]	; (8004380 <TIM_Base_SetConfig+0x7c>)
 800433a:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800433c:	68cc      	ldr	r4, [r1, #12]
 800433e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004340:	2480      	movs	r4, #128	; 0x80
 8004342:	43a3      	bics	r3, r4
 8004344:	694c      	ldr	r4, [r1, #20]
 8004346:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8004348:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800434a:	688b      	ldr	r3, [r1, #8]
 800434c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800434e:	680b      	ldr	r3, [r1, #0]
 8004350:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004352:	4290      	cmp	r0, r2
 8004354:	d005      	beq.n	8004362 <TIM_Base_SetConfig+0x5e>
 8004356:	4b08      	ldr	r3, [pc, #32]	; (8004378 <TIM_Base_SetConfig+0x74>)
 8004358:	4298      	cmp	r0, r3
 800435a:	d002      	beq.n	8004362 <TIM_Base_SetConfig+0x5e>
 800435c:	4b07      	ldr	r3, [pc, #28]	; (800437c <TIM_Base_SetConfig+0x78>)
 800435e:	4298      	cmp	r0, r3
 8004360:	d101      	bne.n	8004366 <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 8004362:	690b      	ldr	r3, [r1, #16]
 8004364:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004366:	2301      	movs	r3, #1
 8004368:	6143      	str	r3, [r0, #20]
}
 800436a:	bd10      	pop	{r4, pc}
 800436c:	40012c00 	.word	0x40012c00
 8004370:	40000400 	.word	0x40000400
 8004374:	40002000 	.word	0x40002000
 8004378:	40014400 	.word	0x40014400
 800437c:	40014800 	.word	0x40014800
 8004380:	fffffcff 	.word	0xfffffcff

08004384 <HAL_TIM_Base_Init>:
{
 8004384:	b570      	push	{r4, r5, r6, lr}
 8004386:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004388:	2001      	movs	r0, #1
  if(htim == NULL)
 800438a:	2c00      	cmp	r4, #0
 800438c:	d04c      	beq.n	8004428 <HAL_TIM_Base_Init+0xa4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800438e:	6823      	ldr	r3, [r4, #0]
 8004390:	4a26      	ldr	r2, [pc, #152]	; (800442c <HAL_TIM_Base_Init+0xa8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d00f      	beq.n	80043b6 <HAL_TIM_Base_Init+0x32>
 8004396:	4a26      	ldr	r2, [pc, #152]	; (8004430 <HAL_TIM_Base_Init+0xac>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d00c      	beq.n	80043b6 <HAL_TIM_Base_Init+0x32>
 800439c:	4a25      	ldr	r2, [pc, #148]	; (8004434 <HAL_TIM_Base_Init+0xb0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d009      	beq.n	80043b6 <HAL_TIM_Base_Init+0x32>
 80043a2:	4a25      	ldr	r2, [pc, #148]	; (8004438 <HAL_TIM_Base_Init+0xb4>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d006      	beq.n	80043b6 <HAL_TIM_Base_Init+0x32>
 80043a8:	4a24      	ldr	r2, [pc, #144]	; (800443c <HAL_TIM_Base_Init+0xb8>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d003      	beq.n	80043b6 <HAL_TIM_Base_Init+0x32>
 80043ae:	21d4      	movs	r1, #212	; 0xd4
 80043b0:	4823      	ldr	r0, [pc, #140]	; (8004440 <HAL_TIM_Base_Init+0xbc>)
 80043b2:	f7fd fc24 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80043b6:	68a3      	ldr	r3, [r4, #8]
 80043b8:	2210      	movs	r2, #16
 80043ba:	0019      	movs	r1, r3
 80043bc:	4391      	bics	r1, r2
 80043be:	d00a      	beq.n	80043d6 <HAL_TIM_Base_Init+0x52>
 80043c0:	2240      	movs	r2, #64	; 0x40
 80043c2:	0019      	movs	r1, r3
 80043c4:	4391      	bics	r1, r2
 80043c6:	2920      	cmp	r1, #32
 80043c8:	d005      	beq.n	80043d6 <HAL_TIM_Base_Init+0x52>
 80043ca:	2b40      	cmp	r3, #64	; 0x40
 80043cc:	d003      	beq.n	80043d6 <HAL_TIM_Base_Init+0x52>
 80043ce:	21d5      	movs	r1, #213	; 0xd5
 80043d0:	481b      	ldr	r0, [pc, #108]	; (8004440 <HAL_TIM_Base_Init+0xbc>)
 80043d2:	f7fd fc14 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80043d6:	6923      	ldr	r3, [r4, #16]
 80043d8:	4a1a      	ldr	r2, [pc, #104]	; (8004444 <HAL_TIM_Base_Init+0xc0>)
 80043da:	4213      	tst	r3, r2
 80043dc:	d007      	beq.n	80043ee <HAL_TIM_Base_Init+0x6a>
 80043de:	2280      	movs	r2, #128	; 0x80
 80043e0:	0092      	lsls	r2, r2, #2
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d003      	beq.n	80043ee <HAL_TIM_Base_Init+0x6a>
 80043e6:	21d6      	movs	r1, #214	; 0xd6
 80043e8:	4815      	ldr	r0, [pc, #84]	; (8004440 <HAL_TIM_Base_Init+0xbc>)
 80043ea:	f7fd fc08 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80043ee:	2380      	movs	r3, #128	; 0x80
 80043f0:	69a2      	ldr	r2, [r4, #24]
 80043f2:	439a      	bics	r2, r3
 80043f4:	d003      	beq.n	80043fe <HAL_TIM_Base_Init+0x7a>
 80043f6:	21d7      	movs	r1, #215	; 0xd7
 80043f8:	4811      	ldr	r0, [pc, #68]	; (8004440 <HAL_TIM_Base_Init+0xbc>)
 80043fa:	f7fd fc00 	bl	8001bfe <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80043fe:	0025      	movs	r5, r4
 8004400:	353d      	adds	r5, #61	; 0x3d
 8004402:	782b      	ldrb	r3, [r5, #0]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d105      	bne.n	8004416 <HAL_TIM_Base_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 800440a:	0022      	movs	r2, r4
 800440c:	323c      	adds	r2, #60	; 0x3c
 800440e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8004410:	0020      	movs	r0, r4
 8004412:	f7fd fe79 	bl	8002108 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8004416:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004418:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800441a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800441c:	1d21      	adds	r1, r4, #4
 800441e:	f7ff ff71 	bl	8004304 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8004422:	2301      	movs	r3, #1
  return HAL_OK;
 8004424:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8004426:	702b      	strb	r3, [r5, #0]
}
 8004428:	bd70      	pop	{r4, r5, r6, pc}
 800442a:	46c0      	nop			; (mov r8, r8)
 800442c:	40012c00 	.word	0x40012c00
 8004430:	40000400 	.word	0x40000400
 8004434:	40002000 	.word	0x40002000
 8004438:	40014400 	.word	0x40014400
 800443c:	40014800 	.word	0x40014800
 8004440:	080063f2 	.word	0x080063f2
 8004444:	fffffeff 	.word	0xfffffeff

08004448 <HAL_TIM_OC_Init>:
{
 8004448:	b570      	push	{r4, r5, r6, lr}
 800444a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800444c:	2001      	movs	r0, #1
  if(htim == NULL)
 800444e:	2c00      	cmp	r4, #0
 8004450:	d050      	beq.n	80044f4 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004452:	6823      	ldr	r3, [r4, #0]
 8004454:	4a28      	ldr	r2, [pc, #160]	; (80044f8 <HAL_TIM_OC_Init+0xb0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d010      	beq.n	800447c <HAL_TIM_OC_Init+0x34>
 800445a:	4a28      	ldr	r2, [pc, #160]	; (80044fc <HAL_TIM_OC_Init+0xb4>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00d      	beq.n	800447c <HAL_TIM_OC_Init+0x34>
 8004460:	4a27      	ldr	r2, [pc, #156]	; (8004500 <HAL_TIM_OC_Init+0xb8>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00a      	beq.n	800447c <HAL_TIM_OC_Init+0x34>
 8004466:	4a27      	ldr	r2, [pc, #156]	; (8004504 <HAL_TIM_OC_Init+0xbc>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d007      	beq.n	800447c <HAL_TIM_OC_Init+0x34>
 800446c:	4a26      	ldr	r2, [pc, #152]	; (8004508 <HAL_TIM_OC_Init+0xc0>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d004      	beq.n	800447c <HAL_TIM_OC_Init+0x34>
 8004472:	21f5      	movs	r1, #245	; 0xf5
 8004474:	4825      	ldr	r0, [pc, #148]	; (800450c <HAL_TIM_OC_Init+0xc4>)
 8004476:	0049      	lsls	r1, r1, #1
 8004478:	f7fd fbc1 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800447c:	68a3      	ldr	r3, [r4, #8]
 800447e:	2210      	movs	r2, #16
 8004480:	0019      	movs	r1, r3
 8004482:	4391      	bics	r1, r2
 8004484:	d00b      	beq.n	800449e <HAL_TIM_OC_Init+0x56>
 8004486:	2240      	movs	r2, #64	; 0x40
 8004488:	0019      	movs	r1, r3
 800448a:	4391      	bics	r1, r2
 800448c:	2920      	cmp	r1, #32
 800448e:	d006      	beq.n	800449e <HAL_TIM_OC_Init+0x56>
 8004490:	2b40      	cmp	r3, #64	; 0x40
 8004492:	d004      	beq.n	800449e <HAL_TIM_OC_Init+0x56>
 8004494:	21ec      	movs	r1, #236	; 0xec
 8004496:	481d      	ldr	r0, [pc, #116]	; (800450c <HAL_TIM_OC_Init+0xc4>)
 8004498:	31ff      	adds	r1, #255	; 0xff
 800449a:	f7fd fbb0 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800449e:	6923      	ldr	r3, [r4, #16]
 80044a0:	4a1b      	ldr	r2, [pc, #108]	; (8004510 <HAL_TIM_OC_Init+0xc8>)
 80044a2:	4213      	tst	r3, r2
 80044a4:	d008      	beq.n	80044b8 <HAL_TIM_OC_Init+0x70>
 80044a6:	2280      	movs	r2, #128	; 0x80
 80044a8:	0092      	lsls	r2, r2, #2
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d004      	beq.n	80044b8 <HAL_TIM_OC_Init+0x70>
 80044ae:	21f6      	movs	r1, #246	; 0xf6
 80044b0:	4816      	ldr	r0, [pc, #88]	; (800450c <HAL_TIM_OC_Init+0xc4>)
 80044b2:	0049      	lsls	r1, r1, #1
 80044b4:	f7fd fba3 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80044b8:	2380      	movs	r3, #128	; 0x80
 80044ba:	69a2      	ldr	r2, [r4, #24]
 80044bc:	439a      	bics	r2, r3
 80044be:	d004      	beq.n	80044ca <HAL_TIM_OC_Init+0x82>
 80044c0:	21ee      	movs	r1, #238	; 0xee
 80044c2:	4812      	ldr	r0, [pc, #72]	; (800450c <HAL_TIM_OC_Init+0xc4>)
 80044c4:	31ff      	adds	r1, #255	; 0xff
 80044c6:	f7fd fb9a 	bl	8001bfe <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80044ca:	0025      	movs	r5, r4
 80044cc:	353d      	adds	r5, #61	; 0x3d
 80044ce:	782b      	ldrb	r3, [r5, #0]
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d105      	bne.n	80044e2 <HAL_TIM_OC_Init+0x9a>
    htim->Lock = HAL_UNLOCKED;
 80044d6:	0022      	movs	r2, r4
 80044d8:	323c      	adds	r2, #60	; 0x3c
 80044da:	7013      	strb	r3, [r2, #0]
    HAL_TIM_OC_MspInit(htim);
 80044dc:	0020      	movs	r0, r4
 80044de:	f7ff fe65 	bl	80041ac <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80044e2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80044e4:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80044e6:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80044e8:	1d21      	adds	r1, r4, #4
 80044ea:	f7ff ff0b 	bl	8004304 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80044ee:	2301      	movs	r3, #1
  return HAL_OK;
 80044f0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80044f2:	702b      	strb	r3, [r5, #0]
}
 80044f4:	bd70      	pop	{r4, r5, r6, pc}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	40012c00 	.word	0x40012c00
 80044fc:	40000400 	.word	0x40000400
 8004500:	40002000 	.word	0x40002000
 8004504:	40014400 	.word	0x40014400
 8004508:	40014800 	.word	0x40014800
 800450c:	080063f2 	.word	0x080063f2
 8004510:	fffffeff 	.word	0xfffffeff

08004514 <HAL_TIM_PWM_Init>:
{
 8004514:	b570      	push	{r4, r5, r6, lr}
 8004516:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004518:	2001      	movs	r0, #1
  if(htim == NULL)
 800451a:	2c00      	cmp	r4, #0
 800451c:	d04d      	beq.n	80045ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800451e:	6823      	ldr	r3, [r4, #0]
 8004520:	4a26      	ldr	r2, [pc, #152]	; (80045bc <HAL_TIM_PWM_Init+0xa8>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d00f      	beq.n	8004546 <HAL_TIM_PWM_Init+0x32>
 8004526:	4a26      	ldr	r2, [pc, #152]	; (80045c0 <HAL_TIM_PWM_Init+0xac>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d00c      	beq.n	8004546 <HAL_TIM_PWM_Init+0x32>
 800452c:	4a25      	ldr	r2, [pc, #148]	; (80045c4 <HAL_TIM_PWM_Init+0xb0>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d009      	beq.n	8004546 <HAL_TIM_PWM_Init+0x32>
 8004532:	4a25      	ldr	r2, [pc, #148]	; (80045c8 <HAL_TIM_PWM_Init+0xb4>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d006      	beq.n	8004546 <HAL_TIM_PWM_Init+0x32>
 8004538:	4a24      	ldr	r2, [pc, #144]	; (80045cc <HAL_TIM_PWM_Init+0xb8>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d003      	beq.n	8004546 <HAL_TIM_PWM_Init+0x32>
 800453e:	4924      	ldr	r1, [pc, #144]	; (80045d0 <HAL_TIM_PWM_Init+0xbc>)
 8004540:	4824      	ldr	r0, [pc, #144]	; (80045d4 <HAL_TIM_PWM_Init+0xc0>)
 8004542:	f7fd fb5c 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004546:	68a3      	ldr	r3, [r4, #8]
 8004548:	2210      	movs	r2, #16
 800454a:	0019      	movs	r1, r3
 800454c:	4391      	bics	r1, r2
 800454e:	d00a      	beq.n	8004566 <HAL_TIM_PWM_Init+0x52>
 8004550:	2240      	movs	r2, #64	; 0x40
 8004552:	0019      	movs	r1, r3
 8004554:	4391      	bics	r1, r2
 8004556:	2920      	cmp	r1, #32
 8004558:	d005      	beq.n	8004566 <HAL_TIM_PWM_Init+0x52>
 800455a:	2b40      	cmp	r3, #64	; 0x40
 800455c:	d003      	beq.n	8004566 <HAL_TIM_PWM_Init+0x52>
 800455e:	491e      	ldr	r1, [pc, #120]	; (80045d8 <HAL_TIM_PWM_Init+0xc4>)
 8004560:	481c      	ldr	r0, [pc, #112]	; (80045d4 <HAL_TIM_PWM_Init+0xc0>)
 8004562:	f7fd fb4c 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004566:	6923      	ldr	r3, [r4, #16]
 8004568:	4a1c      	ldr	r2, [pc, #112]	; (80045dc <HAL_TIM_PWM_Init+0xc8>)
 800456a:	4213      	tst	r3, r2
 800456c:	d007      	beq.n	800457e <HAL_TIM_PWM_Init+0x6a>
 800456e:	2280      	movs	r2, #128	; 0x80
 8004570:	0092      	lsls	r2, r2, #2
 8004572:	4293      	cmp	r3, r2
 8004574:	d003      	beq.n	800457e <HAL_TIM_PWM_Init+0x6a>
 8004576:	491a      	ldr	r1, [pc, #104]	; (80045e0 <HAL_TIM_PWM_Init+0xcc>)
 8004578:	4816      	ldr	r0, [pc, #88]	; (80045d4 <HAL_TIM_PWM_Init+0xc0>)
 800457a:	f7fd fb40 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800457e:	2380      	movs	r3, #128	; 0x80
 8004580:	69a2      	ldr	r2, [r4, #24]
 8004582:	439a      	bics	r2, r3
 8004584:	d004      	beq.n	8004590 <HAL_TIM_PWM_Init+0x7c>
 8004586:	21fa      	movs	r1, #250	; 0xfa
 8004588:	4812      	ldr	r0, [pc, #72]	; (80045d4 <HAL_TIM_PWM_Init+0xc0>)
 800458a:	0089      	lsls	r1, r1, #2
 800458c:	f7fd fb37 	bl	8001bfe <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8004590:	0025      	movs	r5, r4
 8004592:	353d      	adds	r5, #61	; 0x3d
 8004594:	782b      	ldrb	r3, [r5, #0]
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b00      	cmp	r3, #0
 800459a:	d105      	bne.n	80045a8 <HAL_TIM_PWM_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 800459c:	0022      	movs	r2, r4
 800459e:	323c      	adds	r2, #60	; 0x3c
 80045a0:	7013      	strb	r3, [r2, #0]
    HAL_TIM_PWM_MspInit(htim);
 80045a2:	0020      	movs	r0, r4
 80045a4:	f7ff fe03 	bl	80041ae <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80045a8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045aa:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80045ac:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045ae:	1d21      	adds	r1, r4, #4
 80045b0:	f7ff fea8 	bl	8004304 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80045b4:	2301      	movs	r3, #1
  return HAL_OK;
 80045b6:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80045b8:	702b      	strb	r3, [r5, #0]
}
 80045ba:	bd70      	pop	{r4, r5, r6, pc}
 80045bc:	40012c00 	.word	0x40012c00
 80045c0:	40000400 	.word	0x40000400
 80045c4:	40002000 	.word	0x40002000
 80045c8:	40014400 	.word	0x40014400
 80045cc:	40014800 	.word	0x40014800
 80045d0:	000003e5 	.word	0x000003e5
 80045d4:	080063f2 	.word	0x080063f2
 80045d8:	000003e6 	.word	0x000003e6
 80045dc:	fffffeff 	.word	0xfffffeff
 80045e0:	000003e7 	.word	0x000003e7

080045e4 <TIM_OC2_SetConfig>:
{
 80045e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045e6:	2210      	movs	r2, #16
 80045e8:	6a03      	ldr	r3, [r0, #32]
{
 80045ea:	0004      	movs	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045ec:	4393      	bics	r3, r2
 80045ee:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80045f0:	6a06      	ldr	r6, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045f2:	4a23      	ldr	r2, [pc, #140]	; (8004680 <TIM_OC2_SetConfig+0x9c>)
  tmpcr2 =  TIMx->CR2;
 80045f4:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80045f6:	6983      	ldr	r3, [r0, #24]
{
 80045f8:	000f      	movs	r7, r1
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045fa:	4013      	ands	r3, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045fc:	680a      	ldr	r2, [r1, #0]
 80045fe:	0212      	lsls	r2, r2, #8
 8004600:	431a      	orrs	r2, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8004602:	2320      	movs	r3, #32
 8004604:	439e      	bics	r6, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004606:	688b      	ldr	r3, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004608:	9201      	str	r2, [sp, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	431e      	orrs	r6, r3
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800460e:	4b1d      	ldr	r3, [pc, #116]	; (8004684 <TIM_OC2_SetConfig+0xa0>)
 8004610:	4298      	cmp	r0, r3
 8004612:	d127      	bne.n	8004664 <TIM_OC2_SetConfig+0x80>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8004614:	2308      	movs	r3, #8
 8004616:	68ca      	ldr	r2, [r1, #12]
 8004618:	439a      	bics	r2, r3
 800461a:	d003      	beq.n	8004624 <TIM_OC2_SetConfig+0x40>
 800461c:	491a      	ldr	r1, [pc, #104]	; (8004688 <TIM_OC2_SetConfig+0xa4>)
 800461e:	481b      	ldr	r0, [pc, #108]	; (800468c <TIM_OC2_SetConfig+0xa8>)
 8004620:	f7fd faed 	bl	8001bfe <assert_failed>
    tmpccer &= ~TIM_CCER_CC2NP;
 8004624:	2380      	movs	r3, #128	; 0x80
 8004626:	439e      	bics	r6, r3
 8004628:	0033      	movs	r3, r6
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	0116      	lsls	r6, r2, #4
 800462e:	431e      	orrs	r6, r3
    tmpccer &= ~TIM_CCER_CC2NE;
 8004630:	2340      	movs	r3, #64	; 0x40
 8004632:	439e      	bics	r6, r3
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8004634:	4b16      	ldr	r3, [pc, #88]	; (8004690 <TIM_OC2_SetConfig+0xac>)
 8004636:	69ba      	ldr	r2, [r7, #24]
 8004638:	421a      	tst	r2, r3
 800463a:	d003      	beq.n	8004644 <TIM_OC2_SetConfig+0x60>
 800463c:	4915      	ldr	r1, [pc, #84]	; (8004694 <TIM_OC2_SetConfig+0xb0>)
 800463e:	4813      	ldr	r0, [pc, #76]	; (800468c <TIM_OC2_SetConfig+0xa8>)
 8004640:	f7fd fadd 	bl	8001bfe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8004644:	4b14      	ldr	r3, [pc, #80]	; (8004698 <TIM_OC2_SetConfig+0xb4>)
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	421a      	tst	r2, r3
 800464a:	d003      	beq.n	8004654 <TIM_OC2_SetConfig+0x70>
 800464c:	4913      	ldr	r1, [pc, #76]	; (800469c <TIM_OC2_SetConfig+0xb8>)
 800464e:	480f      	ldr	r0, [pc, #60]	; (800468c <TIM_OC2_SetConfig+0xa8>)
 8004650:	f7fd fad5 	bl	8001bfe <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004654:	4b12      	ldr	r3, [pc, #72]	; (80046a0 <TIM_OC2_SetConfig+0xbc>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004656:	697a      	ldr	r2, [r7, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004658:	402b      	ands	r3, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800465a:	69bd      	ldr	r5, [r7, #24]
 800465c:	4315      	orrs	r5, r2
 800465e:	00ad      	lsls	r5, r5, #2
 8004660:	431d      	orrs	r5, r3
 8004662:	e005      	b.n	8004670 <TIM_OC2_SetConfig+0x8c>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004664:	4b0f      	ldr	r3, [pc, #60]	; (80046a4 <TIM_OC2_SetConfig+0xc0>)
 8004666:	4298      	cmp	r0, r3
 8004668:	d0e4      	beq.n	8004634 <TIM_OC2_SetConfig+0x50>
 800466a:	4b0f      	ldr	r3, [pc, #60]	; (80046a8 <TIM_OC2_SetConfig+0xc4>)
 800466c:	429c      	cmp	r4, r3
 800466e:	d0e1      	beq.n	8004634 <TIM_OC2_SetConfig+0x50>
  TIMx->CCMR1 = tmpccmrx;
 8004670:	9b01      	ldr	r3, [sp, #4]
  TIMx->CR2 = tmpcr2;
 8004672:	6065      	str	r5, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004674:	61a3      	str	r3, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800467a:	6226      	str	r6, [r4, #32]
}
 800467c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	ffff8cff 	.word	0xffff8cff
 8004684:	40012c00 	.word	0x40012c00
 8004688:	000012da 	.word	0x000012da
 800468c:	080063f2 	.word	0x080063f2
 8004690:	fffffdff 	.word	0xfffffdff
 8004694:	000012e8 	.word	0x000012e8
 8004698:	fffffeff 	.word	0xfffffeff
 800469c:	000012e9 	.word	0x000012e9
 80046a0:	fffff3ff 	.word	0xfffff3ff
 80046a4:	40014400 	.word	0x40014400
 80046a8:	40014800 	.word	0x40014800

080046ac <HAL_TIM_OC_ConfigChannel>:
{
 80046ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046ae:	0004      	movs	r4, r0
 80046b0:	000d      	movs	r5, r1
 80046b2:	0016      	movs	r6, r2
  assert_param(IS_TIM_CHANNELS(Channel));
 80046b4:	2a18      	cmp	r2, #24
 80046b6:	d803      	bhi.n	80046c0 <HAL_TIM_OC_ConfigChannel+0x14>
 80046b8:	4b42      	ldr	r3, [pc, #264]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x118>)
 80046ba:	40d3      	lsrs	r3, r2
 80046bc:	07db      	lsls	r3, r3, #31
 80046be:	d403      	bmi.n	80046c8 <HAL_TIM_OC_ConfigChannel+0x1c>
 80046c0:	4941      	ldr	r1, [pc, #260]	; (80047c8 <HAL_TIM_OC_ConfigChannel+0x11c>)
 80046c2:	4842      	ldr	r0, [pc, #264]	; (80047cc <HAL_TIM_OC_ConfigChannel+0x120>)
 80046c4:	f7fd fa9b 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 80046c8:	682b      	ldr	r3, [r5, #0]
 80046ca:	2210      	movs	r2, #16
 80046cc:	0019      	movs	r1, r3
 80046ce:	4391      	bics	r1, r2
 80046d0:	000a      	movs	r2, r1
 80046d2:	2130      	movs	r1, #48	; 0x30
 80046d4:	438b      	bics	r3, r1
 80046d6:	d005      	beq.n	80046e4 <HAL_TIM_OC_ConfigChannel+0x38>
 80046d8:	2a40      	cmp	r2, #64	; 0x40
 80046da:	d003      	beq.n	80046e4 <HAL_TIM_OC_ConfigChannel+0x38>
 80046dc:	493c      	ldr	r1, [pc, #240]	; (80047d0 <HAL_TIM_OC_ConfigChannel+0x124>)
 80046de:	483b      	ldr	r0, [pc, #236]	; (80047cc <HAL_TIM_OC_ConfigChannel+0x120>)
 80046e0:	f7fd fa8d 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80046e4:	2302      	movs	r3, #2
 80046e6:	68aa      	ldr	r2, [r5, #8]
 80046e8:	439a      	bics	r2, r3
 80046ea:	d003      	beq.n	80046f4 <HAL_TIM_OC_ConfigChannel+0x48>
 80046ec:	4939      	ldr	r1, [pc, #228]	; (80047d4 <HAL_TIM_OC_ConfigChannel+0x128>)
 80046ee:	4837      	ldr	r0, [pc, #220]	; (80047cc <HAL_TIM_OC_ConfigChannel+0x120>)
 80046f0:	f7fd fa85 	bl	8001bfe <assert_failed>
  __HAL_LOCK(htim);
 80046f4:	0027      	movs	r7, r4
 80046f6:	2302      	movs	r3, #2
 80046f8:	373c      	adds	r7, #60	; 0x3c
 80046fa:	783a      	ldrb	r2, [r7, #0]
 80046fc:	0018      	movs	r0, r3
 80046fe:	2a01      	cmp	r2, #1
 8004700:	d02e      	beq.n	8004760 <HAL_TIM_OC_ConfigChannel+0xb4>
 8004702:	2201      	movs	r2, #1
 8004704:	703a      	strb	r2, [r7, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004706:	0022      	movs	r2, r4
 8004708:	323d      	adds	r2, #61	; 0x3d
 800470a:	9201      	str	r2, [sp, #4]
 800470c:	7013      	strb	r3, [r2, #0]
  switch (Channel)
 800470e:	2e0c      	cmp	r6, #12
 8004710:	d821      	bhi.n	8004756 <HAL_TIM_OC_ConfigChannel+0xaa>
 8004712:	0030      	movs	r0, r6
 8004714:	f7fb fcf8 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004718:	1f1f1f07 	.word	0x1f1f1f07
 800471c:	1f1f1f25 	.word	0x1f1f1f25
 8004720:	1f1f1f35 	.word	0x1f1f1f35
 8004724:	45          	.byte	0x45
 8004725:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	4a2b      	ldr	r2, [pc, #172]	; (80047d8 <HAL_TIM_OC_ConfigChannel+0x12c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d00f      	beq.n	800474e <HAL_TIM_OC_ConfigChannel+0xa2>
 800472e:	4a2b      	ldr	r2, [pc, #172]	; (80047dc <HAL_TIM_OC_ConfigChannel+0x130>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d00c      	beq.n	800474e <HAL_TIM_OC_ConfigChannel+0xa2>
 8004734:	4a2a      	ldr	r2, [pc, #168]	; (80047e0 <HAL_TIM_OC_ConfigChannel+0x134>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d009      	beq.n	800474e <HAL_TIM_OC_ConfigChannel+0xa2>
 800473a:	4a2a      	ldr	r2, [pc, #168]	; (80047e4 <HAL_TIM_OC_ConfigChannel+0x138>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d006      	beq.n	800474e <HAL_TIM_OC_ConfigChannel+0xa2>
 8004740:	4a29      	ldr	r2, [pc, #164]	; (80047e8 <HAL_TIM_OC_ConfigChannel+0x13c>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d003      	beq.n	800474e <HAL_TIM_OC_ConfigChannel+0xa2>
 8004746:	4929      	ldr	r1, [pc, #164]	; (80047ec <HAL_TIM_OC_ConfigChannel+0x140>)
 8004748:	4820      	ldr	r0, [pc, #128]	; (80047cc <HAL_TIM_OC_ConfigChannel+0x120>)
 800474a:	f7fd fa58 	bl	8001bfe <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800474e:	0029      	movs	r1, r5
 8004750:	6820      	ldr	r0, [r4, #0]
 8004752:	f7ff fbbb 	bl	8003ecc <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004756:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004758:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800475a:	9a01      	ldr	r2, [sp, #4]
 800475c:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(htim);
 800475e:	7038      	strb	r0, [r7, #0]
}
 8004760:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8004762:	6823      	ldr	r3, [r4, #0]
 8004764:	4a1c      	ldr	r2, [pc, #112]	; (80047d8 <HAL_TIM_OC_ConfigChannel+0x12c>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d006      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0xcc>
 800476a:	4a1c      	ldr	r2, [pc, #112]	; (80047dc <HAL_TIM_OC_ConfigChannel+0x130>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d003      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0xcc>
 8004770:	491f      	ldr	r1, [pc, #124]	; (80047f0 <HAL_TIM_OC_ConfigChannel+0x144>)
 8004772:	4816      	ldr	r0, [pc, #88]	; (80047cc <HAL_TIM_OC_ConfigChannel+0x120>)
 8004774:	f7fd fa43 	bl	8001bfe <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004778:	0029      	movs	r1, r5
 800477a:	6820      	ldr	r0, [r4, #0]
 800477c:	f7ff ff32 	bl	80045e4 <TIM_OC2_SetConfig>
    break;
 8004780:	e7e9      	b.n	8004756 <HAL_TIM_OC_ConfigChannel+0xaa>
       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	4a14      	ldr	r2, [pc, #80]	; (80047d8 <HAL_TIM_OC_ConfigChannel+0x12c>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d006      	beq.n	8004798 <HAL_TIM_OC_ConfigChannel+0xec>
 800478a:	4a14      	ldr	r2, [pc, #80]	; (80047dc <HAL_TIM_OC_ConfigChannel+0x130>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d003      	beq.n	8004798 <HAL_TIM_OC_ConfigChannel+0xec>
 8004790:	4918      	ldr	r1, [pc, #96]	; (80047f4 <HAL_TIM_OC_ConfigChannel+0x148>)
 8004792:	480e      	ldr	r0, [pc, #56]	; (80047cc <HAL_TIM_OC_ConfigChannel+0x120>)
 8004794:	f7fd fa33 	bl	8001bfe <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004798:	0029      	movs	r1, r5
 800479a:	6820      	ldr	r0, [r4, #0]
 800479c:	f7ff fbfa 	bl	8003f94 <TIM_OC3_SetConfig>
    break;
 80047a0:	e7d9      	b.n	8004756 <HAL_TIM_OC_ConfigChannel+0xaa>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	4a0c      	ldr	r2, [pc, #48]	; (80047d8 <HAL_TIM_OC_ConfigChannel+0x12c>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d006      	beq.n	80047b8 <HAL_TIM_OC_ConfigChannel+0x10c>
 80047aa:	4a0c      	ldr	r2, [pc, #48]	; (80047dc <HAL_TIM_OC_ConfigChannel+0x130>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d003      	beq.n	80047b8 <HAL_TIM_OC_ConfigChannel+0x10c>
 80047b0:	4911      	ldr	r1, [pc, #68]	; (80047f8 <HAL_TIM_OC_ConfigChannel+0x14c>)
 80047b2:	4806      	ldr	r0, [pc, #24]	; (80047cc <HAL_TIM_OC_ConfigChannel+0x120>)
 80047b4:	f7fd fa23 	bl	8001bfe <assert_failed>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047b8:	0029      	movs	r1, r5
 80047ba:	6820      	ldr	r0, [r4, #0]
 80047bc:	f7ff fc52 	bl	8004064 <TIM_OC4_SetConfig>
    break;
 80047c0:	e7c9      	b.n	8004756 <HAL_TIM_OC_ConfigChannel+0xaa>
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	01001111 	.word	0x01001111
 80047c8:	00000b77 	.word	0x00000b77
 80047cc:	080063f2 	.word	0x080063f2
 80047d0:	00000b78 	.word	0x00000b78
 80047d4:	00000b79 	.word	0x00000b79
 80047d8:	40012c00 	.word	0x40012c00
 80047dc:	40000400 	.word	0x40000400
 80047e0:	40002000 	.word	0x40002000
 80047e4:	40014400 	.word	0x40014400
 80047e8:	40014800 	.word	0x40014800
 80047ec:	00000b84 	.word	0x00000b84
 80047f0:	00000b8c 	.word	0x00000b8c
 80047f4:	00000b94 	.word	0x00000b94
 80047f8:	00000b9c 	.word	0x00000b9c

080047fc <HAL_TIM_PWM_ConfigChannel>:
{
 80047fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80047fe:	0007      	movs	r7, r0
 8004800:	373c      	adds	r7, #60	; 0x3c
 8004802:	783b      	ldrb	r3, [r7, #0]
{
 8004804:	0004      	movs	r4, r0
 8004806:	000d      	movs	r5, r1
 8004808:	0016      	movs	r6, r2
  __HAL_LOCK(htim);
 800480a:	2002      	movs	r0, #2
 800480c:	2b01      	cmp	r3, #1
 800480e:	d061      	beq.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8004810:	2301      	movs	r3, #1
 8004812:	703b      	strb	r3, [r7, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
 8004814:	2a18      	cmp	r2, #24
 8004816:	d803      	bhi.n	8004820 <HAL_TIM_PWM_ConfigChannel+0x24>
 8004818:	4a5a      	ldr	r2, [pc, #360]	; (8004984 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800481a:	40f2      	lsrs	r2, r6
 800481c:	4393      	bics	r3, r2
 800481e:	d003      	beq.n	8004828 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8004820:	4959      	ldr	r1, [pc, #356]	; (8004988 <HAL_TIM_PWM_ConfigChannel+0x18c>)
 8004822:	485a      	ldr	r0, [pc, #360]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 8004824:	f7fd f9eb 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8004828:	2310      	movs	r3, #16
 800482a:	682a      	ldr	r2, [r5, #0]
 800482c:	439a      	bics	r2, r3
 800482e:	2a60      	cmp	r2, #96	; 0x60
 8004830:	d003      	beq.n	800483a <HAL_TIM_PWM_ConfigChannel+0x3e>
 8004832:	4957      	ldr	r1, [pc, #348]	; (8004990 <HAL_TIM_PWM_ConfigChannel+0x194>)
 8004834:	4855      	ldr	r0, [pc, #340]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 8004836:	f7fd f9e2 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800483a:	2302      	movs	r3, #2
 800483c:	68aa      	ldr	r2, [r5, #8]
 800483e:	439a      	bics	r2, r3
 8004840:	d004      	beq.n	800484c <HAL_TIM_PWM_ConfigChannel+0x50>
 8004842:	21c2      	movs	r1, #194	; 0xc2
 8004844:	4851      	ldr	r0, [pc, #324]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 8004846:	0109      	lsls	r1, r1, #4
 8004848:	f7fd f9d9 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800484c:	2304      	movs	r3, #4
 800484e:	692a      	ldr	r2, [r5, #16]
 8004850:	439a      	bics	r2, r3
 8004852:	d003      	beq.n	800485c <HAL_TIM_PWM_ConfigChannel+0x60>
 8004854:	494f      	ldr	r1, [pc, #316]	; (8004994 <HAL_TIM_PWM_ConfigChannel+0x198>)
 8004856:	484d      	ldr	r0, [pc, #308]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 8004858:	f7fd f9d1 	bl	8001bfe <assert_failed>
  htim->State = HAL_TIM_STATE_BUSY;
 800485c:	0023      	movs	r3, r4
 800485e:	333d      	adds	r3, #61	; 0x3d
 8004860:	9301      	str	r3, [sp, #4]
 8004862:	2302      	movs	r3, #2
 8004864:	9a01      	ldr	r2, [sp, #4]
 8004866:	7013      	strb	r3, [r2, #0]
  switch (Channel)
 8004868:	2e0c      	cmp	r6, #12
 800486a:	d82e      	bhi.n	80048ca <HAL_TIM_PWM_ConfigChannel+0xce>
 800486c:	0030      	movs	r0, r6
 800486e:	f7fb fc4b 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004872:	2c07      	.short	0x2c07
 8004874:	2c322c2c 	.word	0x2c322c2c
 8004878:	2c4f2c2c 	.word	0x2c4f2c2c
 800487c:	2c2c      	.short	0x2c2c
 800487e:	6c          	.byte	0x6c
 800487f:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8004880:	6823      	ldr	r3, [r4, #0]
 8004882:	4a45      	ldr	r2, [pc, #276]	; (8004998 <HAL_TIM_PWM_ConfigChannel+0x19c>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00f      	beq.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0xac>
 8004888:	4a44      	ldr	r2, [pc, #272]	; (800499c <HAL_TIM_PWM_ConfigChannel+0x1a0>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00c      	beq.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0xac>
 800488e:	4a44      	ldr	r2, [pc, #272]	; (80049a0 <HAL_TIM_PWM_ConfigChannel+0x1a4>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d009      	beq.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0xac>
 8004894:	4a43      	ldr	r2, [pc, #268]	; (80049a4 <HAL_TIM_PWM_ConfigChannel+0x1a8>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d006      	beq.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0xac>
 800489a:	4a43      	ldr	r2, [pc, #268]	; (80049a8 <HAL_TIM_PWM_ConfigChannel+0x1ac>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d003      	beq.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0xac>
 80048a0:	4942      	ldr	r1, [pc, #264]	; (80049ac <HAL_TIM_PWM_ConfigChannel+0x1b0>)
 80048a2:	483a      	ldr	r0, [pc, #232]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 80048a4:	f7fd f9ab 	bl	8001bfe <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048a8:	0029      	movs	r1, r5
 80048aa:	6820      	ldr	r0, [r4, #0]
 80048ac:	f7ff fb0e 	bl	8003ecc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048b0:	2208      	movs	r2, #8
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	6999      	ldr	r1, [r3, #24]
 80048b6:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048b8:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048bc:	699a      	ldr	r2, [r3, #24]
 80048be:	438a      	bics	r2, r1
 80048c0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048c2:	699a      	ldr	r2, [r3, #24]
 80048c4:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048c6:	430a      	orrs	r2, r1
 80048c8:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80048ca:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80048cc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80048ce:	9a01      	ldr	r2, [sp, #4]
 80048d0:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(htim);
 80048d2:	7038      	strb	r0, [r7, #0]
}
 80048d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	4a2f      	ldr	r2, [pc, #188]	; (8004998 <HAL_TIM_PWM_ConfigChannel+0x19c>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d006      	beq.n	80048ec <HAL_TIM_PWM_ConfigChannel+0xf0>
 80048de:	4a2f      	ldr	r2, [pc, #188]	; (800499c <HAL_TIM_PWM_ConfigChannel+0x1a0>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d003      	beq.n	80048ec <HAL_TIM_PWM_ConfigChannel+0xf0>
 80048e4:	4932      	ldr	r1, [pc, #200]	; (80049b0 <HAL_TIM_PWM_ConfigChannel+0x1b4>)
 80048e6:	4829      	ldr	r0, [pc, #164]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 80048e8:	f7fd f989 	bl	8001bfe <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048ec:	0029      	movs	r1, r5
 80048ee:	6820      	ldr	r0, [r4, #0]
 80048f0:	f7ff fe78 	bl	80045e4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048f4:	2280      	movs	r2, #128	; 0x80
 80048f6:	6823      	ldr	r3, [r4, #0]
 80048f8:	0112      	lsls	r2, r2, #4
 80048fa:	6999      	ldr	r1, [r3, #24]
 80048fc:	430a      	orrs	r2, r1
 80048fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004900:	699a      	ldr	r2, [r3, #24]
 8004902:	492c      	ldr	r1, [pc, #176]	; (80049b4 <HAL_TIM_PWM_ConfigChannel+0x1b8>)
 8004904:	400a      	ands	r2, r1
 8004906:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004908:	692a      	ldr	r2, [r5, #16]
 800490a:	6999      	ldr	r1, [r3, #24]
 800490c:	0212      	lsls	r2, r2, #8
 800490e:	e7da      	b.n	80048c6 <HAL_TIM_PWM_ConfigChannel+0xca>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8004910:	6823      	ldr	r3, [r4, #0]
 8004912:	4a21      	ldr	r2, [pc, #132]	; (8004998 <HAL_TIM_PWM_ConfigChannel+0x19c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d006      	beq.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x12a>
 8004918:	4a20      	ldr	r2, [pc, #128]	; (800499c <HAL_TIM_PWM_ConfigChannel+0x1a0>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d003      	beq.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x12a>
 800491e:	4926      	ldr	r1, [pc, #152]	; (80049b8 <HAL_TIM_PWM_ConfigChannel+0x1bc>)
 8004920:	481a      	ldr	r0, [pc, #104]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 8004922:	f7fd f96c 	bl	8001bfe <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004926:	0029      	movs	r1, r5
 8004928:	6820      	ldr	r0, [r4, #0]
 800492a:	f7ff fb33 	bl	8003f94 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800492e:	2208      	movs	r2, #8
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	69d9      	ldr	r1, [r3, #28]
 8004934:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004936:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004938:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800493a:	69da      	ldr	r2, [r3, #28]
 800493c:	438a      	bics	r2, r1
 800493e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004940:	69da      	ldr	r2, [r3, #28]
 8004942:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004944:	430a      	orrs	r2, r1
 8004946:	61da      	str	r2, [r3, #28]
    break;
 8004948:	e7bf      	b.n	80048ca <HAL_TIM_PWM_ConfigChannel+0xce>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	4a12      	ldr	r2, [pc, #72]	; (8004998 <HAL_TIM_PWM_ConfigChannel+0x19c>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d006      	beq.n	8004960 <HAL_TIM_PWM_ConfigChannel+0x164>
 8004952:	4a12      	ldr	r2, [pc, #72]	; (800499c <HAL_TIM_PWM_ConfigChannel+0x1a0>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d003      	beq.n	8004960 <HAL_TIM_PWM_ConfigChannel+0x164>
 8004958:	4918      	ldr	r1, [pc, #96]	; (80049bc <HAL_TIM_PWM_ConfigChannel+0x1c0>)
 800495a:	480c      	ldr	r0, [pc, #48]	; (800498c <HAL_TIM_PWM_ConfigChannel+0x190>)
 800495c:	f7fd f94f 	bl	8001bfe <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004960:	0029      	movs	r1, r5
 8004962:	6820      	ldr	r0, [r4, #0]
 8004964:	f7ff fb7e 	bl	8004064 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004968:	2280      	movs	r2, #128	; 0x80
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	0112      	lsls	r2, r2, #4
 800496e:	69d9      	ldr	r1, [r3, #28]
 8004970:	430a      	orrs	r2, r1
 8004972:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004974:	69da      	ldr	r2, [r3, #28]
 8004976:	490f      	ldr	r1, [pc, #60]	; (80049b4 <HAL_TIM_PWM_ConfigChannel+0x1b8>)
 8004978:	400a      	ands	r2, r1
 800497a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800497c:	692a      	ldr	r2, [r5, #16]
 800497e:	69d9      	ldr	r1, [r3, #28]
 8004980:	0212      	lsls	r2, r2, #8
 8004982:	e7df      	b.n	8004944 <HAL_TIM_PWM_ConfigChannel+0x148>
 8004984:	01001111 	.word	0x01001111
 8004988:	00000c1e 	.word	0x00000c1e
 800498c:	080063f2 	.word	0x080063f2
 8004990:	00000c1f 	.word	0x00000c1f
 8004994:	00000c21 	.word	0x00000c21
 8004998:	40012c00 	.word	0x40012c00
 800499c:	40000400 	.word	0x40000400
 80049a0:	40002000 	.word	0x40002000
 80049a4:	40014400 	.word	0x40014400
 80049a8:	40014800 	.word	0x40014800
 80049ac:	00000c29 	.word	0x00000c29
 80049b0:	00000c38 	.word	0x00000c38
 80049b4:	fffffbff 	.word	0xfffffbff
 80049b8:	00000c47 	.word	0x00000c47
 80049bc:	00000c56 	.word	0x00000c56

080049c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049c0:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 80049c2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049c4:	4d03      	ldr	r5, [pc, #12]	; (80049d4 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049c6:	430a      	orrs	r2, r1
 80049c8:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049ca:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049cc:	4313      	orrs	r3, r2
 80049ce:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049d0:	6083      	str	r3, [r0, #8]
}
 80049d2:	bd30      	pop	{r4, r5, pc}
 80049d4:	ffff00ff 	.word	0xffff00ff

080049d8 <HAL_TIM_ConfigClockSource>:
{
 80049d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80049da:	0006      	movs	r6, r0
 80049dc:	2302      	movs	r3, #2
 80049de:	363c      	adds	r6, #60	; 0x3c
 80049e0:	7832      	ldrb	r2, [r6, #0]
{
 80049e2:	0005      	movs	r5, r0
 80049e4:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 80049e6:	0018      	movs	r0, r3
 80049e8:	2a01      	cmp	r2, #1
 80049ea:	d028      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x66>
  htim->State = HAL_TIM_STATE_BUSY;
 80049ec:	002f      	movs	r7, r5
  __HAL_LOCK(htim);
 80049ee:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80049f0:	373d      	adds	r7, #61	; 0x3d
  __HAL_LOCK(htim);
 80049f2:	7032      	strb	r2, [r6, #0]
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80049f4:	4aa0      	ldr	r2, [pc, #640]	; (8004c78 <HAL_TIM_ConfigClockSource+0x2a0>)
  htim->State = HAL_TIM_STATE_BUSY;
 80049f6:	703b      	strb	r3, [r7, #0]
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80049f8:	680b      	ldr	r3, [r1, #0]
 80049fa:	1899      	adds	r1, r3, r2
 80049fc:	4a9f      	ldr	r2, [pc, #636]	; (8004c7c <HAL_TIM_ConfigClockSource+0x2a4>)
 80049fe:	4211      	tst	r1, r2
 8004a00:	d008      	beq.n	8004a14 <HAL_TIM_ConfigClockSource+0x3c>
 8004a02:	2230      	movs	r2, #48	; 0x30
 8004a04:	4393      	bics	r3, r2
 8004a06:	d005      	beq.n	8004a14 <HAL_TIM_ConfigClockSource+0x3c>
 8004a08:	2b40      	cmp	r3, #64	; 0x40
 8004a0a:	d003      	beq.n	8004a14 <HAL_TIM_ConfigClockSource+0x3c>
 8004a0c:	499c      	ldr	r1, [pc, #624]	; (8004c80 <HAL_TIM_ConfigClockSource+0x2a8>)
 8004a0e:	489d      	ldr	r0, [pc, #628]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004a10:	f7fd f8f5 	bl	8001bfe <assert_failed>
  tmpsmcr = htim->Instance->SMCR;
 8004a14:	682b      	ldr	r3, [r5, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a16:	499c      	ldr	r1, [pc, #624]	; (8004c88 <HAL_TIM_ConfigClockSource+0x2b0>)
  tmpsmcr = htim->Instance->SMCR;
 8004a18:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a1a:	400a      	ands	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 8004a1c:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004a1e:	6822      	ldr	r2, [r4, #0]
 8004a20:	2a40      	cmp	r2, #64	; 0x40
 8004a22:	d100      	bne.n	8004a26 <HAL_TIM_ConfigClockSource+0x4e>
 8004a24:	e15c      	b.n	8004ce0 <HAL_TIM_ConfigClockSource+0x308>
 8004a26:	d821      	bhi.n	8004a6c <HAL_TIM_ConfigClockSource+0x94>
 8004a28:	2a10      	cmp	r2, #16
 8004a2a:	d100      	bne.n	8004a2e <HAL_TIM_ConfigClockSource+0x56>
 8004a2c:	e1a3      	b.n	8004d76 <HAL_TIM_ConfigClockSource+0x39e>
 8004a2e:	d807      	bhi.n	8004a40 <HAL_TIM_ConfigClockSource+0x68>
 8004a30:	2a00      	cmp	r2, #0
 8004a32:	d100      	bne.n	8004a36 <HAL_TIM_ConfigClockSource+0x5e>
 8004a34:	e18c      	b.n	8004d50 <HAL_TIM_ConfigClockSource+0x378>
  htim->State = HAL_TIM_STATE_READY;
 8004a36:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004a38:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004a3a:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(htim);
 8004a3c:	7030      	strb	r0, [r6, #0]
}
 8004a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8004a40:	2a20      	cmp	r2, #32
 8004a42:	d100      	bne.n	8004a46 <HAL_TIM_ConfigClockSource+0x6e>
 8004a44:	e1a8      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x3c0>
 8004a46:	2a30      	cmp	r2, #48	; 0x30
 8004a48:	d1f5      	bne.n	8004a36 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004a4a:	4a90      	ldr	r2, [pc, #576]	; (8004c8c <HAL_TIM_ConfigClockSource+0x2b4>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d006      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x86>
 8004a50:	4a8f      	ldr	r2, [pc, #572]	; (8004c90 <HAL_TIM_ConfigClockSource+0x2b8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d003      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x86>
 8004a56:	498f      	ldr	r1, [pc, #572]	; (8004c94 <HAL_TIM_ConfigClockSource+0x2bc>)
 8004a58:	488a      	ldr	r0, [pc, #552]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004a5a:	f7fd f8d0 	bl	8001bfe <assert_failed>
   tmpsmcr &= ~TIM_SMCR_TS;
 8004a5e:	2270      	movs	r2, #112	; 0x70
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8004a60:	6829      	ldr	r1, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004a62:	688b      	ldr	r3, [r1, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004a64:	4393      	bics	r3, r2
 8004a66:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004a68:	2337      	movs	r3, #55	; 0x37
 8004a6a:	e181      	b.n	8004d70 <HAL_TIM_ConfigClockSource+0x398>
  switch (sClockSourceConfig->ClockSource)
 8004a6c:	2a70      	cmp	r2, #112	; 0x70
 8004a6e:	d100      	bne.n	8004a72 <HAL_TIM_ConfigClockSource+0x9a>
 8004a70:	e093      	b.n	8004b9a <HAL_TIM_ConfigClockSource+0x1c2>
 8004a72:	d83d      	bhi.n	8004af0 <HAL_TIM_ConfigClockSource+0x118>
 8004a74:	2a50      	cmp	r2, #80	; 0x50
 8004a76:	d100      	bne.n	8004a7a <HAL_TIM_ConfigClockSource+0xa2>
 8004a78:	e0c2      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x228>
 8004a7a:	2a60      	cmp	r2, #96	; 0x60
 8004a7c:	d1db      	bne.n	8004a36 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004a7e:	4a83      	ldr	r2, [pc, #524]	; (8004c8c <HAL_TIM_ConfigClockSource+0x2b4>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d006      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0xba>
 8004a84:	4a82      	ldr	r2, [pc, #520]	; (8004c90 <HAL_TIM_ConfigClockSource+0x2b8>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d003      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0xba>
 8004a8a:	4983      	ldr	r1, [pc, #524]	; (8004c98 <HAL_TIM_ConfigClockSource+0x2c0>)
 8004a8c:	487d      	ldr	r0, [pc, #500]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004a8e:	f7fd f8b6 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004a92:	2280      	movs	r2, #128	; 0x80
 8004a94:	6863      	ldr	r3, [r4, #4]
 8004a96:	0212      	lsls	r2, r2, #8
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d009      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0xd8>
 8004a9c:	2202      	movs	r2, #2
 8004a9e:	0019      	movs	r1, r3
 8004aa0:	4391      	bics	r1, r2
 8004aa2:	d005      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0xd8>
 8004aa4:	2b0a      	cmp	r3, #10
 8004aa6:	d003      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0xd8>
 8004aa8:	497c      	ldr	r1, [pc, #496]	; (8004c9c <HAL_TIM_ConfigClockSource+0x2c4>)
 8004aaa:	4876      	ldr	r0, [pc, #472]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004aac:	f7fd f8a7 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004ab0:	68e3      	ldr	r3, [r4, #12]
 8004ab2:	2b0f      	cmp	r3, #15
 8004ab4:	d903      	bls.n	8004abe <HAL_TIM_ConfigClockSource+0xe6>
 8004ab6:	497a      	ldr	r1, [pc, #488]	; (8004ca0 <HAL_TIM_ConfigClockSource+0x2c8>)
 8004ab8:	4872      	ldr	r0, [pc, #456]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004aba:	f7fd f8a0 	bl	8001bfe <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004abe:	6862      	ldr	r2, [r4, #4]
 8004ac0:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ac2:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ac4:	682b      	ldr	r3, [r5, #0]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac6:	4d77      	ldr	r5, [pc, #476]	; (8004ca4 <HAL_TIM_ConfigClockSource+0x2cc>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ac8:	6a18      	ldr	r0, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aca:	0309      	lsls	r1, r1, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004acc:	43a0      	bics	r0, r4
 8004ace:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ad0:	699c      	ldr	r4, [r3, #24]
  tmpccer = TIMx->CCER;
 8004ad2:	6a18      	ldr	r0, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ad4:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ad6:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad8:	24a0      	movs	r4, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 8004ada:	6199      	str	r1, [r3, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004adc:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ade:	43a0      	bics	r0, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ae0:	0112      	lsls	r2, r2, #4
 8004ae2:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8004ae4:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004ae6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004ae8:	438a      	bics	r2, r1
 8004aea:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004aec:	2267      	movs	r2, #103	; 0x67
 8004aee:	e0bf      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x298>
  switch (sClockSourceConfig->ClockSource)
 8004af0:	2180      	movs	r1, #128	; 0x80
 8004af2:	0149      	lsls	r1, r1, #5
 8004af4:	428a      	cmp	r2, r1
 8004af6:	d037      	beq.n	8004b68 <HAL_TIM_ConfigClockSource+0x190>
 8004af8:	2180      	movs	r1, #128	; 0x80
 8004afa:	0189      	lsls	r1, r1, #6
 8004afc:	428a      	cmp	r2, r1
 8004afe:	d19a      	bne.n	8004a36 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8004b00:	4a62      	ldr	r2, [pc, #392]	; (8004c8c <HAL_TIM_ConfigClockSource+0x2b4>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d006      	beq.n	8004b14 <HAL_TIM_ConfigClockSource+0x13c>
 8004b06:	4a62      	ldr	r2, [pc, #392]	; (8004c90 <HAL_TIM_ConfigClockSource+0x2b8>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d003      	beq.n	8004b14 <HAL_TIM_ConfigClockSource+0x13c>
 8004b0c:	4966      	ldr	r1, [pc, #408]	; (8004ca8 <HAL_TIM_ConfigClockSource+0x2d0>)
 8004b0e:	485d      	ldr	r0, [pc, #372]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004b10:	f7fd f875 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004b14:	4b65      	ldr	r3, [pc, #404]	; (8004cac <HAL_TIM_ConfigClockSource+0x2d4>)
 8004b16:	68a2      	ldr	r2, [r4, #8]
 8004b18:	421a      	tst	r2, r3
 8004b1a:	d003      	beq.n	8004b24 <HAL_TIM_ConfigClockSource+0x14c>
 8004b1c:	4964      	ldr	r1, [pc, #400]	; (8004cb0 <HAL_TIM_ConfigClockSource+0x2d8>)
 8004b1e:	4859      	ldr	r0, [pc, #356]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004b20:	f7fd f86d 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004b24:	2280      	movs	r2, #128	; 0x80
 8004b26:	6863      	ldr	r3, [r4, #4]
 8004b28:	0212      	lsls	r2, r2, #8
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00a      	beq.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004b2e:	2202      	movs	r2, #2
 8004b30:	0019      	movs	r1, r3
 8004b32:	4391      	bics	r1, r2
 8004b34:	d006      	beq.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004b36:	2b0a      	cmp	r3, #10
 8004b38:	d004      	beq.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004b3a:	21ff      	movs	r1, #255	; 0xff
 8004b3c:	4851      	ldr	r0, [pc, #324]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004b3e:	0109      	lsls	r1, r1, #4
 8004b40:	f7fd f85d 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004b44:	68e3      	ldr	r3, [r4, #12]
 8004b46:	2b0f      	cmp	r3, #15
 8004b48:	d903      	bls.n	8004b52 <HAL_TIM_ConfigClockSource+0x17a>
 8004b4a:	495a      	ldr	r1, [pc, #360]	; (8004cb4 <HAL_TIM_ConfigClockSource+0x2dc>)
 8004b4c:	484d      	ldr	r0, [pc, #308]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004b4e:	f7fd f856 	bl	8001bfe <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004b52:	68e3      	ldr	r3, [r4, #12]
 8004b54:	6862      	ldr	r2, [r4, #4]
 8004b56:	68a1      	ldr	r1, [r4, #8]
 8004b58:	6828      	ldr	r0, [r5, #0]
 8004b5a:	f7ff ff31 	bl	80049c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b5e:	2380      	movs	r3, #128	; 0x80
 8004b60:	682a      	ldr	r2, [r5, #0]
 8004b62:	01db      	lsls	r3, r3, #7
 8004b64:	6891      	ldr	r1, [r2, #8]
 8004b66:	e049      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x224>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004b68:	4a48      	ldr	r2, [pc, #288]	; (8004c8c <HAL_TIM_ConfigClockSource+0x2b4>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d00f      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x1b6>
 8004b6e:	4a48      	ldr	r2, [pc, #288]	; (8004c90 <HAL_TIM_ConfigClockSource+0x2b8>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d00c      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x1b6>
 8004b74:	4a50      	ldr	r2, [pc, #320]	; (8004cb8 <HAL_TIM_ConfigClockSource+0x2e0>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d009      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x1b6>
 8004b7a:	4a50      	ldr	r2, [pc, #320]	; (8004cbc <HAL_TIM_ConfigClockSource+0x2e4>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d006      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x1b6>
 8004b80:	4a4f      	ldr	r2, [pc, #316]	; (8004cc0 <HAL_TIM_ConfigClockSource+0x2e8>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d003      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x1b6>
 8004b86:	494f      	ldr	r1, [pc, #316]	; (8004cc4 <HAL_TIM_ConfigClockSource+0x2ec>)
 8004b88:	483e      	ldr	r0, [pc, #248]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004b8a:	f7fd f838 	bl	8001bfe <assert_failed>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004b8e:	2107      	movs	r1, #7
 8004b90:	682a      	ldr	r2, [r5, #0]
 8004b92:	6893      	ldr	r3, [r2, #8]
 8004b94:	438b      	bics	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8004b96:	6093      	str	r3, [r2, #8]
    break;
 8004b98:	e74d      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8004b9a:	4a3c      	ldr	r2, [pc, #240]	; (8004c8c <HAL_TIM_ConfigClockSource+0x2b4>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d006      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0x1d6>
 8004ba0:	4a3b      	ldr	r2, [pc, #236]	; (8004c90 <HAL_TIM_ConfigClockSource+0x2b8>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d003      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0x1d6>
 8004ba6:	4948      	ldr	r1, [pc, #288]	; (8004cc8 <HAL_TIM_ConfigClockSource+0x2f0>)
 8004ba8:	4836      	ldr	r0, [pc, #216]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004baa:	f7fd f828 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004bae:	4b3f      	ldr	r3, [pc, #252]	; (8004cac <HAL_TIM_ConfigClockSource+0x2d4>)
 8004bb0:	68a2      	ldr	r2, [r4, #8]
 8004bb2:	421a      	tst	r2, r3
 8004bb4:	d003      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x1e6>
 8004bb6:	4945      	ldr	r1, [pc, #276]	; (8004ccc <HAL_TIM_ConfigClockSource+0x2f4>)
 8004bb8:	4832      	ldr	r0, [pc, #200]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004bba:	f7fd f820 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004bbe:	2280      	movs	r2, #128	; 0x80
 8004bc0:	6863      	ldr	r3, [r4, #4]
 8004bc2:	0212      	lsls	r2, r2, #8
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d009      	beq.n	8004bdc <HAL_TIM_ConfigClockSource+0x204>
 8004bc8:	2202      	movs	r2, #2
 8004bca:	0019      	movs	r1, r3
 8004bcc:	4391      	bics	r1, r2
 8004bce:	d005      	beq.n	8004bdc <HAL_TIM_ConfigClockSource+0x204>
 8004bd0:	2b0a      	cmp	r3, #10
 8004bd2:	d003      	beq.n	8004bdc <HAL_TIM_ConfigClockSource+0x204>
 8004bd4:	493e      	ldr	r1, [pc, #248]	; (8004cd0 <HAL_TIM_ConfigClockSource+0x2f8>)
 8004bd6:	482b      	ldr	r0, [pc, #172]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004bd8:	f7fd f811 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004bdc:	68e3      	ldr	r3, [r4, #12]
 8004bde:	2b0f      	cmp	r3, #15
 8004be0:	d903      	bls.n	8004bea <HAL_TIM_ConfigClockSource+0x212>
 8004be2:	493c      	ldr	r1, [pc, #240]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2fc>)
 8004be4:	4827      	ldr	r0, [pc, #156]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004be6:	f7fd f80a 	bl	8001bfe <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004bea:	68e3      	ldr	r3, [r4, #12]
 8004bec:	6862      	ldr	r2, [r4, #4]
 8004bee:	68a1      	ldr	r1, [r4, #8]
 8004bf0:	6828      	ldr	r0, [r5, #0]
 8004bf2:	f7ff fee5 	bl	80049c0 <TIM_ETR_SetConfig>
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bf6:	2177      	movs	r1, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8004bf8:	682a      	ldr	r2, [r5, #0]
 8004bfa:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	e7ca      	b.n	8004b96 <HAL_TIM_ConfigClockSource+0x1be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004c00:	4a22      	ldr	r2, [pc, #136]	; (8004c8c <HAL_TIM_ConfigClockSource+0x2b4>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d007      	beq.n	8004c16 <HAL_TIM_ConfigClockSource+0x23e>
 8004c06:	4a22      	ldr	r2, [pc, #136]	; (8004c90 <HAL_TIM_ConfigClockSource+0x2b8>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d004      	beq.n	8004c16 <HAL_TIM_ConfigClockSource+0x23e>
 8004c0c:	2180      	movs	r1, #128	; 0x80
 8004c0e:	481d      	ldr	r0, [pc, #116]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004c10:	0149      	lsls	r1, r1, #5
 8004c12:	f7fc fff4 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004c16:	2280      	movs	r2, #128	; 0x80
 8004c18:	6863      	ldr	r3, [r4, #4]
 8004c1a:	0212      	lsls	r2, r2, #8
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d009      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x25c>
 8004c20:	2202      	movs	r2, #2
 8004c22:	0019      	movs	r1, r3
 8004c24:	4391      	bics	r1, r2
 8004c26:	d005      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x25c>
 8004c28:	2b0a      	cmp	r3, #10
 8004c2a:	d003      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x25c>
 8004c2c:	492a      	ldr	r1, [pc, #168]	; (8004cd8 <HAL_TIM_ConfigClockSource+0x300>)
 8004c2e:	4815      	ldr	r0, [pc, #84]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004c30:	f7fc ffe5 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004c34:	68e3      	ldr	r3, [r4, #12]
 8004c36:	2b0f      	cmp	r3, #15
 8004c38:	d903      	bls.n	8004c42 <HAL_TIM_ConfigClockSource+0x26a>
 8004c3a:	4928      	ldr	r1, [pc, #160]	; (8004cdc <HAL_TIM_ConfigClockSource+0x304>)
 8004c3c:	4811      	ldr	r0, [pc, #68]	; (8004c84 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004c3e:	f7fc ffde 	bl	8001bfe <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c42:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c44:	2501      	movs	r5, #1
  tmpccer = TIMx->CCER;
 8004c46:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c48:	6861      	ldr	r1, [r4, #4]
 8004c4a:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c4c:	6a1c      	ldr	r4, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c4e:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c50:	43ac      	bics	r4, r5
 8004c52:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c54:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c56:	35ef      	adds	r5, #239	; 0xef
 8004c58:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c5a:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c5c:	240a      	movs	r4, #10
 8004c5e:	43a0      	bics	r0, r4
  tmpccer |= TIM_ICPolarity;
 8004c60:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8004c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c64:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004c66:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8004c68:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004c6a:	438a      	bics	r2, r1
 8004c6c:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004c6e:	2257      	movs	r2, #87	; 0x57
 8004c70:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8004c72:	609a      	str	r2, [r3, #8]
 8004c74:	e6df      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x5e>
 8004c76:	46c0      	nop			; (mov r8, r8)
 8004c78:	fffff000 	.word	0xfffff000
 8004c7c:	ffffefff 	.word	0xffffefff
 8004c80:	00000fbd 	.word	0x00000fbd
 8004c84:	080063f2 	.word	0x080063f2
 8004c88:	ffff0088 	.word	0xffff0088
 8004c8c:	40012c00 	.word	0x40012c00
 8004c90:	40000400 	.word	0x40000400
 8004c94:	00001045 	.word	0x00001045
 8004c98:	0000100f 	.word	0x0000100f
 8004c9c:	00001012 	.word	0x00001012
 8004ca0:	00001013 	.word	0x00001013
 8004ca4:	ffff0fff 	.word	0xffff0fff
 8004ca8:	00000fec 	.word	0x00000fec
 8004cac:	ffffcfff 	.word	0xffffcfff
 8004cb0:	00000fef 	.word	0x00000fef
 8004cb4:	00000ff1 	.word	0x00000ff1
 8004cb8:	40002000 	.word	0x40002000
 8004cbc:	40014400 	.word	0x40014400
 8004cc0:	40014800 	.word	0x40014800
 8004cc4:	00000fc9 	.word	0x00000fc9
 8004cc8:	00000fd2 	.word	0x00000fd2
 8004ccc:	00000fd5 	.word	0x00000fd5
 8004cd0:	00000fd6 	.word	0x00000fd6
 8004cd4:	00000fd7 	.word	0x00000fd7
 8004cd8:	00001003 	.word	0x00001003
 8004cdc:	00001004 	.word	0x00001004
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004ce0:	4a36      	ldr	r2, [pc, #216]	; (8004dbc <HAL_TIM_ConfigClockSource+0x3e4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d006      	beq.n	8004cf4 <HAL_TIM_ConfigClockSource+0x31c>
 8004ce6:	4a36      	ldr	r2, [pc, #216]	; (8004dc0 <HAL_TIM_ConfigClockSource+0x3e8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d003      	beq.n	8004cf4 <HAL_TIM_ConfigClockSource+0x31c>
 8004cec:	4935      	ldr	r1, [pc, #212]	; (8004dc4 <HAL_TIM_ConfigClockSource+0x3ec>)
 8004cee:	4836      	ldr	r0, [pc, #216]	; (8004dc8 <HAL_TIM_ConfigClockSource+0x3f0>)
 8004cf0:	f7fc ff85 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004cf4:	2280      	movs	r2, #128	; 0x80
 8004cf6:	6863      	ldr	r3, [r4, #4]
 8004cf8:	0212      	lsls	r2, r2, #8
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d009      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x33a>
 8004cfe:	2202      	movs	r2, #2
 8004d00:	0019      	movs	r1, r3
 8004d02:	4391      	bics	r1, r2
 8004d04:	d005      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x33a>
 8004d06:	2b0a      	cmp	r3, #10
 8004d08:	d003      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x33a>
 8004d0a:	4930      	ldr	r1, [pc, #192]	; (8004dcc <HAL_TIM_ConfigClockSource+0x3f4>)
 8004d0c:	482e      	ldr	r0, [pc, #184]	; (8004dc8 <HAL_TIM_ConfigClockSource+0x3f0>)
 8004d0e:	f7fc ff76 	bl	8001bfe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004d12:	68e3      	ldr	r3, [r4, #12]
 8004d14:	2b0f      	cmp	r3, #15
 8004d16:	d903      	bls.n	8004d20 <HAL_TIM_ConfigClockSource+0x348>
 8004d18:	492d      	ldr	r1, [pc, #180]	; (8004dd0 <HAL_TIM_ConfigClockSource+0x3f8>)
 8004d1a:	482b      	ldr	r0, [pc, #172]	; (8004dc8 <HAL_TIM_ConfigClockSource+0x3f0>)
 8004d1c:	f7fc ff6f 	bl	8001bfe <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d20:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d22:	2501      	movs	r5, #1
  tmpccer = TIMx->CCER;
 8004d24:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d26:	6861      	ldr	r1, [r4, #4]
 8004d28:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d2a:	6a1c      	ldr	r4, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d2c:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d2e:	43ac      	bics	r4, r5
 8004d30:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d32:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d34:	35ef      	adds	r5, #239	; 0xef
 8004d36:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d38:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d3a:	240a      	movs	r4, #10
 8004d3c:	43a0      	bics	r0, r4
  tmpccer |= TIM_ICPolarity;
 8004d3e:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8004d40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d42:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004d44:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8004d46:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004d48:	438a      	bics	r2, r1
 8004d4a:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004d4c:	2247      	movs	r2, #71	; 0x47
 8004d4e:	e78f      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x298>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004d50:	4a1a      	ldr	r2, [pc, #104]	; (8004dbc <HAL_TIM_ConfigClockSource+0x3e4>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d006      	beq.n	8004d64 <HAL_TIM_ConfigClockSource+0x38c>
 8004d56:	4a1a      	ldr	r2, [pc, #104]	; (8004dc0 <HAL_TIM_ConfigClockSource+0x3e8>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d003      	beq.n	8004d64 <HAL_TIM_ConfigClockSource+0x38c>
 8004d5c:	491d      	ldr	r1, [pc, #116]	; (8004dd4 <HAL_TIM_ConfigClockSource+0x3fc>)
 8004d5e:	481a      	ldr	r0, [pc, #104]	; (8004dc8 <HAL_TIM_ConfigClockSource+0x3f0>)
 8004d60:	f7fc ff4d 	bl	8001bfe <assert_failed>
   tmpsmcr &= ~TIM_SMCR_TS;
 8004d64:	2270      	movs	r2, #112	; 0x70
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004d66:	6829      	ldr	r1, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004d68:	688b      	ldr	r3, [r1, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004d6a:	4393      	bics	r3, r2
 8004d6c:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004d6e:	2307      	movs	r3, #7
 8004d70:	4313      	orrs	r3, r2
   TIMx->SMCR = tmpsmcr;
 8004d72:	608b      	str	r3, [r1, #8]
 8004d74:	e65f      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004d76:	4a11      	ldr	r2, [pc, #68]	; (8004dbc <HAL_TIM_ConfigClockSource+0x3e4>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d006      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x3b2>
 8004d7c:	4a10      	ldr	r2, [pc, #64]	; (8004dc0 <HAL_TIM_ConfigClockSource+0x3e8>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d003      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x3b2>
 8004d82:	4915      	ldr	r1, [pc, #84]	; (8004dd8 <HAL_TIM_ConfigClockSource+0x400>)
 8004d84:	4810      	ldr	r0, [pc, #64]	; (8004dc8 <HAL_TIM_ConfigClockSource+0x3f0>)
 8004d86:	f7fc ff3a 	bl	8001bfe <assert_failed>
   tmpsmcr &= ~TIM_SMCR_TS;
 8004d8a:	2270      	movs	r2, #112	; 0x70
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8004d8c:	6829      	ldr	r1, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004d8e:	688b      	ldr	r3, [r1, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004d90:	4393      	bics	r3, r2
 8004d92:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004d94:	2317      	movs	r3, #23
 8004d96:	e7eb      	b.n	8004d70 <HAL_TIM_ConfigClockSource+0x398>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004d98:	4a08      	ldr	r2, [pc, #32]	; (8004dbc <HAL_TIM_ConfigClockSource+0x3e4>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d006      	beq.n	8004dac <HAL_TIM_ConfigClockSource+0x3d4>
 8004d9e:	4a08      	ldr	r2, [pc, #32]	; (8004dc0 <HAL_TIM_ConfigClockSource+0x3e8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d003      	beq.n	8004dac <HAL_TIM_ConfigClockSource+0x3d4>
 8004da4:	490d      	ldr	r1, [pc, #52]	; (8004ddc <HAL_TIM_ConfigClockSource+0x404>)
 8004da6:	4808      	ldr	r0, [pc, #32]	; (8004dc8 <HAL_TIM_ConfigClockSource+0x3f0>)
 8004da8:	f7fc ff29 	bl	8001bfe <assert_failed>
   tmpsmcr &= ~TIM_SMCR_TS;
 8004dac:	2270      	movs	r2, #112	; 0x70
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8004dae:	6829      	ldr	r1, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004db0:	688b      	ldr	r3, [r1, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004db2:	4393      	bics	r3, r2
 8004db4:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004db6:	2327      	movs	r3, #39	; 0x27
 8004db8:	e7da      	b.n	8004d70 <HAL_TIM_ConfigClockSource+0x398>
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	40012c00 	.word	0x40012c00
 8004dc0:	40000400 	.word	0x40000400
 8004dc4:	0000101e 	.word	0x0000101e
 8004dc8:	080063f2 	.word	0x080063f2
 8004dcc:	00001021 	.word	0x00001021
 8004dd0:	00001022 	.word	0x00001022
 8004dd4:	0000102d 	.word	0x0000102d
 8004dd8:	00001035 	.word	0x00001035
 8004ddc:	0000103d 	.word	0x0000103d

08004de0 <HAL_TIMEx_MasterConfigSynchronization>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8004de0:	6803      	ldr	r3, [r0, #0]
 8004de2:	4a1f      	ldr	r2, [pc, #124]	; (8004e60 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
{
 8004de4:	b570      	push	{r4, r5, r6, lr}
 8004de6:	0005      	movs	r5, r0
 8004de8:	000c      	movs	r4, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d006      	beq.n	8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x1c>
 8004dee:	4a1d      	ldr	r2, [pc, #116]	; (8004e64 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d003      	beq.n	8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x1c>
 8004df4:	491c      	ldr	r1, [pc, #112]	; (8004e68 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8004df6:	481d      	ldr	r0, [pc, #116]	; (8004e6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8004df8:	f7fc ff01 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8004dfc:	2330      	movs	r3, #48	; 0x30
 8004dfe:	6822      	ldr	r2, [r4, #0]
 8004e00:	439a      	bics	r2, r3
 8004e02:	d005      	beq.n	8004e10 <HAL_TIMEx_MasterConfigSynchronization+0x30>
 8004e04:	2a40      	cmp	r2, #64	; 0x40
 8004e06:	d003      	beq.n	8004e10 <HAL_TIMEx_MasterConfigSynchronization+0x30>
 8004e08:	4919      	ldr	r1, [pc, #100]	; (8004e70 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8004e0a:	4818      	ldr	r0, [pc, #96]	; (8004e6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8004e0c:	f7fc fef7 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8004e10:	2380      	movs	r3, #128	; 0x80
 8004e12:	6862      	ldr	r2, [r4, #4]
 8004e14:	439a      	bics	r2, r3
 8004e16:	d003      	beq.n	8004e20 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004e18:	4916      	ldr	r1, [pc, #88]	; (8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 8004e1a:	4814      	ldr	r0, [pc, #80]	; (8004e6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8004e1c:	f7fc feef 	bl	8001bfe <assert_failed>

  __HAL_LOCK(htim);
 8004e20:	0029      	movs	r1, r5
 8004e22:	313c      	adds	r1, #60	; 0x3c
 8004e24:	780b      	ldrb	r3, [r1, #0]
 8004e26:	2002      	movs	r0, #2
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d017      	beq.n	8004e5c <HAL_TIMEx_MasterConfigSynchronization+0x7c>

  htim->State = HAL_TIM_STATE_BUSY;
 8004e2c:	002e      	movs	r6, r5

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004e2e:	682b      	ldr	r3, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004e30:	363d      	adds	r6, #61	; 0x3d
 8004e32:	7030      	strb	r0, [r6, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	306e      	adds	r0, #110	; 0x6e
 8004e38:	4382      	bics	r2, r0
 8004e3a:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	6820      	ldr	r0, [r4, #0]
 8004e40:	4302      	orrs	r2, r0

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8004e42:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8004e44:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8004e46:	689a      	ldr	r2, [r3, #8]
 8004e48:	4382      	bics	r2, r0
 8004e4a:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	6860      	ldr	r0, [r4, #4]
 8004e50:	4302      	orrs	r2, r0
 8004e52:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004e54:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004e56:	2301      	movs	r3, #1
 8004e58:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8004e5a:	7008      	strb	r0, [r1, #0]

  return HAL_OK;
}
 8004e5c:	bd70      	pop	{r4, r5, r6, pc}
 8004e5e:	46c0      	nop			; (mov r8, r8)
 8004e60:	40012c00 	.word	0x40012c00
 8004e64:	40000400 	.word	0x40000400
 8004e68:	00000649 	.word	0x00000649
 8004e6c:	0800642a 	.word	0x0800642a
 8004e70:	0000064a 	.word	0x0000064a
 8004e74:	0000064b 	.word	0x0000064b

08004e78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpbdtr = 0;
   
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8004e7a:	4a39      	ldr	r2, [pc, #228]	; (8004f60 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>)
 8004e7c:	6803      	ldr	r3, [r0, #0]
{
 8004e7e:	0005      	movs	r5, r0
 8004e80:	000c      	movs	r4, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d00a      	beq.n	8004e9c <HAL_TIMEx_ConfigBreakDeadTime+0x24>
 8004e86:	4a37      	ldr	r2, [pc, #220]	; (8004f64 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d007      	beq.n	8004e9c <HAL_TIMEx_ConfigBreakDeadTime+0x24>
 8004e8c:	4a36      	ldr	r2, [pc, #216]	; (8004f68 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d004      	beq.n	8004e9c <HAL_TIMEx_ConfigBreakDeadTime+0x24>
 8004e92:	21ce      	movs	r1, #206	; 0xce
 8004e94:	4835      	ldr	r0, [pc, #212]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004e96:	00c9      	lsls	r1, r1, #3
 8004e98:	f7fc feb1 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	4a34      	ldr	r2, [pc, #208]	; (8004f70 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8004ea0:	4213      	tst	r3, r2
 8004ea2:	d003      	beq.n	8004eac <HAL_TIMEx_ConfigBreakDeadTime+0x34>
 8004ea4:	4933      	ldr	r1, [pc, #204]	; (8004f74 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8004ea6:	4831      	ldr	r0, [pc, #196]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ea8:	f7fc fea9 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8004eac:	6863      	ldr	r3, [r4, #4]
 8004eae:	4a32      	ldr	r2, [pc, #200]	; (8004f78 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8004eb0:	4213      	tst	r3, r2
 8004eb2:	d003      	beq.n	8004ebc <HAL_TIMEx_ConfigBreakDeadTime+0x44>
 8004eb4:	4931      	ldr	r1, [pc, #196]	; (8004f7c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8004eb6:	482d      	ldr	r0, [pc, #180]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004eb8:	f7fc fea1 	bl	8001bfe <assert_failed>
 8004ebc:	4f30      	ldr	r7, [pc, #192]	; (8004f80 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8004ebe:	68a3      	ldr	r3, [r4, #8]
 8004ec0:	423b      	tst	r3, r7
 8004ec2:	d003      	beq.n	8004ecc <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8004ec4:	492f      	ldr	r1, [pc, #188]	; (8004f84 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8004ec6:	4829      	ldr	r0, [pc, #164]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ec8:	f7fc fe99 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8004ecc:	68e3      	ldr	r3, [r4, #12]
 8004ece:	2bff      	cmp	r3, #255	; 0xff
 8004ed0:	d903      	bls.n	8004eda <HAL_TIMEx_ConfigBreakDeadTime+0x62>
 8004ed2:	492d      	ldr	r1, [pc, #180]	; (8004f88 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8004ed4:	4825      	ldr	r0, [pc, #148]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ed6:	f7fc fe92 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8004eda:	6923      	ldr	r3, [r4, #16]
 8004edc:	4a2b      	ldr	r2, [pc, #172]	; (8004f8c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004ede:	4213      	tst	r3, r2
 8004ee0:	d003      	beq.n	8004eea <HAL_TIMEx_ConfigBreakDeadTime+0x72>
 8004ee2:	492b      	ldr	r1, [pc, #172]	; (8004f90 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8004ee4:	4821      	ldr	r0, [pc, #132]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ee6:	f7fc fe8a 	bl	8001bfe <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8004eea:	6963      	ldr	r3, [r4, #20]
 8004eec:	4a29      	ldr	r2, [pc, #164]	; (8004f94 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004eee:	4213      	tst	r3, r2
 8004ef0:	d003      	beq.n	8004efa <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8004ef2:	4929      	ldr	r1, [pc, #164]	; (8004f98 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004ef4:	481d      	ldr	r0, [pc, #116]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ef6:	f7fc fe82 	bl	8001bfe <assert_failed>
 8004efa:	4e28      	ldr	r6, [pc, #160]	; (8004f9c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8004efc:	69a3      	ldr	r3, [r4, #24]
 8004efe:	4233      	tst	r3, r6
 8004f00:	d003      	beq.n	8004f0a <HAL_TIMEx_ConfigBreakDeadTime+0x92>
 8004f02:	4927      	ldr	r1, [pc, #156]	; (8004fa0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004f04:	4819      	ldr	r0, [pc, #100]	; (8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004f06:	f7fc fe7a 	bl	8001bfe <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f0a:	002b      	movs	r3, r5
 8004f0c:	333c      	adds	r3, #60	; 0x3c
 8004f0e:	781a      	ldrb	r2, [r3, #0]
 8004f10:	2002      	movs	r0, #2
 8004f12:	2a01      	cmp	r2, #1
 8004f14:	d022      	beq.n	8004f5c <HAL_TIMEx_ConfigBreakDeadTime+0xe4>

  htim->State = HAL_TIM_STATE_BUSY;
 8004f16:	002a      	movs	r2, r5
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f18:	68e1      	ldr	r1, [r4, #12]
  htim->State = HAL_TIM_STATE_BUSY;
 8004f1a:	323d      	adds	r2, #61	; 0x3d
 8004f1c:	7010      	strb	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f1e:	68a0      	ldr	r0, [r4, #8]
 8004f20:	4039      	ands	r1, r7
 8004f22:	4301      	orrs	r1, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f24:	4814      	ldr	r0, [pc, #80]	; (8004f78 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8004f26:	4001      	ands	r1, r0
 8004f28:	6860      	ldr	r0, [r4, #4]
 8004f2a:	4301      	orrs	r1, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f2c:	4810      	ldr	r0, [pc, #64]	; (8004f70 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8004f2e:	4001      	ands	r1, r0
 8004f30:	6820      	ldr	r0, [r4, #0]
 8004f32:	4301      	orrs	r1, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f34:	4815      	ldr	r0, [pc, #84]	; (8004f8c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004f36:	4001      	ands	r1, r0
 8004f38:	6920      	ldr	r0, [r4, #16]
 8004f3a:	4301      	orrs	r1, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f3c:	4815      	ldr	r0, [pc, #84]	; (8004f94 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004f3e:	4001      	ands	r1, r0
 8004f40:	6960      	ldr	r0, [r4, #20]
 8004f42:	4301      	orrs	r1, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f44:	400e      	ands	r6, r1
 8004f46:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f48:	4816      	ldr	r0, [pc, #88]	; (8004fa4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f4a:	430e      	orrs	r6, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f4c:	4006      	ands	r6, r0
 8004f4e:	430e      	orrs	r6, r1
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f50:	6829      	ldr	r1, [r5, #0]
  
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004f52:	2000      	movs	r0, #0
  htim->Instance->BDTR = tmpbdtr;
 8004f54:	644e      	str	r6, [r1, #68]	; 0x44
  htim->State = HAL_TIM_STATE_READY;
 8004f56:	2101      	movs	r1, #1
 8004f58:	7011      	strb	r1, [r2, #0]
  __HAL_UNLOCK(htim);
 8004f5a:	7018      	strb	r0, [r3, #0]

  return HAL_OK;
}
 8004f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f5e:	46c0      	nop			; (mov r8, r8)
 8004f60:	40012c00 	.word	0x40012c00
 8004f64:	40014400 	.word	0x40014400
 8004f68:	40014800 	.word	0x40014800
 8004f6c:	0800642a 	.word	0x0800642a
 8004f70:	fffff7ff 	.word	0xfffff7ff
 8004f74:	00000671 	.word	0x00000671
 8004f78:	fffffbff 	.word	0xfffffbff
 8004f7c:	00000672 	.word	0x00000672
 8004f80:	fffffcff 	.word	0xfffffcff
 8004f84:	00000673 	.word	0x00000673
 8004f88:	00000674 	.word	0x00000674
 8004f8c:	ffffefff 	.word	0xffffefff
 8004f90:	00000675 	.word	0x00000675
 8004f94:	ffffdfff 	.word	0xffffdfff
 8004f98:	00000676 	.word	0x00000676
 8004f9c:	ffffbfff 	.word	0xffffbfff
 8004fa0:	00000677 	.word	0x00000677
 8004fa4:	ffff7fff 	.word	0xffff7fff

08004fa8 <HAL_TIMEx_CommutationCallback>:
 8004fa8:	4770      	bx	lr

08004faa <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004faa:	4770      	bx	lr

08004fac <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fac:	6803      	ldr	r3, [r0, #0]
 8004fae:	4906      	ldr	r1, [pc, #24]	; (8004fc8 <UART_EndRxTransfer+0x1c>)
 8004fb0:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fb2:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fb4:	400a      	ands	r2, r1
 8004fb6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	3123      	adds	r1, #35	; 0x23
 8004fbc:	31ff      	adds	r1, #255	; 0xff
 8004fbe:	438a      	bics	r2, r1
 8004fc0:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8004fc2:	2320      	movs	r3, #32
 8004fc4:	7003      	strb	r3, [r0, #0]
}
 8004fc6:	4770      	bx	lr
 8004fc8:	fffffedf 	.word	0xfffffedf

08004fcc <HAL_UART_Transmit_DMA>:
{
 8004fcc:	0013      	movs	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8004fce:	0002      	movs	r2, r0
{
 8004fd0:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8004fd2:	3269      	adds	r2, #105	; 0x69
 8004fd4:	7814      	ldrb	r4, [r2, #0]
{
 8004fd6:	0005      	movs	r5, r0
    return HAL_BUSY;
 8004fd8:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8004fda:	2c20      	cmp	r4, #32
 8004fdc:	d134      	bne.n	8005048 <HAL_UART_Transmit_DMA+0x7c>
      return HAL_ERROR;
 8004fde:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8004fe0:	2900      	cmp	r1, #0
 8004fe2:	d031      	beq.n	8005048 <HAL_UART_Transmit_DMA+0x7c>
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d02f      	beq.n	8005048 <HAL_UART_Transmit_DMA+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fe8:	2480      	movs	r4, #128	; 0x80
 8004fea:	68ae      	ldr	r6, [r5, #8]
 8004fec:	0164      	lsls	r4, r4, #5
 8004fee:	42a6      	cmp	r6, r4
 8004ff0:	d104      	bne.n	8004ffc <HAL_UART_Transmit_DMA+0x30>
 8004ff2:	692c      	ldr	r4, [r5, #16]
 8004ff4:	2c00      	cmp	r4, #0
 8004ff6:	d101      	bne.n	8004ffc <HAL_UART_Transmit_DMA+0x30>
      if((((uint32_t)pData)&1U) != 0U)
 8004ff8:	4201      	tst	r1, r0
 8004ffa:	d125      	bne.n	8005048 <HAL_UART_Transmit_DMA+0x7c>
    __HAL_LOCK(huart);
 8004ffc:	002e      	movs	r6, r5
 8004ffe:	3668      	adds	r6, #104	; 0x68
 8005000:	7834      	ldrb	r4, [r6, #0]
    return HAL_BUSY;
 8005002:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8005004:	2c01      	cmp	r4, #1
 8005006:	d01f      	beq.n	8005048 <HAL_UART_Transmit_DMA+0x7c>
 8005008:	3801      	subs	r0, #1
 800500a:	7030      	strb	r0, [r6, #0]
    huart->TxXferSize = Size;
 800500c:	0028      	movs	r0, r5
 800500e:	3050      	adds	r0, #80	; 0x50
    huart->pTxBuffPtr = pData;
 8005010:	64e9      	str	r1, [r5, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005012:	2400      	movs	r4, #0
    huart->TxXferSize = Size;
 8005014:	8003      	strh	r3, [r0, #0]
    huart->TxXferCount = Size;
 8005016:	8043      	strh	r3, [r0, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005018:	2021      	movs	r0, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800501a:	66ec      	str	r4, [r5, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800501c:	7010      	strb	r0, [r2, #0]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800501e:	6e28      	ldr	r0, [r5, #96]	; 0x60
 8005020:	4a0a      	ldr	r2, [pc, #40]	; (800504c <HAL_UART_Transmit_DMA+0x80>)
    huart->hdmatx->XferAbortCallback = NULL;
 8005022:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005024:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005026:	4a0a      	ldr	r2, [pc, #40]	; (8005050 <HAL_UART_Transmit_DMA+0x84>)
 8005028:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800502a:	4a0a      	ldr	r2, [pc, #40]	; (8005054 <HAL_UART_Transmit_DMA+0x88>)
 800502c:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size);
 800502e:	682a      	ldr	r2, [r5, #0]
 8005030:	3228      	adds	r2, #40	; 0x28
 8005032:	f7fd ff9d 	bl	8002f70 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005036:	2240      	movs	r2, #64	; 0x40
    return HAL_OK;
 8005038:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800503a:	682b      	ldr	r3, [r5, #0]
 800503c:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800503e:	6899      	ldr	r1, [r3, #8]
 8005040:	1892      	adds	r2, r2, r2
 8005042:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8005044:	7034      	strb	r4, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005046:	609a      	str	r2, [r3, #8]
}
 8005048:	bd70      	pop	{r4, r5, r6, pc}
 800504a:	46c0      	nop			; (mov r8, r8)
 800504c:	08005059 	.word	0x08005059
 8005050:	0800508b 	.word	0x0800508b
 8005054:	08005099 	.word	0x08005099

08005058 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
  
  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8005058:	2120      	movs	r1, #32
 800505a:	6803      	ldr	r3, [r0, #0]
{
 800505c:	b510      	push	{r4, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800505e:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8005060:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8005062:	400b      	ands	r3, r1
 8005064:	d10c      	bne.n	8005080 <UART_DMATransmitCplt+0x28>
  {
    huart->TxXferCount = 0;
 8005066:	0011      	movs	r1, r2
 8005068:	3152      	adds	r1, #82	; 0x52
 800506a:	800b      	strh	r3, [r1, #0]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800506c:	2180      	movs	r1, #128	; 0x80
 800506e:	6813      	ldr	r3, [r2, #0]
 8005070:	689a      	ldr	r2, [r3, #8]
 8005072:	438a      	bics	r2, r1
 8005074:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005076:	2240      	movs	r2, #64	; 0x40
 8005078:	6819      	ldr	r1, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	601a      	str	r2, [r3, #0]
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }

}
 800507e:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 8005080:	0010      	movs	r0, r2
 8005082:	f7fc f981 	bl	8001388 <HAL_UART_TxCpltCallback>
}
 8005086:	e7fa      	b.n	800507e <UART_DMATransmitCplt+0x26>

08005088 <HAL_UART_TxHalfCpltCallback>:
 8005088:	4770      	bx	lr

0800508a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800508a:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_TxHalfCpltCallback(huart);
 800508c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800508e:	f7ff fffb 	bl	8005088 <HAL_UART_TxHalfCpltCallback>
}
 8005092:	bd10      	pop	{r4, pc}

08005094 <HAL_UART_RxCpltCallback>:
 8005094:	4770      	bx	lr

08005096 <HAL_UART_ErrorCallback>:
 8005096:	4770      	bx	lr

08005098 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005098:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800509a:	6a44      	ldr	r4, [r0, #36]	; 0x24

  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 800509c:	0021      	movs	r1, r4
 800509e:	3169      	adds	r1, #105	; 0x69
 80050a0:	780b      	ldrb	r3, [r1, #0]
 80050a2:	2b21      	cmp	r3, #33	; 0x21
 80050a4:	d10d      	bne.n	80050c2 <UART_DMAError+0x2a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 80050a6:	6823      	ldr	r3, [r4, #0]
 80050a8:	689a      	ldr	r2, [r3, #8]
 80050aa:	0612      	lsls	r2, r2, #24
 80050ac:	d509      	bpl.n	80050c2 <UART_DMAError+0x2a>
  {
    huart->TxXferCount = 0U;
 80050ae:	0022      	movs	r2, r4
 80050b0:	2000      	movs	r0, #0
 80050b2:	3252      	adds	r2, #82	; 0x52
 80050b4:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	30c0      	adds	r0, #192	; 0xc0
 80050ba:	4382      	bics	r2, r0
 80050bc:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80050be:	2320      	movs	r3, #32
 80050c0:	700b      	strb	r3, [r1, #0]
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050c2:	0023      	movs	r3, r4
 80050c4:	336a      	adds	r3, #106	; 0x6a
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	2b22      	cmp	r3, #34	; 0x22
 80050ca:	d10a      	bne.n	80050e2 <UART_DMAError+0x4a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80050cc:	6823      	ldr	r3, [r4, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	065b      	lsls	r3, r3, #25
 80050d2:	d506      	bpl.n	80050e2 <UART_DMAError+0x4a>
  {
    huart->RxXferCount = 0U;
 80050d4:	0023      	movs	r3, r4
 80050d6:	2200      	movs	r2, #0
 80050d8:	335a      	adds	r3, #90	; 0x5a
 80050da:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 80050dc:	0020      	movs	r0, r4
 80050de:	f7ff ff65 	bl	8004fac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80050e2:	2310      	movs	r3, #16
 80050e4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80050e6:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80050e8:	4313      	orrs	r3, r2
 80050ea:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80050ec:	f7ff ffd3 	bl	8005096 <HAL_UART_ErrorCallback>
}
 80050f0:	bd10      	pop	{r4, pc}

080050f2 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80050f2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	0002      	movs	r2, r0
{
 80050f8:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80050fa:	325a      	adds	r2, #90	; 0x5a
 80050fc:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80050fe:	3a08      	subs	r2, #8
 8005100:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8005102:	f7ff ffc8 	bl	8005096 <HAL_UART_ErrorCallback>
}
 8005106:	bd10      	pop	{r4, pc}

08005108 <UART_SetConfig>:
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005108:	4b5e      	ldr	r3, [pc, #376]	; (8005284 <UART_SetConfig+0x17c>)
 800510a:	6842      	ldr	r2, [r0, #4]
{
 800510c:	b570      	push	{r4, r5, r6, lr}
 800510e:	0004      	movs	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005110:	429a      	cmp	r2, r3
 8005112:	d903      	bls.n	800511c <UART_SetConfig+0x14>
 8005114:	495c      	ldr	r1, [pc, #368]	; (8005288 <UART_SetConfig+0x180>)
 8005116:	485d      	ldr	r0, [pc, #372]	; (800528c <UART_SetConfig+0x184>)
 8005118:	f7fc fd71 	bl	8001bfe <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800511c:	4b5c      	ldr	r3, [pc, #368]	; (8005290 <UART_SetConfig+0x188>)
 800511e:	68a2      	ldr	r2, [r4, #8]
 8005120:	421a      	tst	r2, r3
 8005122:	d003      	beq.n	800512c <UART_SetConfig+0x24>
 8005124:	495b      	ldr	r1, [pc, #364]	; (8005294 <UART_SetConfig+0x18c>)
 8005126:	4859      	ldr	r0, [pc, #356]	; (800528c <UART_SetConfig+0x184>)
 8005128:	f7fc fd69 	bl	8001bfe <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800512c:	4b5a      	ldr	r3, [pc, #360]	; (8005298 <UART_SetConfig+0x190>)
 800512e:	68e2      	ldr	r2, [r4, #12]
 8005130:	421a      	tst	r2, r3
 8005132:	d003      	beq.n	800513c <UART_SetConfig+0x34>
 8005134:	4959      	ldr	r1, [pc, #356]	; (800529c <UART_SetConfig+0x194>)
 8005136:	4855      	ldr	r0, [pc, #340]	; (800528c <UART_SetConfig+0x184>)
 8005138:	f7fc fd61 	bl	8001bfe <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800513c:	6923      	ldr	r3, [r4, #16]
 800513e:	4a58      	ldr	r2, [pc, #352]	; (80052a0 <UART_SetConfig+0x198>)
 8005140:	4213      	tst	r3, r2
 8005142:	d007      	beq.n	8005154 <UART_SetConfig+0x4c>
 8005144:	22c0      	movs	r2, #192	; 0xc0
 8005146:	00d2      	lsls	r2, r2, #3
 8005148:	4293      	cmp	r3, r2
 800514a:	d003      	beq.n	8005154 <UART_SetConfig+0x4c>
 800514c:	4955      	ldr	r1, [pc, #340]	; (80052a4 <UART_SetConfig+0x19c>)
 800514e:	484f      	ldr	r0, [pc, #316]	; (800528c <UART_SetConfig+0x184>)
 8005150:	f7fc fd55 	bl	8001bfe <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005154:	6963      	ldr	r3, [r4, #20]
 8005156:	220c      	movs	r2, #12
 8005158:	0019      	movs	r1, r3
 800515a:	4391      	bics	r1, r2
 800515c:	d101      	bne.n	8005162 <UART_SetConfig+0x5a>
 800515e:	2b00      	cmp	r3, #0
 8005160:	d103      	bne.n	800516a <UART_SetConfig+0x62>
 8005162:	4951      	ldr	r1, [pc, #324]	; (80052a8 <UART_SetConfig+0x1a0>)
 8005164:	4849      	ldr	r0, [pc, #292]	; (800528c <UART_SetConfig+0x184>)
 8005166:	f7fc fd4a 	bl	8001bfe <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800516a:	4b50      	ldr	r3, [pc, #320]	; (80052ac <UART_SetConfig+0x1a4>)
 800516c:	69a2      	ldr	r2, [r4, #24]
 800516e:	421a      	tst	r2, r3
 8005170:	d003      	beq.n	800517a <UART_SetConfig+0x72>
 8005172:	494f      	ldr	r1, [pc, #316]	; (80052b0 <UART_SetConfig+0x1a8>)
 8005174:	4845      	ldr	r0, [pc, #276]	; (800528c <UART_SetConfig+0x184>)
 8005176:	f7fc fd42 	bl	8001bfe <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800517a:	4b4e      	ldr	r3, [pc, #312]	; (80052b4 <UART_SetConfig+0x1ac>)
 800517c:	6a22      	ldr	r2, [r4, #32]
 800517e:	421a      	tst	r2, r3
 8005180:	d003      	beq.n	800518a <UART_SetConfig+0x82>
 8005182:	494d      	ldr	r1, [pc, #308]	; (80052b8 <UART_SetConfig+0x1b0>)
 8005184:	4841      	ldr	r0, [pc, #260]	; (800528c <UART_SetConfig+0x184>)
 8005186:	f7fc fd3a 	bl	8001bfe <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800518a:	4b4c      	ldr	r3, [pc, #304]	; (80052bc <UART_SetConfig+0x1b4>)
 800518c:	69e2      	ldr	r2, [r4, #28]
 800518e:	421a      	tst	r2, r3
 8005190:	d003      	beq.n	800519a <UART_SetConfig+0x92>
 8005192:	494b      	ldr	r1, [pc, #300]	; (80052c0 <UART_SetConfig+0x1b8>)
 8005194:	483d      	ldr	r0, [pc, #244]	; (800528c <UART_SetConfig+0x184>)
 8005196:	f7fc fd32 	bl	8001bfe <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800519a:	6920      	ldr	r0, [r4, #16]
 800519c:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800519e:	6825      	ldr	r5, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051a0:	4303      	orrs	r3, r0
 80051a2:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80051a4:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051a6:	69e2      	ldr	r2, [r4, #28]
 80051a8:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80051aa:	4846      	ldr	r0, [pc, #280]	; (80052c4 <UART_SetConfig+0x1bc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051ac:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80051ae:	4001      	ands	r1, r0
 80051b0:	430b      	orrs	r3, r1
 80051b2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051b4:	686b      	ldr	r3, [r5, #4]
 80051b6:	4944      	ldr	r1, [pc, #272]	; (80052c8 <UART_SetConfig+0x1c0>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80051b8:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051ba:	400b      	ands	r3, r1
 80051bc:	68e1      	ldr	r1, [r4, #12]
 80051be:	430b      	orrs	r3, r1
 80051c0:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80051c2:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80051c4:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80051c6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80051c8:	4840      	ldr	r0, [pc, #256]	; (80052cc <UART_SetConfig+0x1c4>)
 80051ca:	4001      	ands	r1, r0
 80051cc:	430b      	orrs	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051ce:	2103      	movs	r1, #3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80051d0:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051d2:	4b3f      	ldr	r3, [pc, #252]	; (80052d0 <UART_SetConfig+0x1c8>)
 80051d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d6:	400b      	ands	r3, r1
 80051d8:	493e      	ldr	r1, [pc, #248]	; (80052d4 <UART_SetConfig+0x1cc>)
 80051da:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051dc:	2380      	movs	r3, #128	; 0x80
 80051de:	021b      	lsls	r3, r3, #8
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d12c      	bne.n	800523e <UART_SetConfig+0x136>
    switch (clocksource)
 80051e4:	2808      	cmp	r0, #8
 80051e6:	d827      	bhi.n	8005238 <UART_SetConfig+0x130>
 80051e8:	f7fa ff8e 	bl	8000108 <__gnu_thumb1_case_uqi>
 80051ec:	260b2605 	.word	0x260b2605
 80051f0:	2626261e 	.word	0x2626261e
 80051f4:	21          	.byte	0x21
 80051f5:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80051f6:	f7fe fdaf 	bl	8003d58 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80051fa:	6863      	ldr	r3, [r4, #4]
 80051fc:	0040      	lsls	r0, r0, #1
 80051fe:	085b      	lsrs	r3, r3, #1
 8005200:	e002      	b.n	8005208 <UART_SetConfig+0x100>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005202:	6863      	ldr	r3, [r4, #4]
 8005204:	0858      	lsrs	r0, r3, #1
 8005206:	4b34      	ldr	r3, [pc, #208]	; (80052d8 <UART_SetConfig+0x1d0>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005208:	18c0      	adds	r0, r0, r3
 800520a:	6861      	ldr	r1, [r4, #4]
 800520c:	f7fa ff86 	bl	800011c <__udivsi3>
 8005210:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8005212:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8005214:	220f      	movs	r2, #15
 8005216:	0019      	movs	r1, r3
 8005218:	4391      	bics	r1, r2
 800521a:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800521c:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 800521e:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005220:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8005222:	4313      	orrs	r3, r2
 8005224:	60cb      	str	r3, [r1, #12]
}
 8005226:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005228:	f7fe fc6c 	bl	8003b04 <HAL_RCC_GetSysClockFreq>
 800522c:	e7e5      	b.n	80051fa <UART_SetConfig+0xf2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800522e:	6863      	ldr	r3, [r4, #4]
 8005230:	0858      	lsrs	r0, r3, #1
 8005232:	2380      	movs	r3, #128	; 0x80
 8005234:	025b      	lsls	r3, r3, #9
 8005236:	e7e7      	b.n	8005208 <UART_SetConfig+0x100>
        ret = HAL_ERROR;
 8005238:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800523a:	2300      	movs	r3, #0
 800523c:	e7ea      	b.n	8005214 <UART_SetConfig+0x10c>
    switch (clocksource)
 800523e:	2808      	cmp	r0, #8
 8005240:	d81d      	bhi.n	800527e <UART_SetConfig+0x176>
 8005242:	f7fa ff61 	bl	8000108 <__gnu_thumb1_case_uqi>
 8005246:	1c05      	.short	0x1c05
 8005248:	1c141c0a 	.word	0x1c141c0a
 800524c:	1c1c      	.short	0x1c1c
 800524e:	17          	.byte	0x17
 800524f:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005250:	f7fe fd82 	bl	8003d58 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005254:	6861      	ldr	r1, [r4, #4]
 8005256:	084b      	lsrs	r3, r1, #1
 8005258:	e002      	b.n	8005260 <UART_SetConfig+0x158>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800525a:	6861      	ldr	r1, [r4, #4]
 800525c:	4b1f      	ldr	r3, [pc, #124]	; (80052dc <UART_SetConfig+0x1d4>)
 800525e:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005260:	18c0      	adds	r0, r0, r3
 8005262:	f7fa ff5b 	bl	800011c <__udivsi3>
 8005266:	b280      	uxth	r0, r0
 8005268:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800526a:	2000      	movs	r0, #0
        break;
 800526c:	e7db      	b.n	8005226 <UART_SetConfig+0x11e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800526e:	f7fe fc49 	bl	8003b04 <HAL_RCC_GetSysClockFreq>
 8005272:	e7ef      	b.n	8005254 <UART_SetConfig+0x14c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005274:	2380      	movs	r3, #128	; 0x80
 8005276:	6861      	ldr	r1, [r4, #4]
 8005278:	021b      	lsls	r3, r3, #8
 800527a:	0848      	lsrs	r0, r1, #1
 800527c:	e7f0      	b.n	8005260 <UART_SetConfig+0x158>
        ret = HAL_ERROR;
 800527e:	2001      	movs	r0, #1
 8005280:	e7d1      	b.n	8005226 <UART_SetConfig+0x11e>
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	005b8d80 	.word	0x005b8d80
 8005288:	00000846 	.word	0x00000846
 800528c:	08006469 	.word	0x08006469
 8005290:	ffffefff 	.word	0xffffefff
 8005294:	00000847 	.word	0x00000847
 8005298:	ffffdfff 	.word	0xffffdfff
 800529c:	00000848 	.word	0x00000848
 80052a0:	fffffbff 	.word	0xfffffbff
 80052a4:	00000849 	.word	0x00000849
 80052a8:	0000084a 	.word	0x0000084a
 80052ac:	fffffcff 	.word	0xfffffcff
 80052b0:	0000084b 	.word	0x0000084b
 80052b4:	fffff7ff 	.word	0xfffff7ff
 80052b8:	0000084c 	.word	0x0000084c
 80052bc:	ffff7fff 	.word	0xffff7fff
 80052c0:	0000084d 	.word	0x0000084d
 80052c4:	ffff69f3 	.word	0xffff69f3
 80052c8:	ffffcfff 	.word	0xffffcfff
 80052cc:	fffff4ff 	.word	0xfffff4ff
 80052d0:	40021000 	.word	0x40021000
 80052d4:	08006465 	.word	0x08006465
 80052d8:	00f42400 	.word	0x00f42400
 80052dc:	007a1200 	.word	0x007a1200

080052e0 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80052e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80052e2:	b570      	push	{r4, r5, r6, lr}
 80052e4:	0004      	movs	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80052e6:	2bff      	cmp	r3, #255	; 0xff
 80052e8:	d903      	bls.n	80052f2 <UART_AdvFeatureConfig+0x12>
 80052ea:	4954      	ldr	r1, [pc, #336]	; (800543c <UART_AdvFeatureConfig+0x15c>)
 80052ec:	4854      	ldr	r0, [pc, #336]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 80052ee:	f7fc fc86 	bl	8001bfe <assert_failed>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052f4:	07db      	lsls	r3, r3, #31
 80052f6:	d50d      	bpl.n	8005314 <UART_AdvFeatureConfig+0x34>
 80052f8:	4d52      	ldr	r5, [pc, #328]	; (8005444 <UART_AdvFeatureConfig+0x164>)
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80052fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80052fc:	422b      	tst	r3, r5
 80052fe:	d003      	beq.n	8005308 <UART_AdvFeatureConfig+0x28>
 8005300:	4951      	ldr	r1, [pc, #324]	; (8005448 <UART_AdvFeatureConfig+0x168>)
 8005302:	484f      	ldr	r0, [pc, #316]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 8005304:	f7fc fc7b 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005308:	6822      	ldr	r2, [r4, #0]
 800530a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800530c:	6853      	ldr	r3, [r2, #4]
 800530e:	402b      	ands	r3, r5
 8005310:	430b      	orrs	r3, r1
 8005312:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005314:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005316:	079b      	lsls	r3, r3, #30
 8005318:	d50d      	bpl.n	8005336 <UART_AdvFeatureConfig+0x56>
 800531a:	4d4c      	ldr	r5, [pc, #304]	; (800544c <UART_AdvFeatureConfig+0x16c>)
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800531c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800531e:	422b      	tst	r3, r5
 8005320:	d003      	beq.n	800532a <UART_AdvFeatureConfig+0x4a>
 8005322:	494b      	ldr	r1, [pc, #300]	; (8005450 <UART_AdvFeatureConfig+0x170>)
 8005324:	4846      	ldr	r0, [pc, #280]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 8005326:	f7fc fc6a 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800532a:	6822      	ldr	r2, [r4, #0]
 800532c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800532e:	6853      	ldr	r3, [r2, #4]
 8005330:	402b      	ands	r3, r5
 8005332:	430b      	orrs	r3, r1
 8005334:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005338:	075b      	lsls	r3, r3, #29
 800533a:	d50d      	bpl.n	8005358 <UART_AdvFeatureConfig+0x78>
 800533c:	4d45      	ldr	r5, [pc, #276]	; (8005454 <UART_AdvFeatureConfig+0x174>)
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800533e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005340:	422b      	tst	r3, r5
 8005342:	d003      	beq.n	800534c <UART_AdvFeatureConfig+0x6c>
 8005344:	4944      	ldr	r1, [pc, #272]	; (8005458 <UART_AdvFeatureConfig+0x178>)
 8005346:	483e      	ldr	r0, [pc, #248]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 8005348:	f7fc fc59 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800534c:	6822      	ldr	r2, [r4, #0]
 800534e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005350:	6853      	ldr	r3, [r2, #4]
 8005352:	402b      	ands	r3, r5
 8005354:	430b      	orrs	r3, r1
 8005356:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005358:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800535a:	071b      	lsls	r3, r3, #28
 800535c:	d50d      	bpl.n	800537a <UART_AdvFeatureConfig+0x9a>
 800535e:	4d3f      	ldr	r5, [pc, #252]	; (800545c <UART_AdvFeatureConfig+0x17c>)
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8005360:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005362:	422b      	tst	r3, r5
 8005364:	d003      	beq.n	800536e <UART_AdvFeatureConfig+0x8e>
 8005366:	493e      	ldr	r1, [pc, #248]	; (8005460 <UART_AdvFeatureConfig+0x180>)
 8005368:	4835      	ldr	r0, [pc, #212]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 800536a:	f7fc fc48 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800536e:	6822      	ldr	r2, [r4, #0]
 8005370:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005372:	6853      	ldr	r3, [r2, #4]
 8005374:	402b      	ands	r3, r5
 8005376:	430b      	orrs	r3, r1
 8005378:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800537a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800537c:	06db      	lsls	r3, r3, #27
 800537e:	d50d      	bpl.n	800539c <UART_AdvFeatureConfig+0xbc>
 8005380:	4d38      	ldr	r5, [pc, #224]	; (8005464 <UART_AdvFeatureConfig+0x184>)
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8005382:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005384:	422b      	tst	r3, r5
 8005386:	d003      	beq.n	8005390 <UART_AdvFeatureConfig+0xb0>
 8005388:	4937      	ldr	r1, [pc, #220]	; (8005468 <UART_AdvFeatureConfig+0x188>)
 800538a:	482d      	ldr	r0, [pc, #180]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 800538c:	f7fc fc37 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005390:	6822      	ldr	r2, [r4, #0]
 8005392:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005394:	6893      	ldr	r3, [r2, #8]
 8005396:	402b      	ands	r3, r5
 8005398:	430b      	orrs	r3, r1
 800539a:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800539c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800539e:	069b      	lsls	r3, r3, #26
 80053a0:	d50d      	bpl.n	80053be <UART_AdvFeatureConfig+0xde>
 80053a2:	4d32      	ldr	r5, [pc, #200]	; (800546c <UART_AdvFeatureConfig+0x18c>)
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80053a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80053a6:	422b      	tst	r3, r5
 80053a8:	d003      	beq.n	80053b2 <UART_AdvFeatureConfig+0xd2>
 80053aa:	4931      	ldr	r1, [pc, #196]	; (8005470 <UART_AdvFeatureConfig+0x190>)
 80053ac:	4824      	ldr	r0, [pc, #144]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 80053ae:	f7fc fc26 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053b2:	6822      	ldr	r2, [r4, #0]
 80053b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80053b6:	6893      	ldr	r3, [r2, #8]
 80053b8:	402b      	ands	r3, r5
 80053ba:	430b      	orrs	r3, r1
 80053bc:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053c0:	065b      	lsls	r3, r3, #25
 80053c2:	d528      	bpl.n	8005416 <UART_AdvFeatureConfig+0x136>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80053c4:	4b2b      	ldr	r3, [pc, #172]	; (8005474 <UART_AdvFeatureConfig+0x194>)
 80053c6:	6822      	ldr	r2, [r4, #0]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d003      	beq.n	80053d4 <UART_AdvFeatureConfig+0xf4>
 80053cc:	492a      	ldr	r1, [pc, #168]	; (8005478 <UART_AdvFeatureConfig+0x198>)
 80053ce:	481c      	ldr	r0, [pc, #112]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 80053d0:	f7fc fc15 	bl	8001bfe <assert_failed>
 80053d4:	4d29      	ldr	r5, [pc, #164]	; (800547c <UART_AdvFeatureConfig+0x19c>)
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80053d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053d8:	422b      	tst	r3, r5
 80053da:	d003      	beq.n	80053e4 <UART_AdvFeatureConfig+0x104>
 80053dc:	4928      	ldr	r1, [pc, #160]	; (8005480 <UART_AdvFeatureConfig+0x1a0>)
 80053de:	4818      	ldr	r0, [pc, #96]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 80053e0:	f7fc fc0d 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053e4:	6821      	ldr	r1, [r4, #0]
 80053e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80053e8:	684b      	ldr	r3, [r1, #4]
 80053ea:	402b      	ands	r3, r5
 80053ec:	4313      	orrs	r3, r2
 80053ee:	604b      	str	r3, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053f0:	2380      	movs	r3, #128	; 0x80
 80053f2:	035b      	lsls	r3, r3, #13
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d10e      	bne.n	8005416 <UART_AdvFeatureConfig+0x136>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 80053f8:	4b22      	ldr	r3, [pc, #136]	; (8005484 <UART_AdvFeatureConfig+0x1a4>)
 80053fa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80053fc:	421a      	tst	r2, r3
 80053fe:	d003      	beq.n	8005408 <UART_AdvFeatureConfig+0x128>
 8005400:	4921      	ldr	r1, [pc, #132]	; (8005488 <UART_AdvFeatureConfig+0x1a8>)
 8005402:	480f      	ldr	r0, [pc, #60]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 8005404:	f7fc fbfb 	bl	8001bfe <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005408:	6822      	ldr	r2, [r4, #0]
 800540a:	4920      	ldr	r1, [pc, #128]	; (800548c <UART_AdvFeatureConfig+0x1ac>)
 800540c:	6853      	ldr	r3, [r2, #4]
 800540e:	400b      	ands	r3, r1
 8005410:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005412:	430b      	orrs	r3, r1
 8005414:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005416:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005418:	061b      	lsls	r3, r3, #24
 800541a:	d50d      	bpl.n	8005438 <UART_AdvFeatureConfig+0x158>
 800541c:	4d1c      	ldr	r5, [pc, #112]	; (8005490 <UART_AdvFeatureConfig+0x1b0>)
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800541e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005420:	422b      	tst	r3, r5
 8005422:	d003      	beq.n	800542c <UART_AdvFeatureConfig+0x14c>
 8005424:	491b      	ldr	r1, [pc, #108]	; (8005494 <UART_AdvFeatureConfig+0x1b4>)
 8005426:	4806      	ldr	r0, [pc, #24]	; (8005440 <UART_AdvFeatureConfig+0x160>)
 8005428:	f7fc fbe9 	bl	8001bfe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800542c:	6822      	ldr	r2, [r4, #0]
 800542e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005430:	6853      	ldr	r3, [r2, #4]
 8005432:	402b      	ands	r3, r5
 8005434:	430b      	orrs	r3, r1
 8005436:	6053      	str	r3, [r2, #4]
}
 8005438:	bd70      	pop	{r4, r5, r6, pc}
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	000008a9 	.word	0x000008a9
 8005440:	08006469 	.word	0x08006469
 8005444:	fffdffff 	.word	0xfffdffff
 8005448:	000008ae 	.word	0x000008ae
 800544c:	fffeffff 	.word	0xfffeffff
 8005450:	000008b5 	.word	0x000008b5
 8005454:	fffbffff 	.word	0xfffbffff
 8005458:	000008bc 	.word	0x000008bc
 800545c:	ffff7fff 	.word	0xffff7fff
 8005460:	000008c3 	.word	0x000008c3
 8005464:	ffffefff 	.word	0xffffefff
 8005468:	000008ca 	.word	0x000008ca
 800546c:	ffffdfff 	.word	0xffffdfff
 8005470:	000008d1 	.word	0x000008d1
 8005474:	40013800 	.word	0x40013800
 8005478:	000008d8 	.word	0x000008d8
 800547c:	ffefffff 	.word	0xffefffff
 8005480:	000008d9 	.word	0x000008d9
 8005484:	ffdfffff 	.word	0xffdfffff
 8005488:	000008de 	.word	0x000008de
 800548c:	ff9fffff 	.word	0xff9fffff
 8005490:	fff7ffff 	.word	0xfff7ffff
 8005494:	000008e6 	.word	0x000008e6

08005498 <HAL_UART_Init>:
{
 8005498:	b570      	push	{r4, r5, r6, lr}
 800549a:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 800549c:	d101      	bne.n	80054a2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800549e:	2001      	movs	r0, #1
}
 80054a0:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80054a2:	6981      	ldr	r1, [r0, #24]
 80054a4:	4b22      	ldr	r3, [pc, #136]	; (8005530 <HAL_UART_Init+0x98>)
 80054a6:	6802      	ldr	r2, [r0, #0]
 80054a8:	2900      	cmp	r1, #0
 80054aa:	d03b      	beq.n	8005524 <HAL_UART_Init+0x8c>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d004      	beq.n	80054ba <HAL_UART_Init+0x22>
 80054b0:	2197      	movs	r1, #151	; 0x97
 80054b2:	0049      	lsls	r1, r1, #1
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80054b4:	481f      	ldr	r0, [pc, #124]	; (8005534 <HAL_UART_Init+0x9c>)
 80054b6:	f7fc fba2 	bl	8001bfe <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 80054ba:	0025      	movs	r5, r4
 80054bc:	3569      	adds	r5, #105	; 0x69
 80054be:	782b      	ldrb	r3, [r5, #0]
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d105      	bne.n	80054d2 <HAL_UART_Init+0x3a>
    huart->Lock = HAL_UNLOCKED;
 80054c6:	0022      	movs	r2, r4
 80054c8:	3268      	adds	r2, #104	; 0x68
 80054ca:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80054cc:	0020      	movs	r0, r4
 80054ce:	f7fc ffcf 	bl	8002470 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80054d2:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80054d4:	2101      	movs	r1, #1
 80054d6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80054d8:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80054da:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054dc:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80054de:	438b      	bics	r3, r1
 80054e0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054e2:	f7ff fe11 	bl	8005108 <UART_SetConfig>
 80054e6:	2801      	cmp	r0, #1
 80054e8:	d0d9      	beq.n	800549e <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d002      	beq.n	80054f6 <HAL_UART_Init+0x5e>
    UART_AdvFeatureConfig(huart);
 80054f0:	0020      	movs	r0, r4
 80054f2:	f7ff fef5 	bl	80052e0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80054f6:	6823      	ldr	r3, [r4, #0]
 80054f8:	490f      	ldr	r1, [pc, #60]	; (8005538 <HAL_UART_Init+0xa0>)
 80054fa:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054fc:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80054fe:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005500:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8005502:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	438a      	bics	r2, r1
 8005508:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800550a:	2201      	movs	r2, #1
 800550c:	6819      	ldr	r1, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8005512:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 8005514:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005516:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8005518:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 800551a:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800551c:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800551e:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8005520:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8005522:	e7bd      	b.n	80054a0 <HAL_UART_Init+0x8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005524:	429a      	cmp	r2, r3
 8005526:	d0c8      	beq.n	80054ba <HAL_UART_Init+0x22>
 8005528:	2134      	movs	r1, #52	; 0x34
 800552a:	31ff      	adds	r1, #255	; 0xff
 800552c:	e7c2      	b.n	80054b4 <HAL_UART_Init+0x1c>
 800552e:	46c0      	nop			; (mov r8, r8)
 8005530:	40013800 	.word	0x40013800
 8005534:	08006469 	.word	0x08006469
 8005538:	fffff7ff 	.word	0xfffff7ff

0800553c <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800553c:	0003      	movs	r3, r0
{
 800553e:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005540:	3369      	adds	r3, #105	; 0x69
 8005542:	781b      	ldrb	r3, [r3, #0]
{
 8005544:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8005546:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005548:	2b21      	cmp	r3, #33	; 0x21
 800554a:	d10f      	bne.n	800556c <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 800554c:	0014      	movs	r4, r2
 800554e:	3452      	adds	r4, #82	; 0x52
 8005550:	8823      	ldrh	r3, [r4, #0]
 8005552:	6811      	ldr	r1, [r2, #0]
 8005554:	b29b      	uxth	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d109      	bne.n	800556e <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800555a:	680a      	ldr	r2, [r1, #0]
 800555c:	307e      	adds	r0, #126	; 0x7e
 800555e:	4382      	bics	r2, r0
 8005560:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005562:	2240      	movs	r2, #64	; 0x40
 8005564:	6808      	ldr	r0, [r1, #0]
 8005566:	4302      	orrs	r2, r0
 8005568:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 800556a:	2000      	movs	r0, #0
  }
}
 800556c:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800556e:	2080      	movs	r0, #128	; 0x80
 8005570:	6895      	ldr	r5, [r2, #8]
 8005572:	0140      	lsls	r0, r0, #5
 8005574:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005576:	4285      	cmp	r5, r0
 8005578:	d10d      	bne.n	8005596 <UART_Transmit_IT+0x5a>
 800557a:	6910      	ldr	r0, [r2, #16]
 800557c:	2800      	cmp	r0, #0
 800557e:	d10a      	bne.n	8005596 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8005580:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 8005582:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8005584:	05c0      	lsls	r0, r0, #23
 8005586:	0dc0      	lsrs	r0, r0, #23
 8005588:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800558a:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 800558c:	8823      	ldrh	r3, [r4, #0]
 800558e:	3b01      	subs	r3, #1
 8005590:	b29b      	uxth	r3, r3
 8005592:	8023      	strh	r3, [r4, #0]
 8005594:	e7e9      	b.n	800556a <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8005596:	1c58      	adds	r0, r3, #1
 8005598:	64d0      	str	r0, [r2, #76]	; 0x4c
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	850b      	strh	r3, [r1, #40]	; 0x28
 800559e:	e7f5      	b.n	800558c <UART_Transmit_IT+0x50>

080055a0 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055a0:	2140      	movs	r1, #64	; 0x40
 80055a2:	6802      	ldr	r2, [r0, #0]
{
 80055a4:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055a6:	6813      	ldr	r3, [r2, #0]
 80055a8:	438b      	bics	r3, r1
 80055aa:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055ac:	0003      	movs	r3, r0
 80055ae:	2220      	movs	r2, #32
 80055b0:	3369      	adds	r3, #105	; 0x69
 80055b2:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 80055b4:	f7fb fee8 	bl	8001388 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80055b8:	2000      	movs	r0, #0
 80055ba:	bd10      	pop	{r4, pc}

080055bc <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055bc:	0002      	movs	r2, r0
{
 80055be:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055c0:	326a      	adds	r2, #106	; 0x6a
 80055c2:	7811      	ldrb	r1, [r2, #0]
 80055c4:	6803      	ldr	r3, [r0, #0]
 80055c6:	2922      	cmp	r1, #34	; 0x22
 80055c8:	d12d      	bne.n	8005626 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 80055ca:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055cc:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 80055ce:	315c      	adds	r1, #92	; 0x5c
 80055d0:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80055d2:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055d4:	0164      	lsls	r4, r4, #5
 80055d6:	4029      	ands	r1, r5
 80055d8:	6885      	ldr	r5, [r0, #8]
 80055da:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80055dc:	42a5      	cmp	r5, r4
 80055de:	d11e      	bne.n	800561e <UART_Receive_IT+0x62>
 80055e0:	6904      	ldr	r4, [r0, #16]
 80055e2:	2c00      	cmp	r4, #0
 80055e4:	d11b      	bne.n	800561e <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80055e6:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80055e8:	3302      	adds	r3, #2
 80055ea:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80055ec:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 80055ee:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 80055f0:	315a      	adds	r1, #90	; 0x5a
 80055f2:	880b      	ldrh	r3, [r1, #0]
 80055f4:	3b01      	subs	r3, #1
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	800b      	strh	r3, [r1, #0]
 80055fa:	42a3      	cmp	r3, r4
 80055fc:	d10d      	bne.n	800561a <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055fe:	6803      	ldr	r3, [r0, #0]
 8005600:	4d0c      	ldr	r5, [pc, #48]	; (8005634 <UART_Receive_IT+0x78>)
 8005602:	6819      	ldr	r1, [r3, #0]
 8005604:	4029      	ands	r1, r5
 8005606:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005608:	6899      	ldr	r1, [r3, #8]
 800560a:	3523      	adds	r5, #35	; 0x23
 800560c:	35ff      	adds	r5, #255	; 0xff
 800560e:	43a9      	bics	r1, r5
 8005610:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8005612:	2320      	movs	r3, #32
 8005614:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8005616:	f7ff fd3d 	bl	8005094 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 800561a:	0020      	movs	r0, r4
 800561c:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800561e:	1c5c      	adds	r4, r3, #1
 8005620:	6544      	str	r4, [r0, #84]	; 0x54
 8005622:	7019      	strb	r1, [r3, #0]
 8005624:	e7e2      	b.n	80055ec <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005626:	2208      	movs	r2, #8
 8005628:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 800562a:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800562c:	430a      	orrs	r2, r1
 800562e:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8005630:	e7f3      	b.n	800561a <UART_Receive_IT+0x5e>
 8005632:	46c0      	nop			; (mov r8, r8)
 8005634:	fffffedf 	.word	0xfffffedf

08005638 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8005638:	220f      	movs	r2, #15
{
 800563a:	b570      	push	{r4, r5, r6, lr}
 800563c:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800563e:	6800      	ldr	r0, [r0, #0]
 8005640:	69c3      	ldr	r3, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005642:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8005644:	401a      	ands	r2, r3
  if (errorflags == RESET)
 8005646:	d108      	bne.n	800565a <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005648:	2520      	movs	r5, #32
 800564a:	422b      	tst	r3, r5
 800564c:	d005      	beq.n	800565a <HAL_UART_IRQHandler+0x22>
 800564e:	4229      	tst	r1, r5
 8005650:	d003      	beq.n	800565a <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 8005652:	0020      	movs	r0, r4
 8005654:	f7ff ffb2 	bl	80055bc <UART_Receive_IT>
}
 8005658:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 800565a:	6885      	ldr	r5, [r0, #8]
  if(   (errorflags != RESET)
 800565c:	2a00      	cmp	r2, #0
 800565e:	d060      	beq.n	8005722 <HAL_UART_IRQHandler+0xea>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8005660:	2201      	movs	r2, #1
 8005662:	4015      	ands	r5, r2
 8005664:	d103      	bne.n	800566e <HAL_UART_IRQHandler+0x36>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8005666:	2690      	movs	r6, #144	; 0x90
 8005668:	0076      	lsls	r6, r6, #1
 800566a:	4231      	tst	r1, r6
 800566c:	d059      	beq.n	8005722 <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800566e:	4213      	tst	r3, r2
 8005670:	d005      	beq.n	800567e <HAL_UART_IRQHandler+0x46>
 8005672:	05ce      	lsls	r6, r1, #23
 8005674:	d503      	bpl.n	800567e <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8005676:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005678:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800567a:	4332      	orrs	r2, r6
 800567c:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800567e:	2202      	movs	r2, #2
 8005680:	4213      	tst	r3, r2
 8005682:	d006      	beq.n	8005692 <HAL_UART_IRQHandler+0x5a>
 8005684:	2d00      	cmp	r5, #0
 8005686:	d004      	beq.n	8005692 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8005688:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800568a:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800568c:	1892      	adds	r2, r2, r2
 800568e:	4332      	orrs	r2, r6
 8005690:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005692:	2204      	movs	r2, #4
 8005694:	4213      	tst	r3, r2
 8005696:	d006      	beq.n	80056a6 <HAL_UART_IRQHandler+0x6e>
 8005698:	2d00      	cmp	r5, #0
 800569a:	d004      	beq.n	80056a6 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800569c:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800569e:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80056a0:	3a02      	subs	r2, #2
 80056a2:	4332      	orrs	r2, r6
 80056a4:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80056a6:	071a      	lsls	r2, r3, #28
 80056a8:	d508      	bpl.n	80056bc <HAL_UART_IRQHandler+0x84>
 80056aa:	068a      	lsls	r2, r1, #26
 80056ac:	d401      	bmi.n	80056b2 <HAL_UART_IRQHandler+0x7a>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80056ae:	2d00      	cmp	r5, #0
 80056b0:	d004      	beq.n	80056bc <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80056b2:	2208      	movs	r2, #8
 80056b4:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056b6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80056b8:	4302      	orrs	r2, r0
 80056ba:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056bc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80056be:	2a00      	cmp	r2, #0
 80056c0:	d0ca      	beq.n	8005658 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056c2:	2220      	movs	r2, #32
 80056c4:	4213      	tst	r3, r2
 80056c6:	d004      	beq.n	80056d2 <HAL_UART_IRQHandler+0x9a>
 80056c8:	4211      	tst	r1, r2
 80056ca:	d002      	beq.n	80056d2 <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 80056cc:	0020      	movs	r0, r4
 80056ce:	f7ff ff75 	bl	80055bc <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80056d2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 80056d4:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80056d6:	071b      	lsls	r3, r3, #28
 80056d8:	d404      	bmi.n	80056e4 <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	689d      	ldr	r5, [r3, #8]
 80056de:	2340      	movs	r3, #64	; 0x40
 80056e0:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80056e2:	d01a      	beq.n	800571a <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 80056e4:	f7ff fc62 	bl	8004fac <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e8:	2140      	movs	r1, #64	; 0x40
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	420a      	tst	r2, r1
 80056f0:	d00f      	beq.n	8005712 <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056f2:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80056f4:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056f6:	438a      	bics	r2, r1
 80056f8:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80056fa:	2800      	cmp	r0, #0
 80056fc:	d009      	beq.n	8005712 <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056fe:	4b13      	ldr	r3, [pc, #76]	; (800574c <HAL_UART_IRQHandler+0x114>)
 8005700:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005702:	f7fd fc81 	bl	8003008 <HAL_DMA_Abort_IT>
 8005706:	2800      	cmp	r0, #0
 8005708:	d0a6      	beq.n	8005658 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800570a:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800570c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800570e:	4798      	blx	r3
 8005710:	e7a2      	b.n	8005658 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8005712:	0020      	movs	r0, r4
 8005714:	f7ff fcbf 	bl	8005096 <HAL_UART_ErrorCallback>
 8005718:	e79e      	b.n	8005658 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 800571a:	f7ff fcbc 	bl	8005096 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571e:	66e5      	str	r5, [r4, #108]	; 0x6c
 8005720:	e79a      	b.n	8005658 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005722:	2280      	movs	r2, #128	; 0x80
 8005724:	4213      	tst	r3, r2
 8005726:	d005      	beq.n	8005734 <HAL_UART_IRQHandler+0xfc>
 8005728:	4211      	tst	r1, r2
 800572a:	d003      	beq.n	8005734 <HAL_UART_IRQHandler+0xfc>
    UART_Transmit_IT(huart);
 800572c:	0020      	movs	r0, r4
 800572e:	f7ff ff05 	bl	800553c <UART_Transmit_IT>
    return;
 8005732:	e791      	b.n	8005658 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005734:	2240      	movs	r2, #64	; 0x40
 8005736:	4213      	tst	r3, r2
 8005738:	d100      	bne.n	800573c <HAL_UART_IRQHandler+0x104>
 800573a:	e78d      	b.n	8005658 <HAL_UART_IRQHandler+0x20>
 800573c:	4211      	tst	r1, r2
 800573e:	d100      	bne.n	8005742 <HAL_UART_IRQHandler+0x10a>
 8005740:	e78a      	b.n	8005658 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8005742:	0020      	movs	r0, r4
 8005744:	f7ff ff2c 	bl	80055a0 <UART_EndTransmit_IT>
    return;
 8005748:	e786      	b.n	8005658 <HAL_UART_IRQHandler+0x20>
 800574a:	46c0      	nop			; (mov r8, r8)
 800574c:	080050f3 	.word	0x080050f3

08005750 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005750:	480d      	ldr	r0, [pc, #52]	; (8005788 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005752:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005754:	480d      	ldr	r0, [pc, #52]	; (800578c <LoopForever+0x6>)
  ldr r1, =_edata
 8005756:	490e      	ldr	r1, [pc, #56]	; (8005790 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005758:	4a0e      	ldr	r2, [pc, #56]	; (8005794 <LoopForever+0xe>)
  movs r3, #0
 800575a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800575c:	e002      	b.n	8005764 <LoopCopyDataInit>

0800575e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800575e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005762:	3304      	adds	r3, #4

08005764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005768:	d3f9      	bcc.n	800575e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800576a:	4a0b      	ldr	r2, [pc, #44]	; (8005798 <LoopForever+0x12>)
  ldr r4, =_ebss
 800576c:	4c0b      	ldr	r4, [pc, #44]	; (800579c <LoopForever+0x16>)
  movs r3, #0
 800576e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005770:	e001      	b.n	8005776 <LoopFillZerobss>

08005772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005774:	3204      	adds	r2, #4

08005776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005778:	d3fb      	bcc.n	8005772 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800577a:	f7fc fc5f 	bl	800203c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800577e:	f000 f811 	bl	80057a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005782:	f7fc f903 	bl	800198c <main>

08005786 <LoopForever>:

LoopForever:
    b LoopForever
 8005786:	e7fe      	b.n	8005786 <LoopForever>
  ldr   r0, =_estack
 8005788:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 800578c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005790:	2000028c 	.word	0x2000028c
  ldr r2, =_sidata
 8005794:	080064e0 	.word	0x080064e0
  ldr r2, =_sbss
 8005798:	20000290 	.word	0x20000290
  ldr r4, =_ebss
 800579c:	20000694 	.word	0x20000694

080057a0 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80057a0:	e7fe      	b.n	80057a0 <DMA1_Channel1_IRQHandler>
	...

080057a4 <__libc_init_array>:
 80057a4:	b570      	push	{r4, r5, r6, lr}
 80057a6:	2600      	movs	r6, #0
 80057a8:	4d0c      	ldr	r5, [pc, #48]	; (80057dc <__libc_init_array+0x38>)
 80057aa:	4c0d      	ldr	r4, [pc, #52]	; (80057e0 <__libc_init_array+0x3c>)
 80057ac:	1b64      	subs	r4, r4, r5
 80057ae:	10a4      	asrs	r4, r4, #2
 80057b0:	42a6      	cmp	r6, r4
 80057b2:	d109      	bne.n	80057c8 <__libc_init_array+0x24>
 80057b4:	2600      	movs	r6, #0
 80057b6:	f000 fc69 	bl	800608c <_init>
 80057ba:	4d0a      	ldr	r5, [pc, #40]	; (80057e4 <__libc_init_array+0x40>)
 80057bc:	4c0a      	ldr	r4, [pc, #40]	; (80057e8 <__libc_init_array+0x44>)
 80057be:	1b64      	subs	r4, r4, r5
 80057c0:	10a4      	asrs	r4, r4, #2
 80057c2:	42a6      	cmp	r6, r4
 80057c4:	d105      	bne.n	80057d2 <__libc_init_array+0x2e>
 80057c6:	bd70      	pop	{r4, r5, r6, pc}
 80057c8:	00b3      	lsls	r3, r6, #2
 80057ca:	58eb      	ldr	r3, [r5, r3]
 80057cc:	4798      	blx	r3
 80057ce:	3601      	adds	r6, #1
 80057d0:	e7ee      	b.n	80057b0 <__libc_init_array+0xc>
 80057d2:	00b3      	lsls	r3, r6, #2
 80057d4:	58eb      	ldr	r3, [r5, r3]
 80057d6:	4798      	blx	r3
 80057d8:	3601      	adds	r6, #1
 80057da:	e7f2      	b.n	80057c2 <__libc_init_array+0x1e>
 80057dc:	080064d8 	.word	0x080064d8
 80057e0:	080064d8 	.word	0x080064d8
 80057e4:	080064d8 	.word	0x080064d8
 80057e8:	080064dc 	.word	0x080064dc

080057ec <memcpy>:
 80057ec:	2300      	movs	r3, #0
 80057ee:	b510      	push	{r4, lr}
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d100      	bne.n	80057f6 <memcpy+0xa>
 80057f4:	bd10      	pop	{r4, pc}
 80057f6:	5ccc      	ldrb	r4, [r1, r3]
 80057f8:	54c4      	strb	r4, [r0, r3]
 80057fa:	3301      	adds	r3, #1
 80057fc:	e7f8      	b.n	80057f0 <memcpy+0x4>

080057fe <memset>:
 80057fe:	0003      	movs	r3, r0
 8005800:	1882      	adds	r2, r0, r2
 8005802:	4293      	cmp	r3, r2
 8005804:	d100      	bne.n	8005808 <memset+0xa>
 8005806:	4770      	bx	lr
 8005808:	7019      	strb	r1, [r3, #0]
 800580a:	3301      	adds	r3, #1
 800580c:	e7f9      	b.n	8005802 <memset+0x4>
	...

08005810 <siprintf>:
 8005810:	b40e      	push	{r1, r2, r3}
 8005812:	b510      	push	{r4, lr}
 8005814:	b09d      	sub	sp, #116	; 0x74
 8005816:	a902      	add	r1, sp, #8
 8005818:	9002      	str	r0, [sp, #8]
 800581a:	6108      	str	r0, [r1, #16]
 800581c:	480b      	ldr	r0, [pc, #44]	; (800584c <siprintf+0x3c>)
 800581e:	2482      	movs	r4, #130	; 0x82
 8005820:	6088      	str	r0, [r1, #8]
 8005822:	6148      	str	r0, [r1, #20]
 8005824:	2001      	movs	r0, #1
 8005826:	4240      	negs	r0, r0
 8005828:	ab1f      	add	r3, sp, #124	; 0x7c
 800582a:	81c8      	strh	r0, [r1, #14]
 800582c:	4808      	ldr	r0, [pc, #32]	; (8005850 <siprintf+0x40>)
 800582e:	cb04      	ldmia	r3!, {r2}
 8005830:	00a4      	lsls	r4, r4, #2
 8005832:	6800      	ldr	r0, [r0, #0]
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	818c      	strh	r4, [r1, #12]
 8005838:	f000 f884 	bl	8005944 <_svfiprintf_r>
 800583c:	2300      	movs	r3, #0
 800583e:	9a02      	ldr	r2, [sp, #8]
 8005840:	7013      	strb	r3, [r2, #0]
 8005842:	b01d      	add	sp, #116	; 0x74
 8005844:	bc10      	pop	{r4}
 8005846:	bc08      	pop	{r3}
 8005848:	b003      	add	sp, #12
 800584a:	4718      	bx	r3
 800584c:	7fffffff 	.word	0x7fffffff
 8005850:	20000228 	.word	0x20000228

08005854 <strcat>:
 8005854:	0002      	movs	r2, r0
 8005856:	b510      	push	{r4, lr}
 8005858:	7813      	ldrb	r3, [r2, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d105      	bne.n	800586a <strcat+0x16>
 800585e:	5ccc      	ldrb	r4, [r1, r3]
 8005860:	54d4      	strb	r4, [r2, r3]
 8005862:	3301      	adds	r3, #1
 8005864:	2c00      	cmp	r4, #0
 8005866:	d1fa      	bne.n	800585e <strcat+0xa>
 8005868:	bd10      	pop	{r4, pc}
 800586a:	3201      	adds	r2, #1
 800586c:	e7f4      	b.n	8005858 <strcat+0x4>

0800586e <strcpy>:
 800586e:	1c03      	adds	r3, r0, #0
 8005870:	780a      	ldrb	r2, [r1, #0]
 8005872:	3101      	adds	r1, #1
 8005874:	701a      	strb	r2, [r3, #0]
 8005876:	3301      	adds	r3, #1
 8005878:	2a00      	cmp	r2, #0
 800587a:	d1f9      	bne.n	8005870 <strcpy+0x2>
 800587c:	4770      	bx	lr
	...

08005880 <__ssputs_r>:
 8005880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005882:	688e      	ldr	r6, [r1, #8]
 8005884:	b085      	sub	sp, #20
 8005886:	0007      	movs	r7, r0
 8005888:	000c      	movs	r4, r1
 800588a:	9203      	str	r2, [sp, #12]
 800588c:	9301      	str	r3, [sp, #4]
 800588e:	429e      	cmp	r6, r3
 8005890:	d839      	bhi.n	8005906 <__ssputs_r+0x86>
 8005892:	2390      	movs	r3, #144	; 0x90
 8005894:	898a      	ldrh	r2, [r1, #12]
 8005896:	00db      	lsls	r3, r3, #3
 8005898:	421a      	tst	r2, r3
 800589a:	d034      	beq.n	8005906 <__ssputs_r+0x86>
 800589c:	2503      	movs	r5, #3
 800589e:	6909      	ldr	r1, [r1, #16]
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	1a5b      	subs	r3, r3, r1
 80058a4:	9302      	str	r3, [sp, #8]
 80058a6:	6963      	ldr	r3, [r4, #20]
 80058a8:	9802      	ldr	r0, [sp, #8]
 80058aa:	435d      	muls	r5, r3
 80058ac:	0feb      	lsrs	r3, r5, #31
 80058ae:	195d      	adds	r5, r3, r5
 80058b0:	9b01      	ldr	r3, [sp, #4]
 80058b2:	106d      	asrs	r5, r5, #1
 80058b4:	3301      	adds	r3, #1
 80058b6:	181b      	adds	r3, r3, r0
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	d900      	bls.n	80058be <__ssputs_r+0x3e>
 80058bc:	001d      	movs	r5, r3
 80058be:	0553      	lsls	r3, r2, #21
 80058c0:	d532      	bpl.n	8005928 <__ssputs_r+0xa8>
 80058c2:	0029      	movs	r1, r5
 80058c4:	0038      	movs	r0, r7
 80058c6:	f000 fb31 	bl	8005f2c <_malloc_r>
 80058ca:	1e06      	subs	r6, r0, #0
 80058cc:	d109      	bne.n	80058e2 <__ssputs_r+0x62>
 80058ce:	230c      	movs	r3, #12
 80058d0:	603b      	str	r3, [r7, #0]
 80058d2:	2340      	movs	r3, #64	; 0x40
 80058d4:	2001      	movs	r0, #1
 80058d6:	89a2      	ldrh	r2, [r4, #12]
 80058d8:	4240      	negs	r0, r0
 80058da:	4313      	orrs	r3, r2
 80058dc:	81a3      	strh	r3, [r4, #12]
 80058de:	b005      	add	sp, #20
 80058e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e2:	9a02      	ldr	r2, [sp, #8]
 80058e4:	6921      	ldr	r1, [r4, #16]
 80058e6:	f7ff ff81 	bl	80057ec <memcpy>
 80058ea:	89a3      	ldrh	r3, [r4, #12]
 80058ec:	4a14      	ldr	r2, [pc, #80]	; (8005940 <__ssputs_r+0xc0>)
 80058ee:	401a      	ands	r2, r3
 80058f0:	2380      	movs	r3, #128	; 0x80
 80058f2:	4313      	orrs	r3, r2
 80058f4:	81a3      	strh	r3, [r4, #12]
 80058f6:	9b02      	ldr	r3, [sp, #8]
 80058f8:	6126      	str	r6, [r4, #16]
 80058fa:	18f6      	adds	r6, r6, r3
 80058fc:	6026      	str	r6, [r4, #0]
 80058fe:	6165      	str	r5, [r4, #20]
 8005900:	9e01      	ldr	r6, [sp, #4]
 8005902:	1aed      	subs	r5, r5, r3
 8005904:	60a5      	str	r5, [r4, #8]
 8005906:	9b01      	ldr	r3, [sp, #4]
 8005908:	42b3      	cmp	r3, r6
 800590a:	d200      	bcs.n	800590e <__ssputs_r+0x8e>
 800590c:	001e      	movs	r6, r3
 800590e:	0032      	movs	r2, r6
 8005910:	9903      	ldr	r1, [sp, #12]
 8005912:	6820      	ldr	r0, [r4, #0]
 8005914:	f000 faad 	bl	8005e72 <memmove>
 8005918:	68a3      	ldr	r3, [r4, #8]
 800591a:	2000      	movs	r0, #0
 800591c:	1b9b      	subs	r3, r3, r6
 800591e:	60a3      	str	r3, [r4, #8]
 8005920:	6823      	ldr	r3, [r4, #0]
 8005922:	199e      	adds	r6, r3, r6
 8005924:	6026      	str	r6, [r4, #0]
 8005926:	e7da      	b.n	80058de <__ssputs_r+0x5e>
 8005928:	002a      	movs	r2, r5
 800592a:	0038      	movs	r0, r7
 800592c:	f000 fb5c 	bl	8005fe8 <_realloc_r>
 8005930:	1e06      	subs	r6, r0, #0
 8005932:	d1e0      	bne.n	80058f6 <__ssputs_r+0x76>
 8005934:	6921      	ldr	r1, [r4, #16]
 8005936:	0038      	movs	r0, r7
 8005938:	f000 faae 	bl	8005e98 <_free_r>
 800593c:	e7c7      	b.n	80058ce <__ssputs_r+0x4e>
 800593e:	46c0      	nop			; (mov r8, r8)
 8005940:	fffffb7f 	.word	0xfffffb7f

08005944 <_svfiprintf_r>:
 8005944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005946:	b09f      	sub	sp, #124	; 0x7c
 8005948:	9002      	str	r0, [sp, #8]
 800594a:	9305      	str	r3, [sp, #20]
 800594c:	898b      	ldrh	r3, [r1, #12]
 800594e:	000f      	movs	r7, r1
 8005950:	0016      	movs	r6, r2
 8005952:	061b      	lsls	r3, r3, #24
 8005954:	d511      	bpl.n	800597a <_svfiprintf_r+0x36>
 8005956:	690b      	ldr	r3, [r1, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10e      	bne.n	800597a <_svfiprintf_r+0x36>
 800595c:	2140      	movs	r1, #64	; 0x40
 800595e:	f000 fae5 	bl	8005f2c <_malloc_r>
 8005962:	6038      	str	r0, [r7, #0]
 8005964:	6138      	str	r0, [r7, #16]
 8005966:	2800      	cmp	r0, #0
 8005968:	d105      	bne.n	8005976 <_svfiprintf_r+0x32>
 800596a:	230c      	movs	r3, #12
 800596c:	9a02      	ldr	r2, [sp, #8]
 800596e:	3801      	subs	r0, #1
 8005970:	6013      	str	r3, [r2, #0]
 8005972:	b01f      	add	sp, #124	; 0x7c
 8005974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005976:	2340      	movs	r3, #64	; 0x40
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	2300      	movs	r3, #0
 800597c:	ad06      	add	r5, sp, #24
 800597e:	616b      	str	r3, [r5, #20]
 8005980:	3320      	adds	r3, #32
 8005982:	766b      	strb	r3, [r5, #25]
 8005984:	3310      	adds	r3, #16
 8005986:	76ab      	strb	r3, [r5, #26]
 8005988:	0034      	movs	r4, r6
 800598a:	7823      	ldrb	r3, [r4, #0]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d147      	bne.n	8005a20 <_svfiprintf_r+0xdc>
 8005990:	1ba3      	subs	r3, r4, r6
 8005992:	9304      	str	r3, [sp, #16]
 8005994:	d00d      	beq.n	80059b2 <_svfiprintf_r+0x6e>
 8005996:	1ba3      	subs	r3, r4, r6
 8005998:	0032      	movs	r2, r6
 800599a:	0039      	movs	r1, r7
 800599c:	9802      	ldr	r0, [sp, #8]
 800599e:	f7ff ff6f 	bl	8005880 <__ssputs_r>
 80059a2:	1c43      	adds	r3, r0, #1
 80059a4:	d100      	bne.n	80059a8 <_svfiprintf_r+0x64>
 80059a6:	e0b5      	b.n	8005b14 <_svfiprintf_r+0x1d0>
 80059a8:	696a      	ldr	r2, [r5, #20]
 80059aa:	9b04      	ldr	r3, [sp, #16]
 80059ac:	4694      	mov	ip, r2
 80059ae:	4463      	add	r3, ip
 80059b0:	616b      	str	r3, [r5, #20]
 80059b2:	7823      	ldrb	r3, [r4, #0]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d100      	bne.n	80059ba <_svfiprintf_r+0x76>
 80059b8:	e0ac      	b.n	8005b14 <_svfiprintf_r+0x1d0>
 80059ba:	2201      	movs	r2, #1
 80059bc:	2300      	movs	r3, #0
 80059be:	4252      	negs	r2, r2
 80059c0:	606a      	str	r2, [r5, #4]
 80059c2:	a902      	add	r1, sp, #8
 80059c4:	3254      	adds	r2, #84	; 0x54
 80059c6:	1852      	adds	r2, r2, r1
 80059c8:	3401      	adds	r4, #1
 80059ca:	602b      	str	r3, [r5, #0]
 80059cc:	60eb      	str	r3, [r5, #12]
 80059ce:	60ab      	str	r3, [r5, #8]
 80059d0:	7013      	strb	r3, [r2, #0]
 80059d2:	65ab      	str	r3, [r5, #88]	; 0x58
 80059d4:	4e58      	ldr	r6, [pc, #352]	; (8005b38 <_svfiprintf_r+0x1f4>)
 80059d6:	2205      	movs	r2, #5
 80059d8:	7821      	ldrb	r1, [r4, #0]
 80059da:	0030      	movs	r0, r6
 80059dc:	f000 fa3e 	bl	8005e5c <memchr>
 80059e0:	1c62      	adds	r2, r4, #1
 80059e2:	2800      	cmp	r0, #0
 80059e4:	d120      	bne.n	8005a28 <_svfiprintf_r+0xe4>
 80059e6:	6829      	ldr	r1, [r5, #0]
 80059e8:	06cb      	lsls	r3, r1, #27
 80059ea:	d504      	bpl.n	80059f6 <_svfiprintf_r+0xb2>
 80059ec:	2353      	movs	r3, #83	; 0x53
 80059ee:	ae02      	add	r6, sp, #8
 80059f0:	3020      	adds	r0, #32
 80059f2:	199b      	adds	r3, r3, r6
 80059f4:	7018      	strb	r0, [r3, #0]
 80059f6:	070b      	lsls	r3, r1, #28
 80059f8:	d504      	bpl.n	8005a04 <_svfiprintf_r+0xc0>
 80059fa:	2353      	movs	r3, #83	; 0x53
 80059fc:	202b      	movs	r0, #43	; 0x2b
 80059fe:	ae02      	add	r6, sp, #8
 8005a00:	199b      	adds	r3, r3, r6
 8005a02:	7018      	strb	r0, [r3, #0]
 8005a04:	7823      	ldrb	r3, [r4, #0]
 8005a06:	2b2a      	cmp	r3, #42	; 0x2a
 8005a08:	d016      	beq.n	8005a38 <_svfiprintf_r+0xf4>
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	210a      	movs	r1, #10
 8005a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a10:	7822      	ldrb	r2, [r4, #0]
 8005a12:	3a30      	subs	r2, #48	; 0x30
 8005a14:	2a09      	cmp	r2, #9
 8005a16:	d955      	bls.n	8005ac4 <_svfiprintf_r+0x180>
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	d015      	beq.n	8005a48 <_svfiprintf_r+0x104>
 8005a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a1e:	e013      	b.n	8005a48 <_svfiprintf_r+0x104>
 8005a20:	2b25      	cmp	r3, #37	; 0x25
 8005a22:	d0b5      	beq.n	8005990 <_svfiprintf_r+0x4c>
 8005a24:	3401      	adds	r4, #1
 8005a26:	e7b0      	b.n	800598a <_svfiprintf_r+0x46>
 8005a28:	2301      	movs	r3, #1
 8005a2a:	1b80      	subs	r0, r0, r6
 8005a2c:	4083      	lsls	r3, r0
 8005a2e:	6829      	ldr	r1, [r5, #0]
 8005a30:	0014      	movs	r4, r2
 8005a32:	430b      	orrs	r3, r1
 8005a34:	602b      	str	r3, [r5, #0]
 8005a36:	e7cd      	b.n	80059d4 <_svfiprintf_r+0x90>
 8005a38:	9b05      	ldr	r3, [sp, #20]
 8005a3a:	1d18      	adds	r0, r3, #4
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	9005      	str	r0, [sp, #20]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	db39      	blt.n	8005ab8 <_svfiprintf_r+0x174>
 8005a44:	9309      	str	r3, [sp, #36]	; 0x24
 8005a46:	0014      	movs	r4, r2
 8005a48:	7823      	ldrb	r3, [r4, #0]
 8005a4a:	2b2e      	cmp	r3, #46	; 0x2e
 8005a4c:	d10b      	bne.n	8005a66 <_svfiprintf_r+0x122>
 8005a4e:	7863      	ldrb	r3, [r4, #1]
 8005a50:	1c62      	adds	r2, r4, #1
 8005a52:	2b2a      	cmp	r3, #42	; 0x2a
 8005a54:	d13e      	bne.n	8005ad4 <_svfiprintf_r+0x190>
 8005a56:	9b05      	ldr	r3, [sp, #20]
 8005a58:	3402      	adds	r4, #2
 8005a5a:	1d1a      	adds	r2, r3, #4
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	9205      	str	r2, [sp, #20]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	db34      	blt.n	8005ace <_svfiprintf_r+0x18a>
 8005a64:	9307      	str	r3, [sp, #28]
 8005a66:	4e35      	ldr	r6, [pc, #212]	; (8005b3c <_svfiprintf_r+0x1f8>)
 8005a68:	7821      	ldrb	r1, [r4, #0]
 8005a6a:	2203      	movs	r2, #3
 8005a6c:	0030      	movs	r0, r6
 8005a6e:	f000 f9f5 	bl	8005e5c <memchr>
 8005a72:	2800      	cmp	r0, #0
 8005a74:	d006      	beq.n	8005a84 <_svfiprintf_r+0x140>
 8005a76:	2340      	movs	r3, #64	; 0x40
 8005a78:	1b80      	subs	r0, r0, r6
 8005a7a:	4083      	lsls	r3, r0
 8005a7c:	682a      	ldr	r2, [r5, #0]
 8005a7e:	3401      	adds	r4, #1
 8005a80:	4313      	orrs	r3, r2
 8005a82:	602b      	str	r3, [r5, #0]
 8005a84:	7821      	ldrb	r1, [r4, #0]
 8005a86:	2206      	movs	r2, #6
 8005a88:	482d      	ldr	r0, [pc, #180]	; (8005b40 <_svfiprintf_r+0x1fc>)
 8005a8a:	1c66      	adds	r6, r4, #1
 8005a8c:	7629      	strb	r1, [r5, #24]
 8005a8e:	f000 f9e5 	bl	8005e5c <memchr>
 8005a92:	2800      	cmp	r0, #0
 8005a94:	d046      	beq.n	8005b24 <_svfiprintf_r+0x1e0>
 8005a96:	4b2b      	ldr	r3, [pc, #172]	; (8005b44 <_svfiprintf_r+0x200>)
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d12f      	bne.n	8005afc <_svfiprintf_r+0x1b8>
 8005a9c:	6829      	ldr	r1, [r5, #0]
 8005a9e:	9b05      	ldr	r3, [sp, #20]
 8005aa0:	2207      	movs	r2, #7
 8005aa2:	05c9      	lsls	r1, r1, #23
 8005aa4:	d528      	bpl.n	8005af8 <_svfiprintf_r+0x1b4>
 8005aa6:	189b      	adds	r3, r3, r2
 8005aa8:	4393      	bics	r3, r2
 8005aaa:	3308      	adds	r3, #8
 8005aac:	9305      	str	r3, [sp, #20]
 8005aae:	696b      	ldr	r3, [r5, #20]
 8005ab0:	9a03      	ldr	r2, [sp, #12]
 8005ab2:	189b      	adds	r3, r3, r2
 8005ab4:	616b      	str	r3, [r5, #20]
 8005ab6:	e767      	b.n	8005988 <_svfiprintf_r+0x44>
 8005ab8:	425b      	negs	r3, r3
 8005aba:	60eb      	str	r3, [r5, #12]
 8005abc:	2302      	movs	r3, #2
 8005abe:	430b      	orrs	r3, r1
 8005ac0:	602b      	str	r3, [r5, #0]
 8005ac2:	e7c0      	b.n	8005a46 <_svfiprintf_r+0x102>
 8005ac4:	434b      	muls	r3, r1
 8005ac6:	3401      	adds	r4, #1
 8005ac8:	189b      	adds	r3, r3, r2
 8005aca:	2001      	movs	r0, #1
 8005acc:	e7a0      	b.n	8005a10 <_svfiprintf_r+0xcc>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	425b      	negs	r3, r3
 8005ad2:	e7c7      	b.n	8005a64 <_svfiprintf_r+0x120>
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	0014      	movs	r4, r2
 8005ad8:	200a      	movs	r0, #10
 8005ada:	001a      	movs	r2, r3
 8005adc:	606b      	str	r3, [r5, #4]
 8005ade:	7821      	ldrb	r1, [r4, #0]
 8005ae0:	3930      	subs	r1, #48	; 0x30
 8005ae2:	2909      	cmp	r1, #9
 8005ae4:	d903      	bls.n	8005aee <_svfiprintf_r+0x1aa>
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d0bd      	beq.n	8005a66 <_svfiprintf_r+0x122>
 8005aea:	9207      	str	r2, [sp, #28]
 8005aec:	e7bb      	b.n	8005a66 <_svfiprintf_r+0x122>
 8005aee:	4342      	muls	r2, r0
 8005af0:	3401      	adds	r4, #1
 8005af2:	1852      	adds	r2, r2, r1
 8005af4:	2301      	movs	r3, #1
 8005af6:	e7f2      	b.n	8005ade <_svfiprintf_r+0x19a>
 8005af8:	3307      	adds	r3, #7
 8005afa:	e7d5      	b.n	8005aa8 <_svfiprintf_r+0x164>
 8005afc:	ab05      	add	r3, sp, #20
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	003a      	movs	r2, r7
 8005b02:	4b11      	ldr	r3, [pc, #68]	; (8005b48 <_svfiprintf_r+0x204>)
 8005b04:	0029      	movs	r1, r5
 8005b06:	9802      	ldr	r0, [sp, #8]
 8005b08:	e000      	b.n	8005b0c <_svfiprintf_r+0x1c8>
 8005b0a:	bf00      	nop
 8005b0c:	9003      	str	r0, [sp, #12]
 8005b0e:	9b03      	ldr	r3, [sp, #12]
 8005b10:	3301      	adds	r3, #1
 8005b12:	d1cc      	bne.n	8005aae <_svfiprintf_r+0x16a>
 8005b14:	89bb      	ldrh	r3, [r7, #12]
 8005b16:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005b18:	065b      	lsls	r3, r3, #25
 8005b1a:	d400      	bmi.n	8005b1e <_svfiprintf_r+0x1da>
 8005b1c:	e729      	b.n	8005972 <_svfiprintf_r+0x2e>
 8005b1e:	2001      	movs	r0, #1
 8005b20:	4240      	negs	r0, r0
 8005b22:	e726      	b.n	8005972 <_svfiprintf_r+0x2e>
 8005b24:	ab05      	add	r3, sp, #20
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	003a      	movs	r2, r7
 8005b2a:	4b07      	ldr	r3, [pc, #28]	; (8005b48 <_svfiprintf_r+0x204>)
 8005b2c:	0029      	movs	r1, r5
 8005b2e:	9802      	ldr	r0, [sp, #8]
 8005b30:	f000 f87a 	bl	8005c28 <_printf_i>
 8005b34:	e7ea      	b.n	8005b0c <_svfiprintf_r+0x1c8>
 8005b36:	46c0      	nop			; (mov r8, r8)
 8005b38:	080064a2 	.word	0x080064a2
 8005b3c:	080064a8 	.word	0x080064a8
 8005b40:	080064ac 	.word	0x080064ac
 8005b44:	00000000 	.word	0x00000000
 8005b48:	08005881 	.word	0x08005881

08005b4c <_printf_common>:
 8005b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b4e:	0015      	movs	r5, r2
 8005b50:	9301      	str	r3, [sp, #4]
 8005b52:	688a      	ldr	r2, [r1, #8]
 8005b54:	690b      	ldr	r3, [r1, #16]
 8005b56:	9000      	str	r0, [sp, #0]
 8005b58:	000c      	movs	r4, r1
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	da00      	bge.n	8005b60 <_printf_common+0x14>
 8005b5e:	0013      	movs	r3, r2
 8005b60:	0022      	movs	r2, r4
 8005b62:	602b      	str	r3, [r5, #0]
 8005b64:	3243      	adds	r2, #67	; 0x43
 8005b66:	7812      	ldrb	r2, [r2, #0]
 8005b68:	2a00      	cmp	r2, #0
 8005b6a:	d001      	beq.n	8005b70 <_printf_common+0x24>
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	602b      	str	r3, [r5, #0]
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	069b      	lsls	r3, r3, #26
 8005b74:	d502      	bpl.n	8005b7c <_printf_common+0x30>
 8005b76:	682b      	ldr	r3, [r5, #0]
 8005b78:	3302      	adds	r3, #2
 8005b7a:	602b      	str	r3, [r5, #0]
 8005b7c:	2706      	movs	r7, #6
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	401f      	ands	r7, r3
 8005b82:	d027      	beq.n	8005bd4 <_printf_common+0x88>
 8005b84:	0023      	movs	r3, r4
 8005b86:	3343      	adds	r3, #67	; 0x43
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	1e5a      	subs	r2, r3, #1
 8005b8c:	4193      	sbcs	r3, r2
 8005b8e:	6822      	ldr	r2, [r4, #0]
 8005b90:	0692      	lsls	r2, r2, #26
 8005b92:	d430      	bmi.n	8005bf6 <_printf_common+0xaa>
 8005b94:	0022      	movs	r2, r4
 8005b96:	9901      	ldr	r1, [sp, #4]
 8005b98:	3243      	adds	r2, #67	; 0x43
 8005b9a:	9800      	ldr	r0, [sp, #0]
 8005b9c:	9e08      	ldr	r6, [sp, #32]
 8005b9e:	47b0      	blx	r6
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d025      	beq.n	8005bf0 <_printf_common+0xa4>
 8005ba4:	2306      	movs	r3, #6
 8005ba6:	6820      	ldr	r0, [r4, #0]
 8005ba8:	682a      	ldr	r2, [r5, #0]
 8005baa:	68e1      	ldr	r1, [r4, #12]
 8005bac:	4003      	ands	r3, r0
 8005bae:	2500      	movs	r5, #0
 8005bb0:	2b04      	cmp	r3, #4
 8005bb2:	d103      	bne.n	8005bbc <_printf_common+0x70>
 8005bb4:	1a8d      	subs	r5, r1, r2
 8005bb6:	43eb      	mvns	r3, r5
 8005bb8:	17db      	asrs	r3, r3, #31
 8005bba:	401d      	ands	r5, r3
 8005bbc:	68a3      	ldr	r3, [r4, #8]
 8005bbe:	6922      	ldr	r2, [r4, #16]
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	dd01      	ble.n	8005bc8 <_printf_common+0x7c>
 8005bc4:	1a9b      	subs	r3, r3, r2
 8005bc6:	18ed      	adds	r5, r5, r3
 8005bc8:	2700      	movs	r7, #0
 8005bca:	42bd      	cmp	r5, r7
 8005bcc:	d120      	bne.n	8005c10 <_printf_common+0xc4>
 8005bce:	2000      	movs	r0, #0
 8005bd0:	e010      	b.n	8005bf4 <_printf_common+0xa8>
 8005bd2:	3701      	adds	r7, #1
 8005bd4:	68e3      	ldr	r3, [r4, #12]
 8005bd6:	682a      	ldr	r2, [r5, #0]
 8005bd8:	1a9b      	subs	r3, r3, r2
 8005bda:	429f      	cmp	r7, r3
 8005bdc:	dad2      	bge.n	8005b84 <_printf_common+0x38>
 8005bde:	0022      	movs	r2, r4
 8005be0:	2301      	movs	r3, #1
 8005be2:	3219      	adds	r2, #25
 8005be4:	9901      	ldr	r1, [sp, #4]
 8005be6:	9800      	ldr	r0, [sp, #0]
 8005be8:	9e08      	ldr	r6, [sp, #32]
 8005bea:	47b0      	blx	r6
 8005bec:	1c43      	adds	r3, r0, #1
 8005bee:	d1f0      	bne.n	8005bd2 <_printf_common+0x86>
 8005bf0:	2001      	movs	r0, #1
 8005bf2:	4240      	negs	r0, r0
 8005bf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005bf6:	2030      	movs	r0, #48	; 0x30
 8005bf8:	18e1      	adds	r1, r4, r3
 8005bfa:	3143      	adds	r1, #67	; 0x43
 8005bfc:	7008      	strb	r0, [r1, #0]
 8005bfe:	0021      	movs	r1, r4
 8005c00:	1c5a      	adds	r2, r3, #1
 8005c02:	3145      	adds	r1, #69	; 0x45
 8005c04:	7809      	ldrb	r1, [r1, #0]
 8005c06:	18a2      	adds	r2, r4, r2
 8005c08:	3243      	adds	r2, #67	; 0x43
 8005c0a:	3302      	adds	r3, #2
 8005c0c:	7011      	strb	r1, [r2, #0]
 8005c0e:	e7c1      	b.n	8005b94 <_printf_common+0x48>
 8005c10:	0022      	movs	r2, r4
 8005c12:	2301      	movs	r3, #1
 8005c14:	321a      	adds	r2, #26
 8005c16:	9901      	ldr	r1, [sp, #4]
 8005c18:	9800      	ldr	r0, [sp, #0]
 8005c1a:	9e08      	ldr	r6, [sp, #32]
 8005c1c:	47b0      	blx	r6
 8005c1e:	1c43      	adds	r3, r0, #1
 8005c20:	d0e6      	beq.n	8005bf0 <_printf_common+0xa4>
 8005c22:	3701      	adds	r7, #1
 8005c24:	e7d1      	b.n	8005bca <_printf_common+0x7e>
	...

08005c28 <_printf_i>:
 8005c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c2a:	b08b      	sub	sp, #44	; 0x2c
 8005c2c:	9206      	str	r2, [sp, #24]
 8005c2e:	000a      	movs	r2, r1
 8005c30:	3243      	adds	r2, #67	; 0x43
 8005c32:	9307      	str	r3, [sp, #28]
 8005c34:	9005      	str	r0, [sp, #20]
 8005c36:	9204      	str	r2, [sp, #16]
 8005c38:	7e0a      	ldrb	r2, [r1, #24]
 8005c3a:	000c      	movs	r4, r1
 8005c3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c3e:	2a6e      	cmp	r2, #110	; 0x6e
 8005c40:	d100      	bne.n	8005c44 <_printf_i+0x1c>
 8005c42:	e08f      	b.n	8005d64 <_printf_i+0x13c>
 8005c44:	d817      	bhi.n	8005c76 <_printf_i+0x4e>
 8005c46:	2a63      	cmp	r2, #99	; 0x63
 8005c48:	d02c      	beq.n	8005ca4 <_printf_i+0x7c>
 8005c4a:	d808      	bhi.n	8005c5e <_printf_i+0x36>
 8005c4c:	2a00      	cmp	r2, #0
 8005c4e:	d100      	bne.n	8005c52 <_printf_i+0x2a>
 8005c50:	e099      	b.n	8005d86 <_printf_i+0x15e>
 8005c52:	2a58      	cmp	r2, #88	; 0x58
 8005c54:	d054      	beq.n	8005d00 <_printf_i+0xd8>
 8005c56:	0026      	movs	r6, r4
 8005c58:	3642      	adds	r6, #66	; 0x42
 8005c5a:	7032      	strb	r2, [r6, #0]
 8005c5c:	e029      	b.n	8005cb2 <_printf_i+0x8a>
 8005c5e:	2a64      	cmp	r2, #100	; 0x64
 8005c60:	d001      	beq.n	8005c66 <_printf_i+0x3e>
 8005c62:	2a69      	cmp	r2, #105	; 0x69
 8005c64:	d1f7      	bne.n	8005c56 <_printf_i+0x2e>
 8005c66:	6821      	ldr	r1, [r4, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	0608      	lsls	r0, r1, #24
 8005c6c:	d523      	bpl.n	8005cb6 <_printf_i+0x8e>
 8005c6e:	1d11      	adds	r1, r2, #4
 8005c70:	6019      	str	r1, [r3, #0]
 8005c72:	6815      	ldr	r5, [r2, #0]
 8005c74:	e025      	b.n	8005cc2 <_printf_i+0x9a>
 8005c76:	2a73      	cmp	r2, #115	; 0x73
 8005c78:	d100      	bne.n	8005c7c <_printf_i+0x54>
 8005c7a:	e088      	b.n	8005d8e <_printf_i+0x166>
 8005c7c:	d808      	bhi.n	8005c90 <_printf_i+0x68>
 8005c7e:	2a6f      	cmp	r2, #111	; 0x6f
 8005c80:	d029      	beq.n	8005cd6 <_printf_i+0xae>
 8005c82:	2a70      	cmp	r2, #112	; 0x70
 8005c84:	d1e7      	bne.n	8005c56 <_printf_i+0x2e>
 8005c86:	2220      	movs	r2, #32
 8005c88:	6809      	ldr	r1, [r1, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	6022      	str	r2, [r4, #0]
 8005c8e:	e003      	b.n	8005c98 <_printf_i+0x70>
 8005c90:	2a75      	cmp	r2, #117	; 0x75
 8005c92:	d020      	beq.n	8005cd6 <_printf_i+0xae>
 8005c94:	2a78      	cmp	r2, #120	; 0x78
 8005c96:	d1de      	bne.n	8005c56 <_printf_i+0x2e>
 8005c98:	0022      	movs	r2, r4
 8005c9a:	2178      	movs	r1, #120	; 0x78
 8005c9c:	3245      	adds	r2, #69	; 0x45
 8005c9e:	7011      	strb	r1, [r2, #0]
 8005ca0:	4a6c      	ldr	r2, [pc, #432]	; (8005e54 <_printf_i+0x22c>)
 8005ca2:	e030      	b.n	8005d06 <_printf_i+0xde>
 8005ca4:	000e      	movs	r6, r1
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	3642      	adds	r6, #66	; 0x42
 8005caa:	1d11      	adds	r1, r2, #4
 8005cac:	6019      	str	r1, [r3, #0]
 8005cae:	6813      	ldr	r3, [r2, #0]
 8005cb0:	7033      	strb	r3, [r6, #0]
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e079      	b.n	8005daa <_printf_i+0x182>
 8005cb6:	0649      	lsls	r1, r1, #25
 8005cb8:	d5d9      	bpl.n	8005c6e <_printf_i+0x46>
 8005cba:	1d11      	adds	r1, r2, #4
 8005cbc:	6019      	str	r1, [r3, #0]
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	5ed5      	ldrsh	r5, [r2, r3]
 8005cc2:	2d00      	cmp	r5, #0
 8005cc4:	da03      	bge.n	8005cce <_printf_i+0xa6>
 8005cc6:	232d      	movs	r3, #45	; 0x2d
 8005cc8:	9a04      	ldr	r2, [sp, #16]
 8005cca:	426d      	negs	r5, r5
 8005ccc:	7013      	strb	r3, [r2, #0]
 8005cce:	4b62      	ldr	r3, [pc, #392]	; (8005e58 <_printf_i+0x230>)
 8005cd0:	270a      	movs	r7, #10
 8005cd2:	9303      	str	r3, [sp, #12]
 8005cd4:	e02f      	b.n	8005d36 <_printf_i+0x10e>
 8005cd6:	6820      	ldr	r0, [r4, #0]
 8005cd8:	6819      	ldr	r1, [r3, #0]
 8005cda:	0605      	lsls	r5, r0, #24
 8005cdc:	d503      	bpl.n	8005ce6 <_printf_i+0xbe>
 8005cde:	1d08      	adds	r0, r1, #4
 8005ce0:	6018      	str	r0, [r3, #0]
 8005ce2:	680d      	ldr	r5, [r1, #0]
 8005ce4:	e005      	b.n	8005cf2 <_printf_i+0xca>
 8005ce6:	0640      	lsls	r0, r0, #25
 8005ce8:	d5f9      	bpl.n	8005cde <_printf_i+0xb6>
 8005cea:	680d      	ldr	r5, [r1, #0]
 8005cec:	1d08      	adds	r0, r1, #4
 8005cee:	6018      	str	r0, [r3, #0]
 8005cf0:	b2ad      	uxth	r5, r5
 8005cf2:	4b59      	ldr	r3, [pc, #356]	; (8005e58 <_printf_i+0x230>)
 8005cf4:	2708      	movs	r7, #8
 8005cf6:	9303      	str	r3, [sp, #12]
 8005cf8:	2a6f      	cmp	r2, #111	; 0x6f
 8005cfa:	d018      	beq.n	8005d2e <_printf_i+0x106>
 8005cfc:	270a      	movs	r7, #10
 8005cfe:	e016      	b.n	8005d2e <_printf_i+0x106>
 8005d00:	3145      	adds	r1, #69	; 0x45
 8005d02:	700a      	strb	r2, [r1, #0]
 8005d04:	4a54      	ldr	r2, [pc, #336]	; (8005e58 <_printf_i+0x230>)
 8005d06:	9203      	str	r2, [sp, #12]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	6821      	ldr	r1, [r4, #0]
 8005d0c:	1d10      	adds	r0, r2, #4
 8005d0e:	6018      	str	r0, [r3, #0]
 8005d10:	6815      	ldr	r5, [r2, #0]
 8005d12:	0608      	lsls	r0, r1, #24
 8005d14:	d522      	bpl.n	8005d5c <_printf_i+0x134>
 8005d16:	07cb      	lsls	r3, r1, #31
 8005d18:	d502      	bpl.n	8005d20 <_printf_i+0xf8>
 8005d1a:	2320      	movs	r3, #32
 8005d1c:	4319      	orrs	r1, r3
 8005d1e:	6021      	str	r1, [r4, #0]
 8005d20:	2710      	movs	r7, #16
 8005d22:	2d00      	cmp	r5, #0
 8005d24:	d103      	bne.n	8005d2e <_printf_i+0x106>
 8005d26:	2320      	movs	r3, #32
 8005d28:	6822      	ldr	r2, [r4, #0]
 8005d2a:	439a      	bics	r2, r3
 8005d2c:	6022      	str	r2, [r4, #0]
 8005d2e:	0023      	movs	r3, r4
 8005d30:	2200      	movs	r2, #0
 8005d32:	3343      	adds	r3, #67	; 0x43
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	6863      	ldr	r3, [r4, #4]
 8005d38:	60a3      	str	r3, [r4, #8]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	db5c      	blt.n	8005df8 <_printf_i+0x1d0>
 8005d3e:	2204      	movs	r2, #4
 8005d40:	6821      	ldr	r1, [r4, #0]
 8005d42:	4391      	bics	r1, r2
 8005d44:	6021      	str	r1, [r4, #0]
 8005d46:	2d00      	cmp	r5, #0
 8005d48:	d158      	bne.n	8005dfc <_printf_i+0x1d4>
 8005d4a:	9e04      	ldr	r6, [sp, #16]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d064      	beq.n	8005e1a <_printf_i+0x1f2>
 8005d50:	0026      	movs	r6, r4
 8005d52:	9b03      	ldr	r3, [sp, #12]
 8005d54:	3642      	adds	r6, #66	; 0x42
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	7033      	strb	r3, [r6, #0]
 8005d5a:	e05e      	b.n	8005e1a <_printf_i+0x1f2>
 8005d5c:	0648      	lsls	r0, r1, #25
 8005d5e:	d5da      	bpl.n	8005d16 <_printf_i+0xee>
 8005d60:	b2ad      	uxth	r5, r5
 8005d62:	e7d8      	b.n	8005d16 <_printf_i+0xee>
 8005d64:	6809      	ldr	r1, [r1, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	0608      	lsls	r0, r1, #24
 8005d6a:	d505      	bpl.n	8005d78 <_printf_i+0x150>
 8005d6c:	1d11      	adds	r1, r2, #4
 8005d6e:	6019      	str	r1, [r3, #0]
 8005d70:	6813      	ldr	r3, [r2, #0]
 8005d72:	6962      	ldr	r2, [r4, #20]
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	e006      	b.n	8005d86 <_printf_i+0x15e>
 8005d78:	0649      	lsls	r1, r1, #25
 8005d7a:	d5f7      	bpl.n	8005d6c <_printf_i+0x144>
 8005d7c:	1d11      	adds	r1, r2, #4
 8005d7e:	6019      	str	r1, [r3, #0]
 8005d80:	6813      	ldr	r3, [r2, #0]
 8005d82:	8aa2      	ldrh	r2, [r4, #20]
 8005d84:	801a      	strh	r2, [r3, #0]
 8005d86:	2300      	movs	r3, #0
 8005d88:	9e04      	ldr	r6, [sp, #16]
 8005d8a:	6123      	str	r3, [r4, #16]
 8005d8c:	e054      	b.n	8005e38 <_printf_i+0x210>
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	1d11      	adds	r1, r2, #4
 8005d92:	6019      	str	r1, [r3, #0]
 8005d94:	6816      	ldr	r6, [r2, #0]
 8005d96:	2100      	movs	r1, #0
 8005d98:	6862      	ldr	r2, [r4, #4]
 8005d9a:	0030      	movs	r0, r6
 8005d9c:	f000 f85e 	bl	8005e5c <memchr>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	d001      	beq.n	8005da8 <_printf_i+0x180>
 8005da4:	1b80      	subs	r0, r0, r6
 8005da6:	6060      	str	r0, [r4, #4]
 8005da8:	6863      	ldr	r3, [r4, #4]
 8005daa:	6123      	str	r3, [r4, #16]
 8005dac:	2300      	movs	r3, #0
 8005dae:	9a04      	ldr	r2, [sp, #16]
 8005db0:	7013      	strb	r3, [r2, #0]
 8005db2:	e041      	b.n	8005e38 <_printf_i+0x210>
 8005db4:	6923      	ldr	r3, [r4, #16]
 8005db6:	0032      	movs	r2, r6
 8005db8:	9906      	ldr	r1, [sp, #24]
 8005dba:	9805      	ldr	r0, [sp, #20]
 8005dbc:	9d07      	ldr	r5, [sp, #28]
 8005dbe:	47a8      	blx	r5
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d043      	beq.n	8005e4c <_printf_i+0x224>
 8005dc4:	6823      	ldr	r3, [r4, #0]
 8005dc6:	2500      	movs	r5, #0
 8005dc8:	079b      	lsls	r3, r3, #30
 8005dca:	d40f      	bmi.n	8005dec <_printf_i+0x1c4>
 8005dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dce:	68e0      	ldr	r0, [r4, #12]
 8005dd0:	4298      	cmp	r0, r3
 8005dd2:	da3d      	bge.n	8005e50 <_printf_i+0x228>
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	e03b      	b.n	8005e50 <_printf_i+0x228>
 8005dd8:	0022      	movs	r2, r4
 8005dda:	2301      	movs	r3, #1
 8005ddc:	3219      	adds	r2, #25
 8005dde:	9906      	ldr	r1, [sp, #24]
 8005de0:	9805      	ldr	r0, [sp, #20]
 8005de2:	9e07      	ldr	r6, [sp, #28]
 8005de4:	47b0      	blx	r6
 8005de6:	1c43      	adds	r3, r0, #1
 8005de8:	d030      	beq.n	8005e4c <_printf_i+0x224>
 8005dea:	3501      	adds	r5, #1
 8005dec:	68e3      	ldr	r3, [r4, #12]
 8005dee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005df0:	1a9b      	subs	r3, r3, r2
 8005df2:	429d      	cmp	r5, r3
 8005df4:	dbf0      	blt.n	8005dd8 <_printf_i+0x1b0>
 8005df6:	e7e9      	b.n	8005dcc <_printf_i+0x1a4>
 8005df8:	2d00      	cmp	r5, #0
 8005dfa:	d0a9      	beq.n	8005d50 <_printf_i+0x128>
 8005dfc:	9e04      	ldr	r6, [sp, #16]
 8005dfe:	0028      	movs	r0, r5
 8005e00:	0039      	movs	r1, r7
 8005e02:	f7fa fa11 	bl	8000228 <__aeabi_uidivmod>
 8005e06:	9b03      	ldr	r3, [sp, #12]
 8005e08:	3e01      	subs	r6, #1
 8005e0a:	5c5b      	ldrb	r3, [r3, r1]
 8005e0c:	0028      	movs	r0, r5
 8005e0e:	7033      	strb	r3, [r6, #0]
 8005e10:	0039      	movs	r1, r7
 8005e12:	f7fa f983 	bl	800011c <__udivsi3>
 8005e16:	1e05      	subs	r5, r0, #0
 8005e18:	d1f1      	bne.n	8005dfe <_printf_i+0x1d6>
 8005e1a:	2f08      	cmp	r7, #8
 8005e1c:	d109      	bne.n	8005e32 <_printf_i+0x20a>
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	07db      	lsls	r3, r3, #31
 8005e22:	d506      	bpl.n	8005e32 <_printf_i+0x20a>
 8005e24:	6863      	ldr	r3, [r4, #4]
 8005e26:	6922      	ldr	r2, [r4, #16]
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	dc02      	bgt.n	8005e32 <_printf_i+0x20a>
 8005e2c:	2330      	movs	r3, #48	; 0x30
 8005e2e:	3e01      	subs	r6, #1
 8005e30:	7033      	strb	r3, [r6, #0]
 8005e32:	9b04      	ldr	r3, [sp, #16]
 8005e34:	1b9b      	subs	r3, r3, r6
 8005e36:	6123      	str	r3, [r4, #16]
 8005e38:	9b07      	ldr	r3, [sp, #28]
 8005e3a:	aa09      	add	r2, sp, #36	; 0x24
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	0021      	movs	r1, r4
 8005e40:	9b06      	ldr	r3, [sp, #24]
 8005e42:	9805      	ldr	r0, [sp, #20]
 8005e44:	f7ff fe82 	bl	8005b4c <_printf_common>
 8005e48:	1c43      	adds	r3, r0, #1
 8005e4a:	d1b3      	bne.n	8005db4 <_printf_i+0x18c>
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	4240      	negs	r0, r0
 8005e50:	b00b      	add	sp, #44	; 0x2c
 8005e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e54:	080064c4 	.word	0x080064c4
 8005e58:	080064b3 	.word	0x080064b3

08005e5c <memchr>:
 8005e5c:	b2c9      	uxtb	r1, r1
 8005e5e:	1882      	adds	r2, r0, r2
 8005e60:	4290      	cmp	r0, r2
 8005e62:	d101      	bne.n	8005e68 <memchr+0xc>
 8005e64:	2000      	movs	r0, #0
 8005e66:	4770      	bx	lr
 8005e68:	7803      	ldrb	r3, [r0, #0]
 8005e6a:	428b      	cmp	r3, r1
 8005e6c:	d0fb      	beq.n	8005e66 <memchr+0xa>
 8005e6e:	3001      	adds	r0, #1
 8005e70:	e7f6      	b.n	8005e60 <memchr+0x4>

08005e72 <memmove>:
 8005e72:	b510      	push	{r4, lr}
 8005e74:	4288      	cmp	r0, r1
 8005e76:	d902      	bls.n	8005e7e <memmove+0xc>
 8005e78:	188b      	adds	r3, r1, r2
 8005e7a:	4298      	cmp	r0, r3
 8005e7c:	d308      	bcc.n	8005e90 <memmove+0x1e>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d007      	beq.n	8005e94 <memmove+0x22>
 8005e84:	5ccc      	ldrb	r4, [r1, r3]
 8005e86:	54c4      	strb	r4, [r0, r3]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	e7f9      	b.n	8005e80 <memmove+0xe>
 8005e8c:	5c8b      	ldrb	r3, [r1, r2]
 8005e8e:	5483      	strb	r3, [r0, r2]
 8005e90:	3a01      	subs	r2, #1
 8005e92:	d2fb      	bcs.n	8005e8c <memmove+0x1a>
 8005e94:	bd10      	pop	{r4, pc}
	...

08005e98 <_free_r>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	0005      	movs	r5, r0
 8005e9c:	2900      	cmp	r1, #0
 8005e9e:	d010      	beq.n	8005ec2 <_free_r+0x2a>
 8005ea0:	1f0c      	subs	r4, r1, #4
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	da00      	bge.n	8005eaa <_free_r+0x12>
 8005ea8:	18e4      	adds	r4, r4, r3
 8005eaa:	0028      	movs	r0, r5
 8005eac:	f000 f8d4 	bl	8006058 <__malloc_lock>
 8005eb0:	4a1d      	ldr	r2, [pc, #116]	; (8005f28 <_free_r+0x90>)
 8005eb2:	6813      	ldr	r3, [r2, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d105      	bne.n	8005ec4 <_free_r+0x2c>
 8005eb8:	6063      	str	r3, [r4, #4]
 8005eba:	6014      	str	r4, [r2, #0]
 8005ebc:	0028      	movs	r0, r5
 8005ebe:	f000 f8cc 	bl	800605a <__malloc_unlock>
 8005ec2:	bd70      	pop	{r4, r5, r6, pc}
 8005ec4:	42a3      	cmp	r3, r4
 8005ec6:	d909      	bls.n	8005edc <_free_r+0x44>
 8005ec8:	6821      	ldr	r1, [r4, #0]
 8005eca:	1860      	adds	r0, r4, r1
 8005ecc:	4283      	cmp	r3, r0
 8005ece:	d1f3      	bne.n	8005eb8 <_free_r+0x20>
 8005ed0:	6818      	ldr	r0, [r3, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	1841      	adds	r1, r0, r1
 8005ed6:	6021      	str	r1, [r4, #0]
 8005ed8:	e7ee      	b.n	8005eb8 <_free_r+0x20>
 8005eda:	0013      	movs	r3, r2
 8005edc:	685a      	ldr	r2, [r3, #4]
 8005ede:	2a00      	cmp	r2, #0
 8005ee0:	d001      	beq.n	8005ee6 <_free_r+0x4e>
 8005ee2:	42a2      	cmp	r2, r4
 8005ee4:	d9f9      	bls.n	8005eda <_free_r+0x42>
 8005ee6:	6819      	ldr	r1, [r3, #0]
 8005ee8:	1858      	adds	r0, r3, r1
 8005eea:	42a0      	cmp	r0, r4
 8005eec:	d10b      	bne.n	8005f06 <_free_r+0x6e>
 8005eee:	6820      	ldr	r0, [r4, #0]
 8005ef0:	1809      	adds	r1, r1, r0
 8005ef2:	1858      	adds	r0, r3, r1
 8005ef4:	6019      	str	r1, [r3, #0]
 8005ef6:	4282      	cmp	r2, r0
 8005ef8:	d1e0      	bne.n	8005ebc <_free_r+0x24>
 8005efa:	6810      	ldr	r0, [r2, #0]
 8005efc:	6852      	ldr	r2, [r2, #4]
 8005efe:	1841      	adds	r1, r0, r1
 8005f00:	6019      	str	r1, [r3, #0]
 8005f02:	605a      	str	r2, [r3, #4]
 8005f04:	e7da      	b.n	8005ebc <_free_r+0x24>
 8005f06:	42a0      	cmp	r0, r4
 8005f08:	d902      	bls.n	8005f10 <_free_r+0x78>
 8005f0a:	230c      	movs	r3, #12
 8005f0c:	602b      	str	r3, [r5, #0]
 8005f0e:	e7d5      	b.n	8005ebc <_free_r+0x24>
 8005f10:	6821      	ldr	r1, [r4, #0]
 8005f12:	1860      	adds	r0, r4, r1
 8005f14:	4282      	cmp	r2, r0
 8005f16:	d103      	bne.n	8005f20 <_free_r+0x88>
 8005f18:	6810      	ldr	r0, [r2, #0]
 8005f1a:	6852      	ldr	r2, [r2, #4]
 8005f1c:	1841      	adds	r1, r0, r1
 8005f1e:	6021      	str	r1, [r4, #0]
 8005f20:	6062      	str	r2, [r4, #4]
 8005f22:	605c      	str	r4, [r3, #4]
 8005f24:	e7ca      	b.n	8005ebc <_free_r+0x24>
 8005f26:	46c0      	nop			; (mov r8, r8)
 8005f28:	200002c0 	.word	0x200002c0

08005f2c <_malloc_r>:
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	b570      	push	{r4, r5, r6, lr}
 8005f30:	1ccd      	adds	r5, r1, #3
 8005f32:	439d      	bics	r5, r3
 8005f34:	3508      	adds	r5, #8
 8005f36:	0006      	movs	r6, r0
 8005f38:	2d0c      	cmp	r5, #12
 8005f3a:	d21e      	bcs.n	8005f7a <_malloc_r+0x4e>
 8005f3c:	250c      	movs	r5, #12
 8005f3e:	42a9      	cmp	r1, r5
 8005f40:	d81d      	bhi.n	8005f7e <_malloc_r+0x52>
 8005f42:	0030      	movs	r0, r6
 8005f44:	f000 f888 	bl	8006058 <__malloc_lock>
 8005f48:	4a25      	ldr	r2, [pc, #148]	; (8005fe0 <_malloc_r+0xb4>)
 8005f4a:	6814      	ldr	r4, [r2, #0]
 8005f4c:	0021      	movs	r1, r4
 8005f4e:	2900      	cmp	r1, #0
 8005f50:	d119      	bne.n	8005f86 <_malloc_r+0x5a>
 8005f52:	4c24      	ldr	r4, [pc, #144]	; (8005fe4 <_malloc_r+0xb8>)
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <_malloc_r+0x36>
 8005f5a:	0030      	movs	r0, r6
 8005f5c:	f000 f86a 	bl	8006034 <_sbrk_r>
 8005f60:	6020      	str	r0, [r4, #0]
 8005f62:	0029      	movs	r1, r5
 8005f64:	0030      	movs	r0, r6
 8005f66:	f000 f865 	bl	8006034 <_sbrk_r>
 8005f6a:	1c43      	adds	r3, r0, #1
 8005f6c:	d12c      	bne.n	8005fc8 <_malloc_r+0x9c>
 8005f6e:	230c      	movs	r3, #12
 8005f70:	0030      	movs	r0, r6
 8005f72:	6033      	str	r3, [r6, #0]
 8005f74:	f000 f871 	bl	800605a <__malloc_unlock>
 8005f78:	e003      	b.n	8005f82 <_malloc_r+0x56>
 8005f7a:	2d00      	cmp	r5, #0
 8005f7c:	dadf      	bge.n	8005f3e <_malloc_r+0x12>
 8005f7e:	230c      	movs	r3, #12
 8005f80:	6033      	str	r3, [r6, #0]
 8005f82:	2000      	movs	r0, #0
 8005f84:	bd70      	pop	{r4, r5, r6, pc}
 8005f86:	680b      	ldr	r3, [r1, #0]
 8005f88:	1b5b      	subs	r3, r3, r5
 8005f8a:	d41a      	bmi.n	8005fc2 <_malloc_r+0x96>
 8005f8c:	2b0b      	cmp	r3, #11
 8005f8e:	d903      	bls.n	8005f98 <_malloc_r+0x6c>
 8005f90:	600b      	str	r3, [r1, #0]
 8005f92:	18cc      	adds	r4, r1, r3
 8005f94:	6025      	str	r5, [r4, #0]
 8005f96:	e003      	b.n	8005fa0 <_malloc_r+0x74>
 8005f98:	428c      	cmp	r4, r1
 8005f9a:	d10e      	bne.n	8005fba <_malloc_r+0x8e>
 8005f9c:	6863      	ldr	r3, [r4, #4]
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	0030      	movs	r0, r6
 8005fa2:	f000 f85a 	bl	800605a <__malloc_unlock>
 8005fa6:	0020      	movs	r0, r4
 8005fa8:	2207      	movs	r2, #7
 8005faa:	300b      	adds	r0, #11
 8005fac:	1d23      	adds	r3, r4, #4
 8005fae:	4390      	bics	r0, r2
 8005fb0:	1ac3      	subs	r3, r0, r3
 8005fb2:	d0e7      	beq.n	8005f84 <_malloc_r+0x58>
 8005fb4:	425a      	negs	r2, r3
 8005fb6:	50e2      	str	r2, [r4, r3]
 8005fb8:	e7e4      	b.n	8005f84 <_malloc_r+0x58>
 8005fba:	684b      	ldr	r3, [r1, #4]
 8005fbc:	6063      	str	r3, [r4, #4]
 8005fbe:	000c      	movs	r4, r1
 8005fc0:	e7ee      	b.n	8005fa0 <_malloc_r+0x74>
 8005fc2:	000c      	movs	r4, r1
 8005fc4:	6849      	ldr	r1, [r1, #4]
 8005fc6:	e7c2      	b.n	8005f4e <_malloc_r+0x22>
 8005fc8:	2303      	movs	r3, #3
 8005fca:	1cc4      	adds	r4, r0, #3
 8005fcc:	439c      	bics	r4, r3
 8005fce:	42a0      	cmp	r0, r4
 8005fd0:	d0e0      	beq.n	8005f94 <_malloc_r+0x68>
 8005fd2:	1a21      	subs	r1, r4, r0
 8005fd4:	0030      	movs	r0, r6
 8005fd6:	f000 f82d 	bl	8006034 <_sbrk_r>
 8005fda:	1c43      	adds	r3, r0, #1
 8005fdc:	d1da      	bne.n	8005f94 <_malloc_r+0x68>
 8005fde:	e7c6      	b.n	8005f6e <_malloc_r+0x42>
 8005fe0:	200002c0 	.word	0x200002c0
 8005fe4:	200002c4 	.word	0x200002c4

08005fe8 <_realloc_r>:
 8005fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fea:	0007      	movs	r7, r0
 8005fec:	000d      	movs	r5, r1
 8005fee:	0016      	movs	r6, r2
 8005ff0:	2900      	cmp	r1, #0
 8005ff2:	d105      	bne.n	8006000 <_realloc_r+0x18>
 8005ff4:	0011      	movs	r1, r2
 8005ff6:	f7ff ff99 	bl	8005f2c <_malloc_r>
 8005ffa:	0004      	movs	r4, r0
 8005ffc:	0020      	movs	r0, r4
 8005ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006000:	2a00      	cmp	r2, #0
 8006002:	d103      	bne.n	800600c <_realloc_r+0x24>
 8006004:	f7ff ff48 	bl	8005e98 <_free_r>
 8006008:	0034      	movs	r4, r6
 800600a:	e7f7      	b.n	8005ffc <_realloc_r+0x14>
 800600c:	f000 f826 	bl	800605c <_malloc_usable_size_r>
 8006010:	002c      	movs	r4, r5
 8006012:	4286      	cmp	r6, r0
 8006014:	d9f2      	bls.n	8005ffc <_realloc_r+0x14>
 8006016:	0031      	movs	r1, r6
 8006018:	0038      	movs	r0, r7
 800601a:	f7ff ff87 	bl	8005f2c <_malloc_r>
 800601e:	1e04      	subs	r4, r0, #0
 8006020:	d0ec      	beq.n	8005ffc <_realloc_r+0x14>
 8006022:	0029      	movs	r1, r5
 8006024:	0032      	movs	r2, r6
 8006026:	f7ff fbe1 	bl	80057ec <memcpy>
 800602a:	0029      	movs	r1, r5
 800602c:	0038      	movs	r0, r7
 800602e:	f7ff ff33 	bl	8005e98 <_free_r>
 8006032:	e7e3      	b.n	8005ffc <_realloc_r+0x14>

08006034 <_sbrk_r>:
 8006034:	2300      	movs	r3, #0
 8006036:	b570      	push	{r4, r5, r6, lr}
 8006038:	4c06      	ldr	r4, [pc, #24]	; (8006054 <_sbrk_r+0x20>)
 800603a:	0005      	movs	r5, r0
 800603c:	0008      	movs	r0, r1
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	f000 f814 	bl	800606c <_sbrk>
 8006044:	1c43      	adds	r3, r0, #1
 8006046:	d103      	bne.n	8006050 <_sbrk_r+0x1c>
 8006048:	6823      	ldr	r3, [r4, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d000      	beq.n	8006050 <_sbrk_r+0x1c>
 800604e:	602b      	str	r3, [r5, #0]
 8006050:	bd70      	pop	{r4, r5, r6, pc}
 8006052:	46c0      	nop			; (mov r8, r8)
 8006054:	20000690 	.word	0x20000690

08006058 <__malloc_lock>:
 8006058:	4770      	bx	lr

0800605a <__malloc_unlock>:
 800605a:	4770      	bx	lr

0800605c <_malloc_usable_size_r>:
 800605c:	1f0b      	subs	r3, r1, #4
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	1f18      	subs	r0, r3, #4
 8006062:	2b00      	cmp	r3, #0
 8006064:	da01      	bge.n	800606a <_malloc_usable_size_r+0xe>
 8006066:	580b      	ldr	r3, [r1, r0]
 8006068:	18c0      	adds	r0, r0, r3
 800606a:	4770      	bx	lr

0800606c <_sbrk>:
 800606c:	4b05      	ldr	r3, [pc, #20]	; (8006084 <_sbrk+0x18>)
 800606e:	0002      	movs	r2, r0
 8006070:	6819      	ldr	r1, [r3, #0]
 8006072:	2900      	cmp	r1, #0
 8006074:	d101      	bne.n	800607a <_sbrk+0xe>
 8006076:	4904      	ldr	r1, [pc, #16]	; (8006088 <_sbrk+0x1c>)
 8006078:	6019      	str	r1, [r3, #0]
 800607a:	6818      	ldr	r0, [r3, #0]
 800607c:	1882      	adds	r2, r0, r2
 800607e:	601a      	str	r2, [r3, #0]
 8006080:	4770      	bx	lr
 8006082:	46c0      	nop			; (mov r8, r8)
 8006084:	200002c8 	.word	0x200002c8
 8006088:	20000694 	.word	0x20000694

0800608c <_init>:
 800608c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800608e:	46c0      	nop			; (mov r8, r8)
 8006090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006092:	bc08      	pop	{r3}
 8006094:	469e      	mov	lr, r3
 8006096:	4770      	bx	lr

08006098 <_fini>:
 8006098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609a:	46c0      	nop			; (mov r8, r8)
 800609c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800609e:	bc08      	pop	{r3}
 80060a0:	469e      	mov	lr, r3
 80060a2:	4770      	bx	lr
