
Demo_for_Bachelor_0_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000671c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080068e0  080068e0  000078e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800695c  0800695c  0000847c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800695c  0800695c  0000795c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006964  08006964  0000847c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006964  08006964  00007964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006968  08006968  00007968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000047c  20000000  0800696c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d50  2000047c  08006de8  0000847c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011cc  08006de8  000091cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000847c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b830  00000000  00000000  000084ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a5  00000000  00000000  00013cdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c8  00000000  00000000  00015d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000782  00000000  00000000  00016750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002121e  00000000  00000000  00016ed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d1e1  00000000  00000000  000380f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c834a  00000000  00000000  000452d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  0010d61b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a7c  00000000  00000000  0010d6dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00110158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000047c 	.word	0x2000047c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080068c8 	.word	0x080068c8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000480 	.word	0x20000480
 8000200:	080068c8 	.word	0x080068c8

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <UART_Send_PCM_2CH>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void UART_Send_PCM_2CH(int16_t *ch1, int16_t *ch2, uint16_t n)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0
 8000536:	60f8      	str	r0, [r7, #12]
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	4613      	mov	r3, r2
 800053c:	80fb      	strh	r3, [r7, #6]
    uint16_t sync = 0xA55A;
 800053e:	f24a 535a 	movw	r3, #42330	@ 0xa55a
 8000542:	82bb      	strh	r3, [r7, #20]

    HAL_UART_Transmit(&huart2, (uint8_t *)&sync, 2, HAL_MAX_DELAY);
 8000544:	f107 0114 	add.w	r1, r7, #20
 8000548:	f04f 33ff 	mov.w	r3, #4294967295
 800054c:	2202      	movs	r2, #2
 800054e:	4813      	ldr	r0, [pc, #76]	@ (800059c <UART_Send_PCM_2CH+0x6c>)
 8000550:	f003 fa86 	bl	8003a60 <HAL_UART_Transmit>

    for (uint16_t i = 0; i < n; i++){
 8000554:	2300      	movs	r3, #0
 8000556:	82fb      	strh	r3, [r7, #22]
 8000558:	e016      	b.n	8000588 <UART_Send_PCM_2CH+0x58>
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch1[i], 2, HAL_MAX_DELAY);
 800055a:	8afb      	ldrh	r3, [r7, #22]
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	68fa      	ldr	r2, [r7, #12]
 8000560:	18d1      	adds	r1, r2, r3
 8000562:	f04f 33ff 	mov.w	r3, #4294967295
 8000566:	2202      	movs	r2, #2
 8000568:	480c      	ldr	r0, [pc, #48]	@ (800059c <UART_Send_PCM_2CH+0x6c>)
 800056a:	f003 fa79 	bl	8003a60 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch2[i], 2, HAL_MAX_DELAY);
 800056e:	8afb      	ldrh	r3, [r7, #22]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	68ba      	ldr	r2, [r7, #8]
 8000574:	18d1      	adds	r1, r2, r3
 8000576:	f04f 33ff 	mov.w	r3, #4294967295
 800057a:	2202      	movs	r2, #2
 800057c:	4807      	ldr	r0, [pc, #28]	@ (800059c <UART_Send_PCM_2CH+0x6c>)
 800057e:	f003 fa6f 	bl	8003a60 <HAL_UART_Transmit>
    for (uint16_t i = 0; i < n; i++){
 8000582:	8afb      	ldrh	r3, [r7, #22]
 8000584:	3301      	adds	r3, #1
 8000586:	82fb      	strh	r3, [r7, #22]
 8000588:	8afa      	ldrh	r2, [r7, #22]
 800058a:	88fb      	ldrh	r3, [r7, #6]
 800058c:	429a      	cmp	r2, r3
 800058e:	d3e4      	bcc.n	800055a <UART_Send_PCM_2CH+0x2a>
    }
}
 8000590:	bf00      	nop
 8000592:	bf00      	nop
 8000594:	3718      	adds	r7, #24
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20000670 	.word	0x20000670

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a6:	f000 fd05 	bl	8000fb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005aa:	f000 f8a1 	bl	80006f0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005ae:	f000 f90d 	bl	80007cc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b2:	f000 fa47 	bl	8000a44 <MX_GPIO_Init>
  MX_DMA_Init();
 80005b6:	f000 fa1d 	bl	80009f4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005ba:	f000 f9f1 	bl	80009a0 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80005be:	f000 f929 	bl	8000814 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 80005c2:	f003 fe09 	bl	80041d8 <MX_PDM2PCM_Init>
  MX_SAI1_Init();
 80005c6:	f000 f941 	bl	800084c <MX_SAI1_Init>
  /* USER CODE BEGIN 2 */

  const char test_msg[] = "UART_OK\r\n";
 80005ca:	4a35      	ldr	r2, [pc, #212]	@ (80006a0 <main+0x100>)
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80005d0:	c303      	stmia	r3!, {r0, r1}
 80005d2:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, (uint8_t *)test_msg, sizeof(test_msg)-1, HAL_MAX_DELAY);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295
 80005da:	2209      	movs	r2, #9
 80005dc:	4831      	ldr	r0, [pc, #196]	@ (80006a4 <main+0x104>)
 80005de:	f003 fa3f 	bl	8003a60 <HAL_UART_Transmit>

  //HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t*)pdmRxBuf, PDM_DMA_BYTES); // PDM_RX_WORDS*2
  HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t*)pdm12_buf, PDM_DMA_BYTES * 2);
 80005e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005e6:	4930      	ldr	r1, [pc, #192]	@ (80006a8 <main+0x108>)
 80005e8:	4830      	ldr	r0, [pc, #192]	@ (80006ac <main+0x10c>)
 80005ea:	f003 f80b 	bl	8003604 <HAL_SAI_Receive_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockA1, (uint8_t*)pdm34_buf, PDM_DMA_BYTES * 2);
 80005ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005f2:	492f      	ldr	r1, [pc, #188]	@ (80006b0 <main+0x110>)
 80005f4:	482f      	ldr	r0, [pc, #188]	@ (80006b4 <main+0x114>)
 80005f6:	f003 f805 	bl	8003604 <HAL_SAI_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (sai_pdm12_half_ready && sai_pdm34_half_ready){
 80005fa:	4b2f      	ldr	r3, [pc, #188]	@ (80006b8 <main+0x118>)
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	2b00      	cmp	r3, #0
 8000602:	d023      	beq.n	800064c <main+0xac>
 8000604:	4b2d      	ldr	r3, [pc, #180]	@ (80006bc <main+0x11c>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	b2db      	uxtb	r3, r3
 800060a:	2b00      	cmp	r3, #0
 800060c:	d01e      	beq.n	800064c <main+0xac>
		  sai_pdm12_half_ready = 0;
 800060e:	4b2a      	ldr	r3, [pc, #168]	@ (80006b8 <main+0x118>)
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
		  sai_pdm34_half_ready= 0;
 8000614:	4b29      	ldr	r3, [pc, #164]	@ (80006bc <main+0x11c>)
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]

		  PDM_Filter((uint8_t*)&pdm12_buf[0], pcm1, &PDM1_filter_handler);
 800061a:	4a29      	ldr	r2, [pc, #164]	@ (80006c0 <main+0x120>)
 800061c:	4929      	ldr	r1, [pc, #164]	@ (80006c4 <main+0x124>)
 800061e:	4822      	ldr	r0, [pc, #136]	@ (80006a8 <main+0x108>)
 8000620:	f005 fd1a 	bl	8006058 <PDM_Filter>
		  PDM_Filter((uint8_t*)&pdm12_buf[0], pcm2, &PDM2_filter_handler);
 8000624:	4a28      	ldr	r2, [pc, #160]	@ (80006c8 <main+0x128>)
 8000626:	4929      	ldr	r1, [pc, #164]	@ (80006cc <main+0x12c>)
 8000628:	481f      	ldr	r0, [pc, #124]	@ (80006a8 <main+0x108>)
 800062a:	f005 fd15 	bl	8006058 <PDM_Filter>
		  PDM_Filter((uint8_t*)&pdm34_buf[0], pcm3, &PDM3_filter_handler);
 800062e:	4a28      	ldr	r2, [pc, #160]	@ (80006d0 <main+0x130>)
 8000630:	4928      	ldr	r1, [pc, #160]	@ (80006d4 <main+0x134>)
 8000632:	481f      	ldr	r0, [pc, #124]	@ (80006b0 <main+0x110>)
 8000634:	f005 fd10 	bl	8006058 <PDM_Filter>
		  PDM_Filter((uint8_t*)&pdm34_buf[0], pcm4, &PDM4_filter_handler);
 8000638:	4a27      	ldr	r2, [pc, #156]	@ (80006d8 <main+0x138>)
 800063a:	4928      	ldr	r1, [pc, #160]	@ (80006dc <main+0x13c>)
 800063c:	481c      	ldr	r0, [pc, #112]	@ (80006b0 <main+0x110>)
 800063e:	f005 fd0b 	bl	8006058 <PDM_Filter>
		  //UART_Send_PCM_4CH(pcm1,pcm2,pcm3, pcm4, OUTPUT_SAMPLES);
		  UART_Send_PCM_2CH(pcm1, pcm4, OUTPUT_SAMPLES);
 8000642:	2210      	movs	r2, #16
 8000644:	4925      	ldr	r1, [pc, #148]	@ (80006dc <main+0x13c>)
 8000646:	481f      	ldr	r0, [pc, #124]	@ (80006c4 <main+0x124>)
 8000648:	f7ff ff72 	bl	8000530 <UART_Send_PCM_2CH>
	  }

	  if (sai_pdm12_full_ready && sai_pdm34_full_ready){
 800064c:	4b24      	ldr	r3, [pc, #144]	@ (80006e0 <main+0x140>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2b00      	cmp	r3, #0
 8000654:	d0d1      	beq.n	80005fa <main+0x5a>
 8000656:	4b23      	ldr	r3, [pc, #140]	@ (80006e4 <main+0x144>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	b2db      	uxtb	r3, r3
 800065c:	2b00      	cmp	r3, #0
 800065e:	d0cc      	beq.n	80005fa <main+0x5a>
		  sai_pdm12_full_ready = 0;
 8000660:	4b1f      	ldr	r3, [pc, #124]	@ (80006e0 <main+0x140>)
 8000662:	2200      	movs	r2, #0
 8000664:	701a      	strb	r2, [r3, #0]
		  sai_pdm34_full_ready = 0;
 8000666:	4b1f      	ldr	r3, [pc, #124]	@ (80006e4 <main+0x144>)
 8000668:	2200      	movs	r2, #0
 800066a:	701a      	strb	r2, [r3, #0]

	      PDM_Filter((uint8_t*)&pdm12_buf[PDM_DMA_BYTES], pcm1, &PDM1_filter_handler);
 800066c:	4a14      	ldr	r2, [pc, #80]	@ (80006c0 <main+0x120>)
 800066e:	4915      	ldr	r1, [pc, #84]	@ (80006c4 <main+0x124>)
 8000670:	481d      	ldr	r0, [pc, #116]	@ (80006e8 <main+0x148>)
 8000672:	f005 fcf1 	bl	8006058 <PDM_Filter>
	      PDM_Filter((uint8_t*)&pdm12_buf[PDM_DMA_BYTES], pcm2, &PDM2_filter_handler);
 8000676:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <main+0x128>)
 8000678:	4914      	ldr	r1, [pc, #80]	@ (80006cc <main+0x12c>)
 800067a:	481b      	ldr	r0, [pc, #108]	@ (80006e8 <main+0x148>)
 800067c:	f005 fcec 	bl	8006058 <PDM_Filter>
	      PDM_Filter((uint8_t*)&pdm34_buf[PDM_DMA_BYTES], pcm3, &PDM3_filter_handler);
 8000680:	4a13      	ldr	r2, [pc, #76]	@ (80006d0 <main+0x130>)
 8000682:	4914      	ldr	r1, [pc, #80]	@ (80006d4 <main+0x134>)
 8000684:	4819      	ldr	r0, [pc, #100]	@ (80006ec <main+0x14c>)
 8000686:	f005 fce7 	bl	8006058 <PDM_Filter>
	      PDM_Filter((uint8_t*)&pdm34_buf[PDM_DMA_BYTES], pcm4, &PDM4_filter_handler);
 800068a:	4a13      	ldr	r2, [pc, #76]	@ (80006d8 <main+0x138>)
 800068c:	4913      	ldr	r1, [pc, #76]	@ (80006dc <main+0x13c>)
 800068e:	4817      	ldr	r0, [pc, #92]	@ (80006ec <main+0x14c>)
 8000690:	f005 fce2 	bl	8006058 <PDM_Filter>
	      //UART_Send_PCM_4CH(pcm1,pcm2,pcm3, pcm4, OUTPUT_SAMPLES);
	      UART_Send_PCM_2CH(pcm1, pcm4, OUTPUT_SAMPLES);
 8000694:	2210      	movs	r2, #16
 8000696:	4911      	ldr	r1, [pc, #68]	@ (80006dc <main+0x13c>)
 8000698:	480a      	ldr	r0, [pc, #40]	@ (80006c4 <main+0x124>)
 800069a:	f7ff ff49 	bl	8000530 <UART_Send_PCM_2CH>
	  if (sai_pdm12_half_ready && sai_pdm34_half_ready){
 800069e:	e7ac      	b.n	80005fa <main+0x5a>
 80006a0:	080068e0 	.word	0x080068e0
 80006a4:	20000670 	.word	0x20000670
 80006a8:	200006bc 	.word	0x200006bc
 80006ac:	20000528 	.word	0x20000528
 80006b0:	20000abc 	.word	0x20000abc
 80006b4:	200004a0 	.word	0x200004a0
 80006b8:	200006b8 	.word	0x200006b8
 80006bc:	200006ba 	.word	0x200006ba
 80006c0:	20000f44 	.word	0x20000f44
 80006c4:	20000ebc 	.word	0x20000ebc
 80006c8:	20000f90 	.word	0x20000f90
 80006cc:	20000edc 	.word	0x20000edc
 80006d0:	20000fdc 	.word	0x20000fdc
 80006d4:	20000efc 	.word	0x20000efc
 80006d8:	20001028 	.word	0x20001028
 80006dc:	20000f1c 	.word	0x20000f1c
 80006e0:	200006b9 	.word	0x200006b9
 80006e4:	200006bb 	.word	0x200006bb
 80006e8:	200008bc 	.word	0x200008bc
 80006ec:	20000cbc 	.word	0x20000cbc

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	@ 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 031c 	add.w	r3, r7, #28
 80006fa:	2234      	movs	r2, #52	@ 0x34
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f005 fcc4 	bl	800608c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	f107 0308 	add.w	r3, r7, #8
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000714:	2300      	movs	r3, #0
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	4b2a      	ldr	r3, [pc, #168]	@ (80007c4 <SystemClock_Config+0xd4>)
 800071a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800071c:	4a29      	ldr	r2, [pc, #164]	@ (80007c4 <SystemClock_Config+0xd4>)
 800071e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000722:	6413      	str	r3, [r2, #64]	@ 0x40
 8000724:	4b27      	ldr	r3, [pc, #156]	@ (80007c4 <SystemClock_Config+0xd4>)
 8000726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000730:	2300      	movs	r3, #0
 8000732:	603b      	str	r3, [r7, #0]
 8000734:	4b24      	ldr	r3, [pc, #144]	@ (80007c8 <SystemClock_Config+0xd8>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800073c:	4a22      	ldr	r2, [pc, #136]	@ (80007c8 <SystemClock_Config+0xd8>)
 800073e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000742:	6013      	str	r3, [r2, #0]
 8000744:	4b20      	ldr	r3, [pc, #128]	@ (80007c8 <SystemClock_Config+0xd8>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800074c:	603b      	str	r3, [r7, #0]
 800074e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000750:	2302      	movs	r3, #2
 8000752:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000754:	2301      	movs	r3, #1
 8000756:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000758:	2310      	movs	r3, #16
 800075a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075c:	2302      	movs	r3, #2
 800075e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000760:	2300      	movs	r3, #0
 8000762:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000764:	2310      	movs	r3, #16
 8000766:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000768:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800076c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800076e:	2304      	movs	r3, #4
 8000770:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000772:	2302      	movs	r3, #2
 8000774:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000776:	2302      	movs	r3, #2
 8000778:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	4618      	mov	r0, r3
 8000780:	f002 fb7a 	bl	8002e78 <HAL_RCC_OscConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800078a:	f000 f9f5 	bl	8000b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078e:	230f      	movs	r3, #15
 8000790:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000792:	2302      	movs	r3, #2
 8000794:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800079a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800079e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007a4:	f107 0308 	add.w	r3, r7, #8
 80007a8:	2102      	movs	r1, #2
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 faa6 	bl	8001cfc <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007b6:	f000 f9df 	bl	8000b78 <Error_Handler>
  }
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	@ 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40007000 	.word	0x40007000

080007cc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b098      	sub	sp, #96	@ 0x60
 80007d0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	225c      	movs	r2, #92	@ 0x5c
 80007d6:	2100      	movs	r1, #0
 80007d8:	4618      	mov	r0, r3
 80007da:	f005 fc57 	bl	800608c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80007de:	2304      	movs	r3, #4
 80007e0:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 16;
 80007e2:	2310      	movs	r3, #16
 80007e4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80007e6:	23c0      	movs	r3, #192	@ 0xc0
 80007e8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80007ea:	2302      	movs	r3, #2
 80007ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80007f2:	2301      	movs	r3, #1
 80007f4:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 80007f6:	2300      	movs	r3, #0
 80007f8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	4618      	mov	r0, r3
 80007fe:	f001 fb97 	bl	8001f30 <HAL_RCCEx_PeriphCLKConfig>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <PeriphCommonClock_Config+0x40>
  {
    Error_Handler();
 8000808:	f000 f9b6 	bl	8000b78 <Error_Handler>
  }
}
 800080c:	bf00      	nop
 800080e:	3760      	adds	r7, #96	@ 0x60
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000818:	4b0a      	ldr	r3, [pc, #40]	@ (8000844 <MX_CRC_Init+0x30>)
 800081a:	4a0b      	ldr	r2, [pc, #44]	@ (8000848 <MX_CRC_Init+0x34>)
 800081c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800081e:	4809      	ldr	r0, [pc, #36]	@ (8000844 <MX_CRC_Init+0x30>)
 8000820:	f000 fd4b 	bl	80012ba <HAL_CRC_Init>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800082a:	f000 f9a5 	bl	8000b78 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 800082e:	4b05      	ldr	r3, [pc, #20]	@ (8000844 <MX_CRC_Init+0x30>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	689a      	ldr	r2, [r3, #8]
 8000834:	4b03      	ldr	r3, [pc, #12]	@ (8000844 <MX_CRC_Init+0x30>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f042 0201 	orr.w	r2, r2, #1
 800083c:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000498 	.word	0x20000498
 8000848:	40023000 	.word	0x40023000

0800084c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000850:	4b4e      	ldr	r3, [pc, #312]	@ (800098c <MX_SAI1_Init+0x140>)
 8000852:	4a4f      	ldr	r2, [pc, #316]	@ (8000990 <MX_SAI1_Init+0x144>)
 8000854:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000856:	4b4d      	ldr	r3, [pc, #308]	@ (800098c <MX_SAI1_Init+0x140>)
 8000858:	2200      	movs	r2, #0
 800085a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.AudioMode = SAI_MODESLAVE_RX;
 800085c:	4b4b      	ldr	r3, [pc, #300]	@ (800098c <MX_SAI1_Init+0x140>)
 800085e:	2203      	movs	r2, #3
 8000860:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000862:	4b4a      	ldr	r3, [pc, #296]	@ (800098c <MX_SAI1_Init+0x140>)
 8000864:	2240      	movs	r2, #64	@ 0x40
 8000866:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000868:	4b48      	ldr	r3, [pc, #288]	@ (800098c <MX_SAI1_Init+0x140>)
 800086a:	2200      	movs	r2, #0
 800086c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800086e:	4b47      	ldr	r3, [pc, #284]	@ (800098c <MX_SAI1_Init+0x140>)
 8000870:	2200      	movs	r2, #0
 8000872:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.Init.Synchro = SAI_SYNCHRONOUS;
 8000874:	4b45      	ldr	r3, [pc, #276]	@ (800098c <MX_SAI1_Init+0x140>)
 8000876:	2201      	movs	r2, #1
 8000878:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800087a:	4b44      	ldr	r3, [pc, #272]	@ (800098c <MX_SAI1_Init+0x140>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000880:	4b42      	ldr	r3, [pc, #264]	@ (800098c <MX_SAI1_Init+0x140>)
 8000882:	2200      	movs	r2, #0
 8000884:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000886:	4b41      	ldr	r3, [pc, #260]	@ (800098c <MX_SAI1_Init+0x140>)
 8000888:	2200      	movs	r2, #0
 800088a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800088c:	4b3f      	ldr	r3, [pc, #252]	@ (800098c <MX_SAI1_Init+0x140>)
 800088e:	2200      	movs	r2, #0
 8000890:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000892:	4b3e      	ldr	r3, [pc, #248]	@ (800098c <MX_SAI1_Init+0x140>)
 8000894:	2200      	movs	r2, #0
 8000896:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000898:	4b3c      	ldr	r3, [pc, #240]	@ (800098c <MX_SAI1_Init+0x140>)
 800089a:	2200      	movs	r2, #0
 800089c:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.FrameInit.FrameLength = 16;
 800089e:	4b3b      	ldr	r3, [pc, #236]	@ (800098c <MX_SAI1_Init+0x140>)
 80008a0:	2210      	movs	r2, #16
 80008a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80008a4:	4b39      	ldr	r3, [pc, #228]	@ (800098c <MX_SAI1_Init+0x140>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80008aa:	4b38      	ldr	r3, [pc, #224]	@ (800098c <MX_SAI1_Init+0x140>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80008b0:	4b36      	ldr	r3, [pc, #216]	@ (800098c <MX_SAI1_Init+0x140>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80008b6:	4b35      	ldr	r3, [pc, #212]	@ (800098c <MX_SAI1_Init+0x140>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80008bc:	4b33      	ldr	r3, [pc, #204]	@ (800098c <MX_SAI1_Init+0x140>)
 80008be:	2200      	movs	r2, #0
 80008c0:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80008c2:	4b32      	ldr	r3, [pc, #200]	@ (800098c <MX_SAI1_Init+0x140>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 80008c8:	4b30      	ldr	r3, [pc, #192]	@ (800098c <MX_SAI1_Init+0x140>)
 80008ca:	2202      	movs	r2, #2
 80008cc:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 80008ce:	4b2f      	ldr	r3, [pc, #188]	@ (800098c <MX_SAI1_Init+0x140>)
 80008d0:	2203      	movs	r2, #3
 80008d2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80008d4:	482d      	ldr	r0, [pc, #180]	@ (800098c <MX_SAI1_Init+0x140>)
 80008d6:	f002 fd6d 	bl	80033b4 <HAL_SAI_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_SAI1_Init+0x98>
  {
    Error_Handler();
 80008e0:	f000 f94a 	bl	8000b78 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80008e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000994 <MX_SAI1_Init+0x148>)
 80008e6:	4a2c      	ldr	r2, [pc, #176]	@ (8000998 <MX_SAI1_Init+0x14c>)
 80008e8:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80008ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000994 <MX_SAI1_Init+0x148>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_RX;
 80008f0:	4b28      	ldr	r3, [pc, #160]	@ (8000994 <MX_SAI1_Init+0x148>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 80008f6:	4b27      	ldr	r3, [pc, #156]	@ (8000994 <MX_SAI1_Init+0x148>)
 80008f8:	2240      	movs	r2, #64	@ 0x40
 80008fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80008fc:	4b25      	ldr	r3, [pc, #148]	@ (8000994 <MX_SAI1_Init+0x148>)
 80008fe:	2200      	movs	r2, #0
 8000900:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000902:	4b24      	ldr	r3, [pc, #144]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000904:	2200      	movs	r2, #0
 8000906:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000908:	4b22      	ldr	r3, [pc, #136]	@ (8000994 <MX_SAI1_Init+0x148>)
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800090e:	4b21      	ldr	r3, [pc, #132]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000914:	4b1f      	ldr	r3, [pc, #124]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000916:	2200      	movs	r2, #0
 8000918:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800091a:	4b1e      	ldr	r3, [pc, #120]	@ (8000994 <MX_SAI1_Init+0x148>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.ClockSource = SAI_CLKSOURCE_NA;
 8000920:	4b1c      	ldr	r3, [pc, #112]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000922:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000926:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000928:	4b1a      	ldr	r3, [pc, #104]	@ (8000994 <MX_SAI1_Init+0x148>)
 800092a:	4a1c      	ldr	r2, [pc, #112]	@ (800099c <MX_SAI1_Init+0x150>)
 800092c:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800092e:	4b19      	ldr	r3, [pc, #100]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000930:	2200      	movs	r2, #0
 8000932:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000934:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000936:	2200      	movs	r2, #0
 8000938:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800093a:	4b16      	ldr	r3, [pc, #88]	@ (8000994 <MX_SAI1_Init+0x148>)
 800093c:	2200      	movs	r2, #0
 800093e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 16;
 8000940:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000942:	2210      	movs	r2, #16
 8000944:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8000946:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000948:	2201      	movs	r2, #1
 800094a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800094c:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <MX_SAI1_Init+0x148>)
 800094e:	2200      	movs	r2, #0
 8000950:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000954:	2200      	movs	r2, #0
 8000956:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000958:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <MX_SAI1_Init+0x148>)
 800095a:	2200      	movs	r2, #0
 800095c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000960:	2200      	movs	r2, #0
 8000962:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000964:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000966:	2200      	movs	r2, #0
 8000968:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotNumber = 2;
 800096a:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <MX_SAI1_Init+0x148>)
 800096c:	2202      	movs	r2, #2
 800096e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.SlotInit.SlotActive = 0x00000003;
 8000970:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000972:	2203      	movs	r2, #3
 8000974:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8000976:	4807      	ldr	r0, [pc, #28]	@ (8000994 <MX_SAI1_Init+0x148>)
 8000978:	f002 fd1c 	bl	80033b4 <HAL_SAI_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_SAI1_Init+0x13a>
  {
    Error_Handler();
 8000982:	f000 f8f9 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	200004a0 	.word	0x200004a0
 8000990:	40015804 	.word	0x40015804
 8000994:	20000528 	.word	0x20000528
 8000998:	40015824 	.word	0x40015824
 800099c:	0002ee00 	.word	0x0002ee00

080009a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a4:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009a6:	4a12      	ldr	r2, [pc, #72]	@ (80009f0 <MX_USART2_UART_Init+0x50>)
 80009a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80009aa:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009ac:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80009b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009be:	4b0b      	ldr	r3, [pc, #44]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c4:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009c6:	220c      	movs	r2, #12
 80009c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d0:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	@ (80009ec <MX_USART2_UART_Init+0x4c>)
 80009d8:	f002 fff2 	bl	80039c0 <HAL_UART_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009e2:	f000 f8c9 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000670 	.word	0x20000670
 80009f0:	40004400 	.word	0x40004400

080009f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	4b10      	ldr	r3, [pc, #64]	@ (8000a40 <MX_DMA_Init+0x4c>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	4a0f      	ldr	r2, [pc, #60]	@ (8000a40 <MX_DMA_Init+0x4c>)
 8000a04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a40 <MX_DMA_Init+0x4c>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
 8000a1a:	2039      	movs	r0, #57	@ 0x39
 8000a1c:	f000 fc17 	bl	800124e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000a20:	2039      	movs	r0, #57	@ 0x39
 8000a22:	f000 fc30 	bl	8001286 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2100      	movs	r1, #0
 8000a2a:	203c      	movs	r0, #60	@ 0x3c
 8000a2c:	f000 fc0f 	bl	800124e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000a30:	203c      	movs	r0, #60	@ 0x3c
 8000a32:	f000 fc28 	bl	8001286 <HAL_NVIC_EnableIRQ>

}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800

08000a44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08a      	sub	sp, #40	@ 0x28
 8000a48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]
 8000a54:	609a      	str	r2, [r3, #8]
 8000a56:	60da      	str	r2, [r3, #12]
 8000a58:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	613b      	str	r3, [r7, #16]
 8000a5e:	4b24      	ldr	r3, [pc, #144]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	4a23      	ldr	r2, [pc, #140]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a64:	f043 0304 	orr.w	r3, r3, #4
 8000a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6a:	4b21      	ldr	r3, [pc, #132]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	f003 0304 	and.w	r3, r3, #4
 8000a72:	613b      	str	r3, [r7, #16]
 8000a74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a86:	4b1a      	ldr	r3, [pc, #104]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	4b16      	ldr	r3, [pc, #88]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	4a15      	ldr	r2, [pc, #84]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa2:	4b13      	ldr	r3, [pc, #76]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	4a0e      	ldr	r2, [pc, #56]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000ab8:	f043 0302 	orr.w	r3, r3, #2
 8000abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000abe:	4b0c      	ldr	r3, [pc, #48]	@ (8000af0 <MX_GPIO_Init+0xac>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	f003 0302 	and.w	r3, r3, #2
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ada:	f107 0314 	add.w	r3, r7, #20
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4804      	ldr	r0, [pc, #16]	@ (8000af4 <MX_GPIO_Init+0xb0>)
 8000ae2:	f000 ff77 	bl	80019d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ae6:	bf00      	nop
 8000ae8:	3728      	adds	r7, #40	@ 0x28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40020800 	.word	0x40020800

08000af8 <HAL_SAI_RxHalfCpltCallback>:
{
        sai_rxstate = 2;
}
*/

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai){
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	if (hsai == &hsai_BlockB1){
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	4a09      	ldr	r2, [pc, #36]	@ (8000b28 <HAL_SAI_RxHalfCpltCallback+0x30>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d102      	bne.n	8000b0e <HAL_SAI_RxHalfCpltCallback+0x16>
		sai_pdm12_half_ready = 1;
 8000b08:	4b08      	ldr	r3, [pc, #32]	@ (8000b2c <HAL_SAI_RxHalfCpltCallback+0x34>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
	}
	if (hsai == &hsai_BlockA1){
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a07      	ldr	r2, [pc, #28]	@ (8000b30 <HAL_SAI_RxHalfCpltCallback+0x38>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d102      	bne.n	8000b1c <HAL_SAI_RxHalfCpltCallback+0x24>
		sai_pdm34_half_ready = 1;
 8000b16:	4b07      	ldr	r3, [pc, #28]	@ (8000b34 <HAL_SAI_RxHalfCpltCallback+0x3c>)
 8000b18:	2201      	movs	r2, #1
 8000b1a:	701a      	strb	r2, [r3, #0]
	}
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	20000528 	.word	0x20000528
 8000b2c:	200006b8 	.word	0x200006b8
 8000b30:	200004a0 	.word	0x200004a0
 8000b34:	200006ba 	.word	0x200006ba

08000b38 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai){
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	if (hsai == &hsai_BlockB1){
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a09      	ldr	r2, [pc, #36]	@ (8000b68 <HAL_SAI_RxCpltCallback+0x30>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d102      	bne.n	8000b4e <HAL_SAI_RxCpltCallback+0x16>
		sai_pdm12_full_ready = 1;
 8000b48:	4b08      	ldr	r3, [pc, #32]	@ (8000b6c <HAL_SAI_RxCpltCallback+0x34>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	701a      	strb	r2, [r3, #0]
	}
	if (hsai == &hsai_BlockA1){
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a07      	ldr	r2, [pc, #28]	@ (8000b70 <HAL_SAI_RxCpltCallback+0x38>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d102      	bne.n	8000b5c <HAL_SAI_RxCpltCallback+0x24>
		sai_pdm34_full_ready = 1;
 8000b56:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <HAL_SAI_RxCpltCallback+0x3c>)
 8000b58:	2201      	movs	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]
	}
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	20000528 	.word	0x20000528
 8000b6c:	200006b9 	.word	0x200006b9
 8000b70:	200004a0 	.word	0x200004a0
 8000b74:	200006bb 	.word	0x200006bb

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b7c:	b672      	cpsid	i
}
 8000b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <Error_Handler+0x8>

08000b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	4b10      	ldr	r3, [pc, #64]	@ (8000bd0 <HAL_MspInit+0x4c>)
 8000b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b92:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd0 <HAL_MspInit+0x4c>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd0 <HAL_MspInit+0x4c>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	603b      	str	r3, [r7, #0]
 8000baa:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <HAL_MspInit+0x4c>)
 8000bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bae:	4a08      	ldr	r2, [pc, #32]	@ (8000bd0 <HAL_MspInit+0x4c>)
 8000bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_MspInit+0x4c>)
 8000bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bc2:	2007      	movs	r0, #7
 8000bc4:	f000 fb38 	bl	8001238 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40023800 	.word	0x40023800

08000bd4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a0b      	ldr	r2, [pc, #44]	@ (8000c10 <HAL_CRC_MspInit+0x3c>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d10d      	bne.n	8000c02 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	4b0a      	ldr	r3, [pc, #40]	@ (8000c14 <HAL_CRC_MspInit+0x40>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a09      	ldr	r2, [pc, #36]	@ (8000c14 <HAL_CRC_MspInit+0x40>)
 8000bf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b07      	ldr	r3, [pc, #28]	@ (8000c14 <HAL_CRC_MspInit+0x40>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000c02:	bf00      	nop
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40023000 	.word	0x40023000
 8000c14:	40023800 	.word	0x40023800

08000c18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08a      	sub	sp, #40	@ 0x28
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a19      	ldr	r2, [pc, #100]	@ (8000c9c <HAL_UART_MspInit+0x84>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d12b      	bne.n	8000c92 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	4b18      	ldr	r3, [pc, #96]	@ (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c42:	4a17      	ldr	r2, [pc, #92]	@ (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c52:	613b      	str	r3, [r7, #16]
 8000c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c72:	230c      	movs	r3, #12
 8000c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	2302      	movs	r3, #2
 8000c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c82:	2307      	movs	r3, #7
 8000c84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c86:	f107 0314 	add.w	r3, r7, #20
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4805      	ldr	r0, [pc, #20]	@ (8000ca4 <HAL_UART_MspInit+0x8c>)
 8000c8e:	f000 fea1 	bl	80019d4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c92:	bf00      	nop
 8000c94:	3728      	adds	r7, #40	@ 0x28
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40004400 	.word	0x40004400
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_b;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08a      	sub	sp, #40	@ 0x28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a74      	ldr	r2, [pc, #464]	@ (8000e88 <HAL_SAI_MspInit+0x1e0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d15c      	bne.n	8000d74 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8000cba:	4b74      	ldr	r3, [pc, #464]	@ (8000e8c <HAL_SAI_MspInit+0x1e4>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d10d      	bne.n	8000cde <HAL_SAI_MspInit+0x36>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	613b      	str	r3, [r7, #16]
 8000cc6:	4b72      	ldr	r3, [pc, #456]	@ (8000e90 <HAL_SAI_MspInit+0x1e8>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cca:	4a71      	ldr	r2, [pc, #452]	@ (8000e90 <HAL_SAI_MspInit+0x1e8>)
 8000ccc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cd2:	4b6f      	ldr	r3, [pc, #444]	@ (8000e90 <HAL_SAI_MspInit+0x1e8>)
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8000cde:	4b6b      	ldr	r3, [pc, #428]	@ (8000e8c <HAL_SAI_MspInit+0x1e4>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	4a69      	ldr	r2, [pc, #420]	@ (8000e8c <HAL_SAI_MspInit+0x1e4>)
 8000ce6:	6013      	str	r3, [r2, #0]

    /**SAI1_A_Block_A GPIO Configuration
    PC1     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000cf8:	2306      	movs	r3, #6
 8000cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	4864      	ldr	r0, [pc, #400]	@ (8000e94 <HAL_SAI_MspInit+0x1ec>)
 8000d04:	f000 fe66 	bl	80019d4 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8000d08:	4b63      	ldr	r3, [pc, #396]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d0a:	4a64      	ldr	r2, [pc, #400]	@ (8000e9c <HAL_SAI_MspInit+0x1f4>)
 8000d0c:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 8000d0e:	4b62      	ldr	r3, [pc, #392]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d14:	4b60      	ldr	r3, [pc, #384]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d1a:	4b5f      	ldr	r3, [pc, #380]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8000d20:	4b5d      	ldr	r3, [pc, #372]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d26:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d28:	4b5b      	ldr	r3, [pc, #364]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d2e:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d30:	4b59      	ldr	r3, [pc, #356]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d36:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8000d38:	4b57      	ldr	r3, [pc, #348]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d3e:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 8000d40:	4b55      	ldr	r3, [pc, #340]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d46:	4b54      	ldr	r3, [pc, #336]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8000d4c:	4852      	ldr	r0, [pc, #328]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d4e:	f000 fad1 	bl	80012f4 <HAL_DMA_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8000d58:	f7ff ff0e 	bl	8000b78 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4a4e      	ldr	r2, [pc, #312]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d60:	675a      	str	r2, [r3, #116]	@ 0x74
 8000d62:	4a4d      	ldr	r2, [pc, #308]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4a4b      	ldr	r2, [pc, #300]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d6c:	671a      	str	r2, [r3, #112]	@ 0x70
 8000d6e:	4a4a      	ldr	r2, [pc, #296]	@ (8000e98 <HAL_SAI_MspInit+0x1f0>)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI1_Block_B)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a49      	ldr	r2, [pc, #292]	@ (8000ea0 <HAL_SAI_MspInit+0x1f8>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d17f      	bne.n	8000e7e <HAL_SAI_MspInit+0x1d6>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8000d7e:	4b43      	ldr	r3, [pc, #268]	@ (8000e8c <HAL_SAI_MspInit+0x1e4>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d10d      	bne.n	8000da2 <HAL_SAI_MspInit+0xfa>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	4b41      	ldr	r3, [pc, #260]	@ (8000e90 <HAL_SAI_MspInit+0x1e8>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d8e:	4a40      	ldr	r2, [pc, #256]	@ (8000e90 <HAL_SAI_MspInit+0x1e8>)
 8000d90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d96:	4b3e      	ldr	r3, [pc, #248]	@ (8000e90 <HAL_SAI_MspInit+0x1e8>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8000da2:	4b3a      	ldr	r3, [pc, #232]	@ (8000e8c <HAL_SAI_MspInit+0x1e4>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	3301      	adds	r3, #1
 8000da8:	4a38      	ldr	r2, [pc, #224]	@ (8000e8c <HAL_SAI_MspInit+0x1e4>)
 8000daa:	6013      	str	r3, [r2, #0]
    PC0     ------> SAI1_MCLK_B
    PB12     ------> SAI1_SCK_B
    PA9     ------> SAI1_SD_B
    PB9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000dac:	2301      	movs	r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db8:	2300      	movs	r3, #0
 8000dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000dbc:	2306      	movs	r3, #6
 8000dbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4833      	ldr	r0, [pc, #204]	@ (8000e94 <HAL_SAI_MspInit+0x1ec>)
 8000dc8:	f000 fe04 	bl	80019d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_9;
 8000dcc:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 8000dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000dde:	2306      	movs	r3, #6
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	482e      	ldr	r0, [pc, #184]	@ (8000ea4 <HAL_SAI_MspInit+0x1fc>)
 8000dea:	f000 fdf3 	bl	80019d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000dee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000e00:	2306      	movs	r3, #6
 8000e02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4827      	ldr	r0, [pc, #156]	@ (8000ea8 <HAL_SAI_MspInit+0x200>)
 8000e0c:	f000 fde2 	bl	80019d4 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA2_Stream4;
 8000e10:	4b26      	ldr	r3, [pc, #152]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e12:	4a27      	ldr	r2, [pc, #156]	@ (8000eb0 <HAL_SAI_MspInit+0x208>)
 8000e14:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Channel = DMA_CHANNEL_1;
 8000e16:	4b25      	ldr	r3, [pc, #148]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000e1c:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e1e:	4b23      	ldr	r3, [pc, #140]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e24:	4b21      	ldr	r3, [pc, #132]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8000e2a:	4b20      	ldr	r3, [pc, #128]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e30:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e32:	4b1e      	ldr	r3, [pc, #120]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e38:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e40:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e48:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8000e56:	4815      	ldr	r0, [pc, #84]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e58:	f000 fa4c 	bl	80012f4 <HAL_DMA_Init>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <HAL_SAI_MspInit+0x1be>
    {
      Error_Handler();
 8000e62:	f7ff fe89 	bl	8000b78 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a10      	ldr	r2, [pc, #64]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e6a:	675a      	str	r2, [r3, #116]	@ 0x74
 8000e6c:	4a0f      	ldr	r2, [pc, #60]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a0d      	ldr	r2, [pc, #52]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e76:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e78:	4a0c      	ldr	r2, [pc, #48]	@ (8000eac <HAL_SAI_MspInit+0x204>)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8000e7e:	bf00      	nop
 8000e80:	3728      	adds	r7, #40	@ 0x28
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40015804 	.word	0x40015804
 8000e8c:	20000f3c 	.word	0x20000f3c
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40020800 	.word	0x40020800
 8000e98:	200005b0 	.word	0x200005b0
 8000e9c:	40026428 	.word	0x40026428
 8000ea0:	40015824 	.word	0x40015824
 8000ea4:	40020400 	.word	0x40020400
 8000ea8:	40020000 	.word	0x40020000
 8000eac:	20000610 	.word	0x20000610
 8000eb0:	40026470 	.word	0x40026470

08000eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <NMI_Handler+0x4>

08000ebc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <HardFault_Handler+0x4>

08000ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <MemManage_Handler+0x4>

08000ecc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <BusFault_Handler+0x4>

08000ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <UsageFault_Handler+0x4>

08000edc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f0a:	f000 f8a5 	bl	8001058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8000f18:	4802      	ldr	r0, [pc, #8]	@ (8000f24 <DMA2_Stream1_IRQHandler+0x10>)
 8000f1a:	f000 faf1 	bl	8001500 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200005b0 	.word	0x200005b0

08000f28 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8000f2c:	4802      	ldr	r0, [pc, #8]	@ (8000f38 <DMA2_Stream4_IRQHandler+0x10>)
 8000f2e:	f000 fae7 	bl	8001500 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000610 	.word	0x20000610

08000f3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <SystemInit+0x20>)
 8000f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <SystemInit+0x20>)
 8000f48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f98 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f64:	f7ff ffea 	bl	8000f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f68:	480c      	ldr	r0, [pc, #48]	@ (8000f9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f6a:	490d      	ldr	r1, [pc, #52]	@ (8000fa0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f70:	e002      	b.n	8000f78 <LoopCopyDataInit>

08000f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f76:	3304      	adds	r3, #4

08000f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f7c:	d3f9      	bcc.n	8000f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f80:	4c0a      	ldr	r4, [pc, #40]	@ (8000fac <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f84:	e001      	b.n	8000f8a <LoopFillZerobss>

08000f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f88:	3204      	adds	r2, #4

08000f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f8c:	d3fb      	bcc.n	8000f86 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f8e:	f005 f88b 	bl	80060a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f92:	f7ff fb05 	bl	80005a0 <main>
  bx  lr    
 8000f96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa0:	2000047c 	.word	0x2000047c
  ldr r2, =_sidata
 8000fa4:	0800696c 	.word	0x0800696c
  ldr r2, =_sbss
 8000fa8:	2000047c 	.word	0x2000047c
  ldr r4, =_ebss
 8000fac:	200011cc 	.word	0x200011cc

08000fb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fb0:	e7fe      	b.n	8000fb0 <ADC_IRQHandler>
	...

08000fb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <HAL_Init+0x40>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff4 <HAL_Init+0x40>)
 8000fbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff4 <HAL_Init+0x40>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <HAL_Init+0x40>)
 8000fca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <HAL_Init+0x40>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a07      	ldr	r2, [pc, #28]	@ (8000ff4 <HAL_Init+0x40>)
 8000fd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fdc:	2003      	movs	r0, #3
 8000fde:	f000 f92b 	bl	8001238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 f808 	bl	8000ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe8:	f7ff fdcc 	bl	8000b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40023c00 	.word	0x40023c00

08000ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001000:	4b12      	ldr	r3, [pc, #72]	@ (800104c <HAL_InitTick+0x54>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <HAL_InitTick+0x58>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	4619      	mov	r1, r3
 800100a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800100e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001012:	fbb2 f3f3 	udiv	r3, r2, r3
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f943 	bl	80012a2 <HAL_SYSTICK_Config>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e00e      	b.n	8001044 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2b0f      	cmp	r3, #15
 800102a:	d80a      	bhi.n	8001042 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800102c:	2200      	movs	r2, #0
 800102e:	6879      	ldr	r1, [r7, #4]
 8001030:	f04f 30ff 	mov.w	r0, #4294967295
 8001034:	f000 f90b 	bl	800124e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001038:	4a06      	ldr	r2, [pc, #24]	@ (8001054 <HAL_InitTick+0x5c>)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800103e:	2300      	movs	r3, #0
 8001040:	e000      	b.n	8001044 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
}
 8001044:	4618      	mov	r0, r3
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000000 	.word	0x20000000
 8001050:	20000008 	.word	0x20000008
 8001054:	20000004 	.word	0x20000004

08001058 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800105c:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <HAL_IncTick+0x20>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <HAL_IncTick+0x24>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4413      	add	r3, r2
 8001068:	4a04      	ldr	r2, [pc, #16]	@ (800107c <HAL_IncTick+0x24>)
 800106a:	6013      	str	r3, [r2, #0]
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000008 	.word	0x20000008
 800107c:	20000f40 	.word	0x20000f40

08001080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return uwTick;
 8001084:	4b03      	ldr	r3, [pc, #12]	@ (8001094 <HAL_GetTick+0x14>)
 8001086:	681b      	ldr	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000f40 	.word	0x20000f40

08001098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a8:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <__NVIC_SetPriorityGrouping+0x44>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010b4:	4013      	ands	r3, r2
 80010b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ca:	4a04      	ldr	r2, [pc, #16]	@ (80010dc <__NVIC_SetPriorityGrouping+0x44>)
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	60d3      	str	r3, [r2, #12]
}
 80010d0:	bf00      	nop
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e4:	4b04      	ldr	r3, [pc, #16]	@ (80010f8 <__NVIC_GetPriorityGrouping+0x18>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	0a1b      	lsrs	r3, r3, #8
 80010ea:	f003 0307 	and.w	r3, r3, #7
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	2b00      	cmp	r3, #0
 800110c:	db0b      	blt.n	8001126 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	f003 021f 	and.w	r2, r3, #31
 8001114:	4907      	ldr	r1, [pc, #28]	@ (8001134 <__NVIC_EnableIRQ+0x38>)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	095b      	lsrs	r3, r3, #5
 800111c:	2001      	movs	r0, #1
 800111e:	fa00 f202 	lsl.w	r2, r0, r2
 8001122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	e000e100 	.word	0xe000e100

08001138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	6039      	str	r1, [r7, #0]
 8001142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001148:	2b00      	cmp	r3, #0
 800114a:	db0a      	blt.n	8001162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	b2da      	uxtb	r2, r3
 8001150:	490c      	ldr	r1, [pc, #48]	@ (8001184 <__NVIC_SetPriority+0x4c>)
 8001152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001156:	0112      	lsls	r2, r2, #4
 8001158:	b2d2      	uxtb	r2, r2
 800115a:	440b      	add	r3, r1
 800115c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001160:	e00a      	b.n	8001178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	b2da      	uxtb	r2, r3
 8001166:	4908      	ldr	r1, [pc, #32]	@ (8001188 <__NVIC_SetPriority+0x50>)
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	f003 030f 	and.w	r3, r3, #15
 800116e:	3b04      	subs	r3, #4
 8001170:	0112      	lsls	r2, r2, #4
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	440b      	add	r3, r1
 8001176:	761a      	strb	r2, [r3, #24]
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	e000e100 	.word	0xe000e100
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800118c:	b480      	push	{r7}
 800118e:	b089      	sub	sp, #36	@ 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	f1c3 0307 	rsb	r3, r3, #7
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	bf28      	it	cs
 80011aa:	2304      	movcs	r3, #4
 80011ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	3304      	adds	r3, #4
 80011b2:	2b06      	cmp	r3, #6
 80011b4:	d902      	bls.n	80011bc <NVIC_EncodePriority+0x30>
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	3b03      	subs	r3, #3
 80011ba:	e000      	b.n	80011be <NVIC_EncodePriority+0x32>
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c0:	f04f 32ff 	mov.w	r2, #4294967295
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ca:	43da      	mvns	r2, r3
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	401a      	ands	r2, r3
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d4:	f04f 31ff 	mov.w	r1, #4294967295
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	43d9      	mvns	r1, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	4313      	orrs	r3, r2
         );
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3724      	adds	r7, #36	@ 0x24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3b01      	subs	r3, #1
 8001200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001204:	d301      	bcc.n	800120a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001206:	2301      	movs	r3, #1
 8001208:	e00f      	b.n	800122a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800120a:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <SysTick_Config+0x40>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3b01      	subs	r3, #1
 8001210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001212:	210f      	movs	r1, #15
 8001214:	f04f 30ff 	mov.w	r0, #4294967295
 8001218:	f7ff ff8e 	bl	8001138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800121c:	4b05      	ldr	r3, [pc, #20]	@ (8001234 <SysTick_Config+0x40>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001222:	4b04      	ldr	r3, [pc, #16]	@ (8001234 <SysTick_Config+0x40>)
 8001224:	2207      	movs	r2, #7
 8001226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	e000e010 	.word	0xe000e010

08001238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff29 	bl	8001098 <__NVIC_SetPriorityGrouping>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af00      	add	r7, sp, #0
 8001254:	4603      	mov	r3, r0
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001260:	f7ff ff3e 	bl	80010e0 <__NVIC_GetPriorityGrouping>
 8001264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	68b9      	ldr	r1, [r7, #8]
 800126a:	6978      	ldr	r0, [r7, #20]
 800126c:	f7ff ff8e 	bl	800118c <NVIC_EncodePriority>
 8001270:	4602      	mov	r2, r0
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001276:	4611      	mov	r1, r2
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff5d 	bl	8001138 <__NVIC_SetPriority>
}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff31 	bl	80010fc <__NVIC_EnableIRQ>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ffa2 	bl	80011f4 <SysTick_Config>
 80012b0:	4603      	mov	r3, r0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e00e      	b.n	80012ea <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	795b      	ldrb	r3, [r3, #5]
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d105      	bne.n	80012e2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff fc79 	bl	8000bd4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2201      	movs	r2, #1
 80012e6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001300:	f7ff febe 	bl	8001080 <HAL_GetTick>
 8001304:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d101      	bne.n	8001310 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e099      	b.n	8001444 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2202      	movs	r2, #2
 8001314:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f022 0201 	bic.w	r2, r2, #1
 800132e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001330:	e00f      	b.n	8001352 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001332:	f7ff fea5 	bl	8001080 <HAL_GetTick>
 8001336:	4602      	mov	r2, r0
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b05      	cmp	r3, #5
 800133e:	d908      	bls.n	8001352 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2220      	movs	r2, #32
 8001344:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2203      	movs	r2, #3
 800134a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e078      	b.n	8001444 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1e8      	bne.n	8001332 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	4b38      	ldr	r3, [pc, #224]	@ (800144c <HAL_DMA_Init+0x158>)
 800136c:	4013      	ands	r3, r2
 800136e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	685a      	ldr	r2, [r3, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800137e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800138a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001396:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800139e:	697a      	ldr	r2, [r7, #20]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a8:	2b04      	cmp	r3, #4
 80013aa:	d107      	bne.n	80013bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b4:	4313      	orrs	r3, r2
 80013b6:	697a      	ldr	r2, [r7, #20]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	697a      	ldr	r2, [r7, #20]
 80013c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	695b      	ldr	r3, [r3, #20]
 80013ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d8:	697a      	ldr	r2, [r7, #20]
 80013da:	4313      	orrs	r3, r2
 80013dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d117      	bne.n	8001416 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ea:	697a      	ldr	r2, [r7, #20]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d00e      	beq.n	8001416 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f000 fa6f 	bl	80018dc <DMA_CheckFifoParam>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d008      	beq.n	8001416 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2240      	movs	r2, #64	@ 0x40
 8001408:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2201      	movs	r2, #1
 800140e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001412:	2301      	movs	r3, #1
 8001414:	e016      	b.n	8001444 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	697a      	ldr	r2, [r7, #20]
 800141c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 fa26 	bl	8001870 <DMA_CalcBaseAndBitshift>
 8001424:	4603      	mov	r3, r0
 8001426:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800142c:	223f      	movs	r2, #63	@ 0x3f
 800142e:	409a      	lsls	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2201      	movs	r2, #1
 800143e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	f010803f 	.word	0xf010803f

08001450 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
 800145c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001466:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800146e:	2b01      	cmp	r3, #1
 8001470:	d101      	bne.n	8001476 <HAL_DMA_Start_IT+0x26>
 8001472:	2302      	movs	r3, #2
 8001474:	e040      	b.n	80014f8 <HAL_DMA_Start_IT+0xa8>
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2201      	movs	r2, #1
 800147a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001484:	b2db      	uxtb	r3, r3
 8001486:	2b01      	cmp	r3, #1
 8001488:	d12f      	bne.n	80014ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2202      	movs	r2, #2
 800148e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2200      	movs	r2, #0
 8001496:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	68b9      	ldr	r1, [r7, #8]
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f000 f9b8 	bl	8001814 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a8:	223f      	movs	r2, #63	@ 0x3f
 80014aa:	409a      	lsls	r2, r3
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f042 0216 	orr.w	r2, r2, #22
 80014be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d007      	beq.n	80014d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f042 0208 	orr.w	r2, r2, #8
 80014d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f042 0201 	orr.w	r2, r2, #1
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	e005      	b.n	80014f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2200      	movs	r2, #0
 80014ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80014f2:	2302      	movs	r3, #2
 80014f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80014f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001508:	2300      	movs	r3, #0
 800150a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800150c:	4b8e      	ldr	r3, [pc, #568]	@ (8001748 <HAL_DMA_IRQHandler+0x248>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a8e      	ldr	r2, [pc, #568]	@ (800174c <HAL_DMA_IRQHandler+0x24c>)
 8001512:	fba2 2303 	umull	r2, r3, r2, r3
 8001516:	0a9b      	lsrs	r3, r3, #10
 8001518:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800151e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152a:	2208      	movs	r2, #8
 800152c:	409a      	lsls	r2, r3
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	4013      	ands	r3, r2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d01a      	beq.n	800156c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	2b00      	cmp	r3, #0
 8001542:	d013      	beq.n	800156c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f022 0204 	bic.w	r2, r2, #4
 8001552:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001558:	2208      	movs	r2, #8
 800155a:	409a      	lsls	r2, r3
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001564:	f043 0201 	orr.w	r2, r3, #1
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001570:	2201      	movs	r2, #1
 8001572:	409a      	lsls	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	4013      	ands	r3, r2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d012      	beq.n	80015a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00b      	beq.n	80015a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800158e:	2201      	movs	r2, #1
 8001590:	409a      	lsls	r2, r3
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800159a:	f043 0202 	orr.w	r2, r3, #2
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a6:	2204      	movs	r2, #4
 80015a8:	409a      	lsls	r2, r3
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	4013      	ands	r3, r2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d012      	beq.n	80015d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00b      	beq.n	80015d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015c4:	2204      	movs	r2, #4
 80015c6:	409a      	lsls	r2, r3
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015d0:	f043 0204 	orr.w	r2, r3, #4
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015dc:	2210      	movs	r2, #16
 80015de:	409a      	lsls	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4013      	ands	r3, r2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d043      	beq.n	8001670 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0308 	and.w	r3, r3, #8
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d03c      	beq.n	8001670 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015fa:	2210      	movs	r2, #16
 80015fc:	409a      	lsls	r2, r3
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d018      	beq.n	8001642 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d108      	bne.n	8001630 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001622:	2b00      	cmp	r3, #0
 8001624:	d024      	beq.n	8001670 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	4798      	blx	r3
 800162e:	e01f      	b.n	8001670 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001634:	2b00      	cmp	r3, #0
 8001636:	d01b      	beq.n	8001670 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	4798      	blx	r3
 8001640:	e016      	b.n	8001670 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800164c:	2b00      	cmp	r3, #0
 800164e:	d107      	bne.n	8001660 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f022 0208 	bic.w	r2, r2, #8
 800165e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001664:	2b00      	cmp	r3, #0
 8001666:	d003      	beq.n	8001670 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001674:	2220      	movs	r2, #32
 8001676:	409a      	lsls	r2, r3
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4013      	ands	r3, r2
 800167c:	2b00      	cmp	r3, #0
 800167e:	f000 808f 	beq.w	80017a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0310 	and.w	r3, r3, #16
 800168c:	2b00      	cmp	r3, #0
 800168e:	f000 8087 	beq.w	80017a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001696:	2220      	movs	r2, #32
 8001698:	409a      	lsls	r2, r3
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b05      	cmp	r3, #5
 80016a8:	d136      	bne.n	8001718 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f022 0216 	bic.w	r2, r2, #22
 80016b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	695a      	ldr	r2, [r3, #20]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d103      	bne.n	80016da <HAL_DMA_IRQHandler+0x1da>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d007      	beq.n	80016ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 0208 	bic.w	r2, r2, #8
 80016e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ee:	223f      	movs	r2, #63	@ 0x3f
 80016f0:	409a      	lsls	r2, r3
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2201      	movs	r2, #1
 80016fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800170a:	2b00      	cmp	r3, #0
 800170c:	d07e      	beq.n	800180c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	4798      	blx	r3
        }
        return;
 8001716:	e079      	b.n	800180c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d01d      	beq.n	8001762 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d10d      	bne.n	8001750 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001738:	2b00      	cmp	r3, #0
 800173a:	d031      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	4798      	blx	r3
 8001744:	e02c      	b.n	80017a0 <HAL_DMA_IRQHandler+0x2a0>
 8001746:	bf00      	nop
 8001748:	20000000 	.word	0x20000000
 800174c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001754:	2b00      	cmp	r3, #0
 8001756:	d023      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	4798      	blx	r3
 8001760:	e01e      	b.n	80017a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800176c:	2b00      	cmp	r3, #0
 800176e:	d10f      	bne.n	8001790 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0210 	bic.w	r2, r2, #16
 800177e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2201      	movs	r2, #1
 8001784:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001794:	2b00      	cmp	r3, #0
 8001796:	d003      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d032      	beq.n	800180e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d022      	beq.n	80017fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2205      	movs	r2, #5
 80017b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 0201 	bic.w	r2, r2, #1
 80017ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	3301      	adds	r3, #1
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	697a      	ldr	r2, [r7, #20]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d307      	bcc.n	80017e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f2      	bne.n	80017cc <HAL_DMA_IRQHandler+0x2cc>
 80017e6:	e000      	b.n	80017ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80017e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d005      	beq.n	800180e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	4798      	blx	r3
 800180a:	e000      	b.n	800180e <HAL_DMA_IRQHandler+0x30e>
        return;
 800180c:	bf00      	nop
    }
  }
}
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001830:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	2b40      	cmp	r3, #64	@ 0x40
 8001840:	d108      	bne.n	8001854 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001852:	e007      	b.n	8001864 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68ba      	ldr	r2, [r7, #8]
 800185a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	60da      	str	r2, [r3, #12]
}
 8001864:	bf00      	nop
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	b2db      	uxtb	r3, r3
 800187e:	3b10      	subs	r3, #16
 8001880:	4a14      	ldr	r2, [pc, #80]	@ (80018d4 <DMA_CalcBaseAndBitshift+0x64>)
 8001882:	fba2 2303 	umull	r2, r3, r2, r3
 8001886:	091b      	lsrs	r3, r3, #4
 8001888:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800188a:	4a13      	ldr	r2, [pc, #76]	@ (80018d8 <DMA_CalcBaseAndBitshift+0x68>)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	4413      	add	r3, r2
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2b03      	cmp	r3, #3
 800189c:	d909      	bls.n	80018b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80018a6:	f023 0303 	bic.w	r3, r3, #3
 80018aa:	1d1a      	adds	r2, r3, #4
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80018b0:	e007      	b.n	80018c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80018ba:	f023 0303 	bic.w	r3, r3, #3
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3714      	adds	r7, #20
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	aaaaaaab 	.word	0xaaaaaaab
 80018d8:	08006904 	.word	0x08006904

080018dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018e4:	2300      	movs	r3, #0
 80018e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d11f      	bne.n	8001936 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	2b03      	cmp	r3, #3
 80018fa:	d856      	bhi.n	80019aa <DMA_CheckFifoParam+0xce>
 80018fc:	a201      	add	r2, pc, #4	@ (adr r2, 8001904 <DMA_CheckFifoParam+0x28>)
 80018fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001902:	bf00      	nop
 8001904:	08001915 	.word	0x08001915
 8001908:	08001927 	.word	0x08001927
 800190c:	08001915 	.word	0x08001915
 8001910:	080019ab 	.word	0x080019ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001918:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d046      	beq.n	80019ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001924:	e043      	b.n	80019ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800192a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800192e:	d140      	bne.n	80019b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001934:	e03d      	b.n	80019b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800193e:	d121      	bne.n	8001984 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	2b03      	cmp	r3, #3
 8001944:	d837      	bhi.n	80019b6 <DMA_CheckFifoParam+0xda>
 8001946:	a201      	add	r2, pc, #4	@ (adr r2, 800194c <DMA_CheckFifoParam+0x70>)
 8001948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800194c:	0800195d 	.word	0x0800195d
 8001950:	08001963 	.word	0x08001963
 8001954:	0800195d 	.word	0x0800195d
 8001958:	08001975 	.word	0x08001975
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	73fb      	strb	r3, [r7, #15]
      break;
 8001960:	e030      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001966:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d025      	beq.n	80019ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001972:	e022      	b.n	80019ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001978:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800197c:	d11f      	bne.n	80019be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001982:	e01c      	b.n	80019be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	2b02      	cmp	r3, #2
 8001988:	d903      	bls.n	8001992 <DMA_CheckFifoParam+0xb6>
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	2b03      	cmp	r3, #3
 800198e:	d003      	beq.n	8001998 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001990:	e018      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	73fb      	strb	r3, [r7, #15]
      break;
 8001996:	e015      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800199c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d00e      	beq.n	80019c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	73fb      	strb	r3, [r7, #15]
      break;
 80019a8:	e00b      	b.n	80019c2 <DMA_CheckFifoParam+0xe6>
      break;
 80019aa:	bf00      	nop
 80019ac:	e00a      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      break;
 80019ae:	bf00      	nop
 80019b0:	e008      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      break;
 80019b2:	bf00      	nop
 80019b4:	e006      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      break;
 80019b6:	bf00      	nop
 80019b8:	e004      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      break;
 80019ba:	bf00      	nop
 80019bc:	e002      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80019be:	bf00      	nop
 80019c0:	e000      	b.n	80019c4 <DMA_CheckFifoParam+0xe8>
      break;
 80019c2:	bf00      	nop
    }
  } 
  
  return status; 
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop

080019d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b089      	sub	sp, #36	@ 0x24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019e6:	2300      	movs	r3, #0
 80019e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
 80019ee:	e165      	b.n	8001cbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019f0:	2201      	movs	r2, #1
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	4013      	ands	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	f040 8154 	bne.w	8001cb6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d005      	beq.n	8001a26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d130      	bne.n	8001a88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	2203      	movs	r2, #3
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43db      	mvns	r3, r3
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	68da      	ldr	r2, [r3, #12]
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	091b      	lsrs	r3, r3, #4
 8001a72:	f003 0201 	and.w	r2, r3, #1
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f003 0303 	and.w	r3, r3, #3
 8001a90:	2b03      	cmp	r3, #3
 8001a92:	d017      	beq.n	8001ac4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	2203      	movs	r2, #3
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	689a      	ldr	r2, [r3, #8]
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f003 0303 	and.w	r3, r3, #3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d123      	bne.n	8001b18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	08da      	lsrs	r2, r3, #3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3208      	adds	r2, #8
 8001ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	f003 0307 	and.w	r3, r3, #7
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	220f      	movs	r2, #15
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4013      	ands	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	691a      	ldr	r2, [r3, #16]
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	08da      	lsrs	r2, r3, #3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3208      	adds	r2, #8
 8001b12:	69b9      	ldr	r1, [r7, #24]
 8001b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	2203      	movs	r2, #3
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0203 	and.w	r2, r3, #3
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 80ae 	beq.w	8001cb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	4b5d      	ldr	r3, [pc, #372]	@ (8001cd4 <HAL_GPIO_Init+0x300>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b62:	4a5c      	ldr	r2, [pc, #368]	@ (8001cd4 <HAL_GPIO_Init+0x300>)
 8001b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b6a:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd4 <HAL_GPIO_Init+0x300>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b76:	4a58      	ldr	r2, [pc, #352]	@ (8001cd8 <HAL_GPIO_Init+0x304>)
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	089b      	lsrs	r3, r3, #2
 8001b7c:	3302      	adds	r3, #2
 8001b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	f003 0303 	and.w	r3, r3, #3
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	220f      	movs	r2, #15
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	4013      	ands	r3, r2
 8001b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a4f      	ldr	r2, [pc, #316]	@ (8001cdc <HAL_GPIO_Init+0x308>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d025      	beq.n	8001bee <HAL_GPIO_Init+0x21a>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a4e      	ldr	r2, [pc, #312]	@ (8001ce0 <HAL_GPIO_Init+0x30c>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d01f      	beq.n	8001bea <HAL_GPIO_Init+0x216>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a4d      	ldr	r2, [pc, #308]	@ (8001ce4 <HAL_GPIO_Init+0x310>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d019      	beq.n	8001be6 <HAL_GPIO_Init+0x212>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a4c      	ldr	r2, [pc, #304]	@ (8001ce8 <HAL_GPIO_Init+0x314>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d013      	beq.n	8001be2 <HAL_GPIO_Init+0x20e>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a4b      	ldr	r2, [pc, #300]	@ (8001cec <HAL_GPIO_Init+0x318>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d00d      	beq.n	8001bde <HAL_GPIO_Init+0x20a>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a4a      	ldr	r2, [pc, #296]	@ (8001cf0 <HAL_GPIO_Init+0x31c>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d007      	beq.n	8001bda <HAL_GPIO_Init+0x206>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a49      	ldr	r2, [pc, #292]	@ (8001cf4 <HAL_GPIO_Init+0x320>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d101      	bne.n	8001bd6 <HAL_GPIO_Init+0x202>
 8001bd2:	2306      	movs	r3, #6
 8001bd4:	e00c      	b.n	8001bf0 <HAL_GPIO_Init+0x21c>
 8001bd6:	2307      	movs	r3, #7
 8001bd8:	e00a      	b.n	8001bf0 <HAL_GPIO_Init+0x21c>
 8001bda:	2305      	movs	r3, #5
 8001bdc:	e008      	b.n	8001bf0 <HAL_GPIO_Init+0x21c>
 8001bde:	2304      	movs	r3, #4
 8001be0:	e006      	b.n	8001bf0 <HAL_GPIO_Init+0x21c>
 8001be2:	2303      	movs	r3, #3
 8001be4:	e004      	b.n	8001bf0 <HAL_GPIO_Init+0x21c>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e002      	b.n	8001bf0 <HAL_GPIO_Init+0x21c>
 8001bea:	2301      	movs	r3, #1
 8001bec:	e000      	b.n	8001bf0 <HAL_GPIO_Init+0x21c>
 8001bee:	2300      	movs	r3, #0
 8001bf0:	69fa      	ldr	r2, [r7, #28]
 8001bf2:	f002 0203 	and.w	r2, r2, #3
 8001bf6:	0092      	lsls	r2, r2, #2
 8001bf8:	4093      	lsls	r3, r2
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c00:	4935      	ldr	r1, [pc, #212]	@ (8001cd8 <HAL_GPIO_Init+0x304>)
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	089b      	lsrs	r3, r3, #2
 8001c06:	3302      	adds	r3, #2
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c32:	4a31      	ldr	r2, [pc, #196]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c38:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c5c:	4a26      	ldr	r2, [pc, #152]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c62:	4b25      	ldr	r3, [pc, #148]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c86:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cb0:	4a11      	ldr	r2, [pc, #68]	@ (8001cf8 <HAL_GPIO_Init+0x324>)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	61fb      	str	r3, [r7, #28]
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	2b0f      	cmp	r3, #15
 8001cc0:	f67f ae96 	bls.w	80019f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	bf00      	nop
 8001cc8:	3724      	adds	r7, #36	@ 0x24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40013800 	.word	0x40013800
 8001cdc:	40020000 	.word	0x40020000
 8001ce0:	40020400 	.word	0x40020400
 8001ce4:	40020800 	.word	0x40020800
 8001ce8:	40020c00 	.word	0x40020c00
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40021400 	.word	0x40021400
 8001cf4:	40021800 	.word	0x40021800
 8001cf8:	40013c00 	.word	0x40013c00

08001cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0cc      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d10:	4b68      	ldr	r3, [pc, #416]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 030f 	and.w	r3, r3, #15
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d90c      	bls.n	8001d38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b65      	ldr	r3, [pc, #404]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d20:	683a      	ldr	r2, [r7, #0]
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d26:	4b63      	ldr	r3, [pc, #396]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	683a      	ldr	r2, [r7, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d001      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e0b8      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d020      	beq.n	8001d86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d50:	4b59      	ldr	r3, [pc, #356]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	4a58      	ldr	r2, [pc, #352]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001d5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d005      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d68:	4b53      	ldr	r3, [pc, #332]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	4a52      	ldr	r2, [pc, #328]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001d72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d74:	4b50      	ldr	r3, [pc, #320]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	494d      	ldr	r1, [pc, #308]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d044      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d107      	bne.n	8001daa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9a:	4b47      	ldr	r3, [pc, #284]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d119      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e07f      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d003      	beq.n	8001dba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001db6:	2b03      	cmp	r3, #3
 8001db8:	d107      	bne.n	8001dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dba:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d109      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e06f      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dca:	4b3b      	ldr	r3, [pc, #236]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e067      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dda:	4b37      	ldr	r3, [pc, #220]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f023 0203 	bic.w	r2, r3, #3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	4934      	ldr	r1, [pc, #208]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dec:	f7ff f948 	bl	8001080 <HAL_GetTick>
 8001df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df2:	e00a      	b.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df4:	f7ff f944 	bl	8001080 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e04f      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 020c 	and.w	r2, r3, #12
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d1eb      	bne.n	8001df4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e1c:	4b25      	ldr	r3, [pc, #148]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 030f 	and.w	r3, r3, #15
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d20c      	bcs.n	8001e44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2a:	4b22      	ldr	r3, [pc, #136]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e2c:	683a      	ldr	r2, [r7, #0]
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e32:	4b20      	ldr	r3, [pc, #128]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d001      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e032      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d008      	beq.n	8001e62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e50:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	4916      	ldr	r1, [pc, #88]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d009      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e6e:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	490e      	ldr	r1, [pc, #56]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e82:	f000 fdc9 	bl	8002a18 <HAL_RCC_GetSysClockFreq>
 8001e86:	4602      	mov	r2, r0
 8001e88:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	490a      	ldr	r1, [pc, #40]	@ (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e94:	5ccb      	ldrb	r3, [r1, r3]
 8001e96:	fa22 f303 	lsr.w	r3, r2, r3
 8001e9a:	4a09      	ldr	r2, [pc, #36]	@ (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001e9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff f8a8 	bl	8000ff8 <HAL_InitTick>

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40023c00 	.word	0x40023c00
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	080068ec 	.word	0x080068ec
 8001ec0:	20000000 	.word	0x20000000
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ecc:	4b03      	ldr	r3, [pc, #12]	@ (8001edc <HAL_RCC_GetHCLKFreq+0x14>)
 8001ece:	681b      	ldr	r3, [r3, #0]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	20000000 	.word	0x20000000

08001ee0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ee4:	f7ff fff0 	bl	8001ec8 <HAL_RCC_GetHCLKFreq>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	0a9b      	lsrs	r3, r3, #10
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	4903      	ldr	r1, [pc, #12]	@ (8001f04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ef6:	5ccb      	ldrb	r3, [r1, r3]
 8001ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40023800 	.word	0x40023800
 8001f04:	080068fc 	.word	0x080068fc

08001f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f0c:	f7ff ffdc 	bl	8001ec8 <HAL_RCC_GetHCLKFreq>
 8001f10:	4602      	mov	r2, r0
 8001f12:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	0b5b      	lsrs	r3, r3, #13
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	4903      	ldr	r1, [pc, #12]	@ (8001f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f1e:	5ccb      	ldrb	r3, [r1, r3]
 8001f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	080068fc 	.word	0x080068fc

08001f30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08c      	sub	sp, #48	@ 0x30
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d010      	beq.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001f68:	4b6f      	ldr	r3, [pc, #444]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f6e:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f76:	496c      	ldr	r1, [pc, #432]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001f86:	2301      	movs	r3, #1
 8001f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d010      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001f96:	4b64      	ldr	r3, [pc, #400]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f9c:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa4:	4960      	ldr	r1, [pc, #384]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d101      	bne.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d017      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001fc4:	4b58      	ldr	r3, [pc, #352]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	4955      	ldr	r1, [pc, #340]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0308 	and.w	r3, r3, #8
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d017      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002000:	4b49      	ldr	r3, [pc, #292]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002002:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002006:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800200e:	4946      	ldr	r1, [pc, #280]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002010:	4313      	orrs	r3, r2
 8002012:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800201a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800201e:	d101      	bne.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002020:	2301      	movs	r3, #1
 8002022:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800202c:	2301      	movs	r3, #1
 800202e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	2b00      	cmp	r3, #0
 800203a:	f000 808a 	beq.w	8002152 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	60bb      	str	r3, [r7, #8]
 8002042:	4b39      	ldr	r3, [pc, #228]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002046:	4a38      	ldr	r2, [pc, #224]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002048:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800204c:	6413      	str	r3, [r2, #64]	@ 0x40
 800204e:	4b36      	ldr	r3, [pc, #216]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002056:	60bb      	str	r3, [r7, #8]
 8002058:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800205a:	4b34      	ldr	r3, [pc, #208]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a33      	ldr	r2, [pc, #204]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002064:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002066:	f7ff f80b 	bl	8001080 <HAL_GetTick>
 800206a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800206c:	e008      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800206e:	f7ff f807 	bl	8001080 <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d901      	bls.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e278      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002080:	4b2a      	ldr	r3, [pc, #168]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002088:	2b00      	cmp	r3, #0
 800208a:	d0f0      	beq.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800208c:	4b26      	ldr	r3, [pc, #152]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800208e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002090:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002094:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002096:	6a3b      	ldr	r3, [r7, #32]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d02f      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020a4:	6a3a      	ldr	r2, [r7, #32]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d028      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020b2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002130 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002130 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80020c0:	4a19      	ldr	r2, [pc, #100]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80020c6:	4b18      	ldr	r3, [pc, #96]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d114      	bne.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80020d2:	f7fe ffd5 	bl	8001080 <HAL_GetTick>
 80020d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d8:	e00a      	b.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020da:	f7fe ffd1 	bl	8001080 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e240      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d0ee      	beq.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002104:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002108:	d114      	bne.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800210a:	4b07      	ldr	r3, [pc, #28]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800211a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800211e:	4902      	ldr	r1, [pc, #8]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002120:	4313      	orrs	r3, r2
 8002122:	608b      	str	r3, [r1, #8]
 8002124:	e00c      	b.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002126:	bf00      	nop
 8002128:	40023800 	.word	0x40023800
 800212c:	40007000 	.word	0x40007000
 8002130:	42470e40 	.word	0x42470e40
 8002134:	4b4a      	ldr	r3, [pc, #296]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	4a49      	ldr	r2, [pc, #292]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800213a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800213e:	6093      	str	r3, [r2, #8]
 8002140:	4b47      	ldr	r3, [pc, #284]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002142:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002148:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800214c:	4944      	ldr	r1, [pc, #272]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800214e:	4313      	orrs	r3, r2
 8002150:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0310 	and.w	r3, r3, #16
 800215a:	2b00      	cmp	r3, #0
 800215c:	d004      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8002164:	4b3f      	ldr	r3, [pc, #252]	@ (8002264 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002166:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00a      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002174:	4b3a      	ldr	r3, [pc, #232]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002176:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800217a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002182:	4937      	ldr	r1, [pc, #220]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002184:	4313      	orrs	r3, r2
 8002186:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00a      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002196:	4b32      	ldr	r3, [pc, #200]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002198:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800219c:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021a4:	492e      	ldr	r1, [pc, #184]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d011      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80021b8:	4b29      	ldr	r3, [pc, #164]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021be:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c6:	4926      	ldr	r1, [pc, #152]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021d6:	d101      	bne.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80021d8:	2301      	movs	r3, #1
 80021da:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80021e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021ee:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	491a      	ldr	r1, [pc, #104]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002206:	2b00      	cmp	r3, #0
 8002208:	d011      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800220a:	4b15      	ldr	r3, [pc, #84]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800220c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002210:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002218:	4911      	ldr	r1, [pc, #68]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002224:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002228:	d101      	bne.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800222a:	2301      	movs	r3, #1
 800222c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800222e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002230:	2b01      	cmp	r3, #1
 8002232:	d005      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800223c:	f040 80ff 	bne.w	800243e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002240:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002246:	f7fe ff1b 	bl	8001080 <HAL_GetTick>
 800224a:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800224c:	e00e      	b.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800224e:	f7fe ff17 	bl	8001080 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d907      	bls.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e188      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002260:	40023800 	.word	0x40023800
 8002264:	424711e0 	.word	0x424711e0
 8002268:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800226c:	4b7e      	ldr	r3, [pc, #504]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1ea      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002288:	2b00      	cmp	r3, #0
 800228a:	d009      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002294:	2b00      	cmp	r3, #0
 8002296:	d028      	beq.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800229c:	2b00      	cmp	r3, #0
 800229e:	d124      	bne.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80022a0:	4b71      	ldr	r3, [pc, #452]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022a6:	0c1b      	lsrs	r3, r3, #16
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	3301      	adds	r3, #1
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80022b2:	4b6d      	ldr	r3, [pc, #436]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022b8:	0e1b      	lsrs	r3, r3, #24
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	019b      	lsls	r3, r3, #6
 80022ca:	431a      	orrs	r2, r3
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	085b      	lsrs	r3, r3, #1
 80022d0:	3b01      	subs	r3, #1
 80022d2:	041b      	lsls	r3, r3, #16
 80022d4:	431a      	orrs	r2, r3
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	061b      	lsls	r3, r3, #24
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	695b      	ldr	r3, [r3, #20]
 80022e0:	071b      	lsls	r3, r3, #28
 80022e2:	4961      	ldr	r1, [pc, #388]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0304 	and.w	r3, r3, #4
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d004      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022fe:	d00a      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002308:	2b00      	cmp	r3, #0
 800230a:	d035      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002310:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002314:	d130      	bne.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002316:	4b54      	ldr	r3, [pc, #336]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002318:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	f003 0303 	and.w	r3, r3, #3
 8002322:	3301      	adds	r3, #1
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002328:	4b4f      	ldr	r3, [pc, #316]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800232a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800232e:	0f1b      	lsrs	r3, r3, #28
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	019b      	lsls	r3, r3, #6
 8002340:	431a      	orrs	r2, r3
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	085b      	lsrs	r3, r3, #1
 8002346:	3b01      	subs	r3, #1
 8002348:	041b      	lsls	r3, r3, #16
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	691b      	ldr	r3, [r3, #16]
 8002350:	061b      	lsls	r3, r3, #24
 8002352:	431a      	orrs	r2, r3
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	071b      	lsls	r3, r3, #28
 8002358:	4943      	ldr	r1, [pc, #268]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002360:	4b41      	ldr	r3, [pc, #260]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002362:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002366:	f023 021f 	bic.w	r2, r3, #31
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236e:	3b01      	subs	r3, #1
 8002370:	493d      	ldr	r1, [pc, #244]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002372:	4313      	orrs	r3, r2
 8002374:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002380:	2b00      	cmp	r3, #0
 8002382:	d029      	beq.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002388:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800238c:	d124      	bne.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800238e:	4b36      	ldr	r3, [pc, #216]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002390:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002394:	0c1b      	lsrs	r3, r3, #16
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	3301      	adds	r3, #1
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023a0:	4b31      	ldr	r3, [pc, #196]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80023a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023a6:	0f1b      	lsrs	r3, r3, #28
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	019b      	lsls	r3, r3, #6
 80023b8:	431a      	orrs	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	085b      	lsrs	r3, r3, #1
 80023c0:	3b01      	subs	r3, #1
 80023c2:	041b      	lsls	r3, r3, #16
 80023c4:	431a      	orrs	r2, r3
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	061b      	lsls	r3, r3, #24
 80023ca:	431a      	orrs	r2, r3
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	071b      	lsls	r3, r3, #28
 80023d0:	4925      	ldr	r1, [pc, #148]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d016      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	019b      	lsls	r3, r3, #6
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	085b      	lsrs	r3, r3, #1
 80023f6:	3b01      	subs	r3, #1
 80023f8:	041b      	lsls	r3, r3, #16
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	071b      	lsls	r3, r3, #28
 800240a:	4917      	ldr	r1, [pc, #92]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002412:	4b16      	ldr	r3, [pc, #88]	@ (800246c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002414:	2201      	movs	r2, #1
 8002416:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002418:	f7fe fe32 	bl	8001080 <HAL_GetTick>
 800241c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002420:	f7fe fe2e 	bl	8001080 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d901      	bls.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e09f      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002432:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d0f0      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 800243e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002440:	2b01      	cmp	r3, #1
 8002442:	f040 8095 	bne.w	8002570 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002446:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800244c:	f7fe fe18 	bl	8001080 <HAL_GetTick>
 8002450:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002452:	e00f      	b.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002454:	f7fe fe14 	bl	8001080 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d908      	bls.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e085      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002466:	bf00      	nop
 8002468:	40023800 	.word	0x40023800
 800246c:	42470068 	.word	0x42470068
 8002470:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002474:	4b41      	ldr	r3, [pc, #260]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800247c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002480:	d0e8      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0304 	and.w	r3, r3, #4
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	2b00      	cmp	r3, #0
 8002494:	d009      	beq.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d02b      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d127      	bne.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80024aa:	4b34      	ldr	r3, [pc, #208]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	0c1b      	lsrs	r3, r3, #16
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	3301      	adds	r3, #1
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	699a      	ldr	r2, [r3, #24]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	69db      	ldr	r3, [r3, #28]
 80024c4:	019b      	lsls	r3, r3, #6
 80024c6:	431a      	orrs	r2, r3
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	3b01      	subs	r3, #1
 80024ce:	041b      	lsls	r3, r3, #16
 80024d0:	431a      	orrs	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d6:	061b      	lsls	r3, r3, #24
 80024d8:	4928      	ldr	r1, [pc, #160]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80024e0:	4b26      	ldr	r3, [pc, #152]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024e6:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ee:	3b01      	subs	r3, #1
 80024f0:	021b      	lsls	r3, r3, #8
 80024f2:	4922      	ldr	r1, [pc, #136]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002502:	2b00      	cmp	r3, #0
 8002504:	d01d      	beq.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800250e:	d118      	bne.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002510:	4b1a      	ldr	r3, [pc, #104]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002516:	0e1b      	lsrs	r3, r3, #24
 8002518:	f003 030f 	and.w	r3, r3, #15
 800251c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	699a      	ldr	r2, [r3, #24]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	019b      	lsls	r3, r3, #6
 8002528:	431a      	orrs	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	085b      	lsrs	r3, r3, #1
 8002530:	3b01      	subs	r3, #1
 8002532:	041b      	lsls	r3, r3, #16
 8002534:	431a      	orrs	r2, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	061b      	lsls	r3, r3, #24
 800253a:	4910      	ldr	r1, [pc, #64]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002542:	4b0f      	ldr	r3, [pc, #60]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002544:	2201      	movs	r2, #1
 8002546:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002548:	f7fe fd9a 	bl	8001080 <HAL_GetTick>
 800254c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800254e:	e008      	b.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002550:	f7fe fd96 	bl	8001080 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e007      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002562:	4b06      	ldr	r3, [pc, #24]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800256a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800256e:	d1ef      	bne.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3730      	adds	r7, #48	@ 0x30
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800
 8002580:	42470070 	.word	0x42470070

08002584 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002584:	b480      	push	{r7}
 8002586:	b089      	sub	sp, #36	@ 0x24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8002590:	2300      	movs	r3, #0
 8002592:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	2b07      	cmp	r3, #7
 80025aa:	f200 8224 	bhi.w	80029f6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80025ae:	a201      	add	r2, pc, #4	@ (adr r2, 80025b4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80025b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b4:	080027b7 	.word	0x080027b7
 80025b8:	080028e1 	.word	0x080028e1
 80025bc:	080029f7 	.word	0x080029f7
 80025c0:	080025d5 	.word	0x080025d5
 80025c4:	080029f7 	.word	0x080029f7
 80025c8:	080029f7 	.word	0x080029f7
 80025cc:	080029f7 	.word	0x080029f7
 80025d0:	080025d5 	.word	0x080025d5
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 80025d4:	4ba8      	ldr	r3, [pc, #672]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80025d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025da:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 80025e2:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80025ea:	f000 80d6 	beq.w	800279a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80025f4:	f200 80dd 	bhi.w	80027b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80025fe:	f000 809f 	beq.w	8002740 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002608:	f200 80d3 	bhi.w	80027b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002612:	d05b      	beq.n	80026cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800261a:	f200 80ca 	bhi.w	80027b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002624:	f000 80b6 	beq.w	8002794 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800262e:	f200 80c0 	bhi.w	80027b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002638:	f000 8082 	beq.w	8002740 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002642:	f200 80b6 	bhi.w	80027b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d004      	beq.n	8002656 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002652:	d03b      	beq.n	80026cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 8002654:	e0ad      	b.n	80027b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8002656:	4b88      	ldr	r3, [pc, #544]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d109      	bne.n	8002676 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8002662:	4b85      	ldr	r3, [pc, #532]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002668:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800266c:	4a83      	ldr	r2, [pc, #524]	@ (800287c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800266e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	e008      	b.n	8002688 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8002676:	4b80      	ldr	r3, [pc, #512]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002680:	4a7f      	ldr	r2, [pc, #508]	@ (8002880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8002682:	fbb2 f3f3 	udiv	r3, r2, r3
 8002686:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8002688:	4b7b      	ldr	r3, [pc, #492]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800268a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800268e:	0e1b      	lsrs	r3, r3, #24
 8002690:	f003 030f 	and.w	r3, r3, #15
 8002694:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 8002696:	4b78      	ldr	r3, [pc, #480]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800269c:	099b      	lsrs	r3, r3, #6
 800269e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	fb03 f202 	mul.w	r2, r3, r2
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ae:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 80026b0:	4b71      	ldr	r3, [pc, #452]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80026b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026b6:	0a1b      	lsrs	r3, r3, #8
 80026b8:	f003 031f 	and.w	r3, r3, #31
 80026bc:	3301      	adds	r3, #1
 80026be:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 80026c0:	69fa      	ldr	r2, [r7, #28]
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c8:	61fb      	str	r3, [r7, #28]
          break;
 80026ca:	e073      	b.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80026cc:	4b6a      	ldr	r3, [pc, #424]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d109      	bne.n	80026ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80026d8:	4b67      	ldr	r3, [pc, #412]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80026da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026e2:	4a66      	ldr	r2, [pc, #408]	@ (800287c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80026e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e8:	61bb      	str	r3, [r7, #24]
 80026ea:	e008      	b.n	80026fe <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80026ec:	4b62      	ldr	r3, [pc, #392]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80026ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026f6:	4a62      	ldr	r2, [pc, #392]	@ (8002880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80026f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fc:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80026fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002700:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002704:	0e1b      	lsrs	r3, r3, #24
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 800270c:	4b5a      	ldr	r3, [pc, #360]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800270e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002712:	099b      	lsrs	r3, r3, #6
 8002714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	fb03 f202 	mul.w	r2, r3, r2
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	fbb2 f3f3 	udiv	r3, r2, r3
 8002724:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8002726:	4b54      	ldr	r3, [pc, #336]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800272c:	f003 031f 	and.w	r3, r3, #31
 8002730:	3301      	adds	r3, #1
 8002732:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8002734:	69fa      	ldr	r2, [r7, #28]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	fbb2 f3f3 	udiv	r3, r2, r3
 800273c:	61fb      	str	r3, [r7, #28]
          break;
 800273e:	e039      	b.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8002740:	4b4d      	ldr	r3, [pc, #308]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d108      	bne.n	800275e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800274c:	4b4a      	ldr	r3, [pc, #296]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002754:	4a49      	ldr	r2, [pc, #292]	@ (800287c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002756:	fbb2 f3f3 	udiv	r3, r2, r3
 800275a:	61bb      	str	r3, [r7, #24]
 800275c:	e007      	b.n	800276e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800275e:	4b46      	ldr	r3, [pc, #280]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002766:	4a46      	ldr	r2, [pc, #280]	@ (8002880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8002768:	fbb2 f3f3 	udiv	r3, r2, r3
 800276c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 800276e:	4b42      	ldr	r3, [pc, #264]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	0f1b      	lsrs	r3, r3, #28
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 800277a:	4b3f      	ldr	r3, [pc, #252]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	099b      	lsrs	r3, r3, #6
 8002780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	fb03 f202 	mul.w	r2, r3, r2
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002790:	61fb      	str	r3, [r7, #28]
          break;
 8002792:	e00f      	b.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8002794:	4b3b      	ldr	r3, [pc, #236]	@ (8002884 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8002796:	61fb      	str	r3, [r7, #28]
          break;
 8002798:	e00c      	b.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800279a:	4b37      	ldr	r3, [pc, #220]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d102      	bne.n	80027ac <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 80027a6:	4b35      	ldr	r3, [pc, #212]	@ (800287c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80027a8:	61fb      	str	r3, [r7, #28]
          break;
 80027aa:	e003      	b.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 80027ac:	4b34      	ldr	r3, [pc, #208]	@ (8002880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80027ae:	61fb      	str	r3, [r7, #28]
          break;
 80027b0:	e000      	b.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 80027b2:	bf00      	nop
        }
      }
      break;
 80027b4:	e120      	b.n	80029f8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80027b6:	4b30      	ldr	r3, [pc, #192]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80027b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027bc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80027c0:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80027c8:	d079      	beq.n	80028be <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80027d0:	f200 8082 	bhi.w	80028d8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027da:	d03c      	beq.n	8002856 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027e2:	d879      	bhi.n	80028d8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d006      	beq.n	80027f8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027f0:	d172      	bne.n	80028d8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80027f2:	4b24      	ldr	r3, [pc, #144]	@ (8002884 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80027f4:	61fb      	str	r3, [r7, #28]
          break;
 80027f6:	e072      	b.n	80028de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80027f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002800:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002804:	d109      	bne.n	800281a <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8002806:	4b1c      	ldr	r3, [pc, #112]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002808:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800280c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002810:	4a1b      	ldr	r2, [pc, #108]	@ (8002880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8002812:	fbb2 f3f3 	udiv	r3, r2, r3
 8002816:	61bb      	str	r3, [r7, #24]
 8002818:	e008      	b.n	800282c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800281a:	4b17      	ldr	r3, [pc, #92]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800281c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002820:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002824:	4a15      	ldr	r2, [pc, #84]	@ (800287c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8002826:	fbb2 f3f3 	udiv	r3, r2, r3
 800282a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800282c:	4b12      	ldr	r3, [pc, #72]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800282e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002832:	099b      	lsrs	r3, r3, #6
 8002834:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	fb02 f303 	mul.w	r3, r2, r3
 800283e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8002840:	4b0d      	ldr	r3, [pc, #52]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002846:	0f1b      	lsrs	r3, r3, #28
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002852:	61fb      	str	r3, [r7, #28]
          break;
 8002854:	e043      	b.n	80028de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002856:	4b08      	ldr	r3, [pc, #32]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800285e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002862:	d111      	bne.n	8002888 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8002864:	4b04      	ldr	r3, [pc, #16]	@ (8002878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800286c:	4a04      	ldr	r2, [pc, #16]	@ (8002880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800286e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002872:	61bb      	str	r3, [r7, #24]
 8002874:	e010      	b.n	8002898 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8002876:	bf00      	nop
 8002878:	40023800 	.word	0x40023800
 800287c:	00f42400 	.word	0x00f42400
 8002880:	007a1200 	.word	0x007a1200
 8002884:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8002888:	4b5f      	ldr	r3, [pc, #380]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002890:	4a5e      	ldr	r2, [pc, #376]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8002892:	fbb2 f3f3 	udiv	r3, r2, r3
 8002896:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8002898:	4b5b      	ldr	r3, [pc, #364]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	099b      	lsrs	r3, r3, #6
 800289e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	fb02 f303 	mul.w	r3, r2, r3
 80028a8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80028aa:	4b57      	ldr	r3, [pc, #348]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	0f1b      	lsrs	r3, r3, #28
 80028b0:	f003 0307 	and.w	r3, r3, #7
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ba:	61fb      	str	r3, [r7, #28]
          break;
 80028bc:	e00f      	b.n	80028de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80028be:	4b52      	ldr	r3, [pc, #328]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028ca:	d102      	bne.n	80028d2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 80028cc:	4b50      	ldr	r3, [pc, #320]	@ (8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80028ce:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80028d0:	e005      	b.n	80028de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 80028d2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80028d4:	61fb      	str	r3, [r7, #28]
          break;
 80028d6:	e002      	b.n	80028de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]
          break;
 80028dc:	bf00      	nop
        }
      }
      break;
 80028de:	e08b      	b.n	80029f8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80028e0:	4b49      	ldr	r3, [pc, #292]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80028e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028e6:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 80028ea:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80028f2:	d06f      	beq.n	80029d4 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80028fa:	d878      	bhi.n	80029ee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002902:	d03c      	beq.n	800297e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800290a:	d870      	bhi.n	80029ee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d006      	beq.n	8002920 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002918:	d169      	bne.n	80029ee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800291a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 800291c:	61fb      	str	r3, [r7, #28]
          break;
 800291e:	e069      	b.n	80029f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002920:	4b39      	ldr	r3, [pc, #228]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002928:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800292c:	d109      	bne.n	8002942 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800292e:	4b36      	ldr	r3, [pc, #216]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8002930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002934:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002938:	4a35      	ldr	r2, [pc, #212]	@ (8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800293a:	fbb2 f3f3 	udiv	r3, r2, r3
 800293e:	61bb      	str	r3, [r7, #24]
 8002940:	e008      	b.n	8002954 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8002942:	4b31      	ldr	r3, [pc, #196]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8002944:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002948:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800294c:	4a2f      	ldr	r2, [pc, #188]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800294e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002952:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8002954:	4b2c      	ldr	r3, [pc, #176]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8002956:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800295a:	099b      	lsrs	r3, r3, #6
 800295c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	fb02 f303 	mul.w	r3, r2, r3
 8002966:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8002968:	4b27      	ldr	r3, [pc, #156]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800296a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800296e:	0f1b      	lsrs	r3, r3, #28
 8002970:	f003 0307 	and.w	r3, r3, #7
 8002974:	68ba      	ldr	r2, [r7, #8]
 8002976:	fbb2 f3f3 	udiv	r3, r2, r3
 800297a:	61fb      	str	r3, [r7, #28]
          break;
 800297c:	e03a      	b.n	80029f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800297e:	4b22      	ldr	r3, [pc, #136]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002986:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800298a:	d108      	bne.n	800299e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800298c:	4b1e      	ldr	r3, [pc, #120]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002994:	4a1e      	ldr	r2, [pc, #120]	@ (8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8002996:	fbb2 f3f3 	udiv	r3, r2, r3
 800299a:	61bb      	str	r3, [r7, #24]
 800299c:	e007      	b.n	80029ae <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800299e:	4b1a      	ldr	r3, [pc, #104]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029a6:	4a19      	ldr	r2, [pc, #100]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80029a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ac:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80029ae:	4b16      	ldr	r3, [pc, #88]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	099b      	lsrs	r3, r3, #6
 80029b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	fb02 f303 	mul.w	r3, r2, r3
 80029be:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80029c0:	4b11      	ldr	r3, [pc, #68]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	0f1b      	lsrs	r3, r3, #28
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d0:	61fb      	str	r3, [r7, #28]
          break;
 80029d2:	e00f      	b.n	80029f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80029d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029e0:	d102      	bne.n	80029e8 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 80029e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80029e4:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80029e6:	e005      	b.n	80029f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 80029e8:	4b08      	ldr	r3, [pc, #32]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80029ea:	61fb      	str	r3, [r7, #28]
          break;
 80029ec:	e002      	b.n	80029f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
          break;
 80029f2:	bf00      	nop
        }
      }
      break;
 80029f4:	e000      	b.n	80029f8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 80029f6:	bf00      	nop
    }
  }
  return frequency;
 80029f8:	69fb      	ldr	r3, [r7, #28]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3724      	adds	r7, #36	@ 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	00f42400 	.word	0x00f42400
 8002a10:	007a1200 	.word	0x007a1200
 8002a14:	00bb8000 	.word	0x00bb8000

08002a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a1c:	b0ae      	sub	sp, #184	@ 0xb8
 8002a1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002a26:	2300      	movs	r3, #0
 8002a28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a3e:	4bcb      	ldr	r3, [pc, #812]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	2b0c      	cmp	r3, #12
 8002a48:	f200 8206 	bhi.w	8002e58 <HAL_RCC_GetSysClockFreq+0x440>
 8002a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a54 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a52:	bf00      	nop
 8002a54:	08002a89 	.word	0x08002a89
 8002a58:	08002e59 	.word	0x08002e59
 8002a5c:	08002e59 	.word	0x08002e59
 8002a60:	08002e59 	.word	0x08002e59
 8002a64:	08002a91 	.word	0x08002a91
 8002a68:	08002e59 	.word	0x08002e59
 8002a6c:	08002e59 	.word	0x08002e59
 8002a70:	08002e59 	.word	0x08002e59
 8002a74:	08002a99 	.word	0x08002a99
 8002a78:	08002e59 	.word	0x08002e59
 8002a7c:	08002e59 	.word	0x08002e59
 8002a80:	08002e59 	.word	0x08002e59
 8002a84:	08002c89 	.word	0x08002c89
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a88:	4bb9      	ldr	r3, [pc, #740]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x358>)
 8002a8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a8e:	e1e7      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a90:	4bb8      	ldr	r3, [pc, #736]	@ (8002d74 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002a92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a96:	e1e3      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a98:	4bb4      	ldr	r3, [pc, #720]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aa0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002aa4:	4bb1      	ldr	r3, [pc, #708]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d071      	beq.n	8002b94 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ab0:	4bae      	ldr	r3, [pc, #696]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	099b      	lsrs	r3, r3, #6
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002abc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002ac0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ac8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002acc:	2300      	movs	r3, #0
 8002ace:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ad2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ad6:	4622      	mov	r2, r4
 8002ad8:	462b      	mov	r3, r5
 8002ada:	f04f 0000 	mov.w	r0, #0
 8002ade:	f04f 0100 	mov.w	r1, #0
 8002ae2:	0159      	lsls	r1, r3, #5
 8002ae4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ae8:	0150      	lsls	r0, r2, #5
 8002aea:	4602      	mov	r2, r0
 8002aec:	460b      	mov	r3, r1
 8002aee:	4621      	mov	r1, r4
 8002af0:	1a51      	subs	r1, r2, r1
 8002af2:	6439      	str	r1, [r7, #64]	@ 0x40
 8002af4:	4629      	mov	r1, r5
 8002af6:	eb63 0301 	sbc.w	r3, r3, r1
 8002afa:	647b      	str	r3, [r7, #68]	@ 0x44
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	f04f 0300 	mov.w	r3, #0
 8002b04:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002b08:	4649      	mov	r1, r9
 8002b0a:	018b      	lsls	r3, r1, #6
 8002b0c:	4641      	mov	r1, r8
 8002b0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b12:	4641      	mov	r1, r8
 8002b14:	018a      	lsls	r2, r1, #6
 8002b16:	4641      	mov	r1, r8
 8002b18:	1a51      	subs	r1, r2, r1
 8002b1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002b1c:	4649      	mov	r1, r9
 8002b1e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b24:	f04f 0200 	mov.w	r2, #0
 8002b28:	f04f 0300 	mov.w	r3, #0
 8002b2c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b30:	4649      	mov	r1, r9
 8002b32:	00cb      	lsls	r3, r1, #3
 8002b34:	4641      	mov	r1, r8
 8002b36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b3a:	4641      	mov	r1, r8
 8002b3c:	00ca      	lsls	r2, r1, #3
 8002b3e:	4610      	mov	r0, r2
 8002b40:	4619      	mov	r1, r3
 8002b42:	4603      	mov	r3, r0
 8002b44:	4622      	mov	r2, r4
 8002b46:	189b      	adds	r3, r3, r2
 8002b48:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b4a:	462b      	mov	r3, r5
 8002b4c:	460a      	mov	r2, r1
 8002b4e:	eb42 0303 	adc.w	r3, r2, r3
 8002b52:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b54:	f04f 0200 	mov.w	r2, #0
 8002b58:	f04f 0300 	mov.w	r3, #0
 8002b5c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b60:	4629      	mov	r1, r5
 8002b62:	024b      	lsls	r3, r1, #9
 8002b64:	4621      	mov	r1, r4
 8002b66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b6a:	4621      	mov	r1, r4
 8002b6c:	024a      	lsls	r2, r1, #9
 8002b6e:	4610      	mov	r0, r2
 8002b70:	4619      	mov	r1, r3
 8002b72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b76:	2200      	movs	r2, #0
 8002b78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b80:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002b84:	f7fd fb3e 	bl	8000204 <__aeabi_uldivmod>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b92:	e067      	b.n	8002c64 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b94:	4b75      	ldr	r3, [pc, #468]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	099b      	lsrs	r3, r3, #6
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ba0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002ba4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bae:	2300      	movs	r3, #0
 8002bb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002bb2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002bb6:	4622      	mov	r2, r4
 8002bb8:	462b      	mov	r3, r5
 8002bba:	f04f 0000 	mov.w	r0, #0
 8002bbe:	f04f 0100 	mov.w	r1, #0
 8002bc2:	0159      	lsls	r1, r3, #5
 8002bc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bc8:	0150      	lsls	r0, r2, #5
 8002bca:	4602      	mov	r2, r0
 8002bcc:	460b      	mov	r3, r1
 8002bce:	4621      	mov	r1, r4
 8002bd0:	1a51      	subs	r1, r2, r1
 8002bd2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002bd4:	4629      	mov	r1, r5
 8002bd6:	eb63 0301 	sbc.w	r3, r3, r1
 8002bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	f04f 0300 	mov.w	r3, #0
 8002be4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002be8:	4649      	mov	r1, r9
 8002bea:	018b      	lsls	r3, r1, #6
 8002bec:	4641      	mov	r1, r8
 8002bee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bf2:	4641      	mov	r1, r8
 8002bf4:	018a      	lsls	r2, r1, #6
 8002bf6:	4641      	mov	r1, r8
 8002bf8:	ebb2 0a01 	subs.w	sl, r2, r1
 8002bfc:	4649      	mov	r1, r9
 8002bfe:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	f04f 0300 	mov.w	r3, #0
 8002c0a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c0e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c16:	4692      	mov	sl, r2
 8002c18:	469b      	mov	fp, r3
 8002c1a:	4623      	mov	r3, r4
 8002c1c:	eb1a 0303 	adds.w	r3, sl, r3
 8002c20:	623b      	str	r3, [r7, #32]
 8002c22:	462b      	mov	r3, r5
 8002c24:	eb4b 0303 	adc.w	r3, fp, r3
 8002c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c36:	4629      	mov	r1, r5
 8002c38:	028b      	lsls	r3, r1, #10
 8002c3a:	4621      	mov	r1, r4
 8002c3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c40:	4621      	mov	r1, r4
 8002c42:	028a      	lsls	r2, r1, #10
 8002c44:	4610      	mov	r0, r2
 8002c46:	4619      	mov	r1, r3
 8002c48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c50:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c52:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002c56:	f7fd fad5 	bl	8000204 <__aeabi_uldivmod>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	4613      	mov	r3, r2
 8002c60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c64:	4b41      	ldr	r3, [pc, #260]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	0c1b      	lsrs	r3, r3, #16
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	3301      	adds	r3, #1
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002c76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c86:	e0eb      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c88:	4b38      	ldr	r3, [pc, #224]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c94:	4b35      	ldr	r3, [pc, #212]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d06b      	beq.n	8002d78 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ca0:	4b32      	ldr	r3, [pc, #200]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x354>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	099b      	lsrs	r3, r3, #6
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002caa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002cac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cb8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002cbc:	4622      	mov	r2, r4
 8002cbe:	462b      	mov	r3, r5
 8002cc0:	f04f 0000 	mov.w	r0, #0
 8002cc4:	f04f 0100 	mov.w	r1, #0
 8002cc8:	0159      	lsls	r1, r3, #5
 8002cca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cce:	0150      	lsls	r0, r2, #5
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4621      	mov	r1, r4
 8002cd6:	1a51      	subs	r1, r2, r1
 8002cd8:	61b9      	str	r1, [r7, #24]
 8002cda:	4629      	mov	r1, r5
 8002cdc:	eb63 0301 	sbc.w	r3, r3, r1
 8002ce0:	61fb      	str	r3, [r7, #28]
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	f04f 0300 	mov.w	r3, #0
 8002cea:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002cee:	4659      	mov	r1, fp
 8002cf0:	018b      	lsls	r3, r1, #6
 8002cf2:	4651      	mov	r1, sl
 8002cf4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cf8:	4651      	mov	r1, sl
 8002cfa:	018a      	lsls	r2, r1, #6
 8002cfc:	4651      	mov	r1, sl
 8002cfe:	ebb2 0801 	subs.w	r8, r2, r1
 8002d02:	4659      	mov	r1, fp
 8002d04:	eb63 0901 	sbc.w	r9, r3, r1
 8002d08:	f04f 0200 	mov.w	r2, #0
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d14:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d18:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d1c:	4690      	mov	r8, r2
 8002d1e:	4699      	mov	r9, r3
 8002d20:	4623      	mov	r3, r4
 8002d22:	eb18 0303 	adds.w	r3, r8, r3
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	462b      	mov	r3, r5
 8002d2a:	eb49 0303 	adc.w	r3, r9, r3
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	f04f 0200 	mov.w	r2, #0
 8002d34:	f04f 0300 	mov.w	r3, #0
 8002d38:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d3c:	4629      	mov	r1, r5
 8002d3e:	024b      	lsls	r3, r1, #9
 8002d40:	4621      	mov	r1, r4
 8002d42:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d46:	4621      	mov	r1, r4
 8002d48:	024a      	lsls	r2, r1, #9
 8002d4a:	4610      	mov	r0, r2
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d52:	2200      	movs	r2, #0
 8002d54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d56:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d58:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d5c:	f7fd fa52 	bl	8000204 <__aeabi_uldivmod>
 8002d60:	4602      	mov	r2, r0
 8002d62:	460b      	mov	r3, r1
 8002d64:	4613      	mov	r3, r2
 8002d66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d6a:	e065      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x420>
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	00f42400 	.word	0x00f42400
 8002d74:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d78:	4b3d      	ldr	r3, [pc, #244]	@ (8002e70 <HAL_RCC_GetSysClockFreq+0x458>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	099b      	lsrs	r3, r3, #6
 8002d7e:	2200      	movs	r2, #0
 8002d80:	4618      	mov	r0, r3
 8002d82:	4611      	mov	r1, r2
 8002d84:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d88:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d8e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002d92:	4642      	mov	r2, r8
 8002d94:	464b      	mov	r3, r9
 8002d96:	f04f 0000 	mov.w	r0, #0
 8002d9a:	f04f 0100 	mov.w	r1, #0
 8002d9e:	0159      	lsls	r1, r3, #5
 8002da0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002da4:	0150      	lsls	r0, r2, #5
 8002da6:	4602      	mov	r2, r0
 8002da8:	460b      	mov	r3, r1
 8002daa:	4641      	mov	r1, r8
 8002dac:	1a51      	subs	r1, r2, r1
 8002dae:	60b9      	str	r1, [r7, #8]
 8002db0:	4649      	mov	r1, r9
 8002db2:	eb63 0301 	sbc.w	r3, r3, r1
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	f04f 0200 	mov.w	r2, #0
 8002dbc:	f04f 0300 	mov.w	r3, #0
 8002dc0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002dc4:	4659      	mov	r1, fp
 8002dc6:	018b      	lsls	r3, r1, #6
 8002dc8:	4651      	mov	r1, sl
 8002dca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dce:	4651      	mov	r1, sl
 8002dd0:	018a      	lsls	r2, r1, #6
 8002dd2:	4651      	mov	r1, sl
 8002dd4:	1a54      	subs	r4, r2, r1
 8002dd6:	4659      	mov	r1, fp
 8002dd8:	eb63 0501 	sbc.w	r5, r3, r1
 8002ddc:	f04f 0200 	mov.w	r2, #0
 8002de0:	f04f 0300 	mov.w	r3, #0
 8002de4:	00eb      	lsls	r3, r5, #3
 8002de6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dea:	00e2      	lsls	r2, r4, #3
 8002dec:	4614      	mov	r4, r2
 8002dee:	461d      	mov	r5, r3
 8002df0:	4643      	mov	r3, r8
 8002df2:	18e3      	adds	r3, r4, r3
 8002df4:	603b      	str	r3, [r7, #0]
 8002df6:	464b      	mov	r3, r9
 8002df8:	eb45 0303 	adc.w	r3, r5, r3
 8002dfc:	607b      	str	r3, [r7, #4]
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e0a:	4629      	mov	r1, r5
 8002e0c:	028b      	lsls	r3, r1, #10
 8002e0e:	4621      	mov	r1, r4
 8002e10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e14:	4621      	mov	r1, r4
 8002e16:	028a      	lsls	r2, r1, #10
 8002e18:	4610      	mov	r0, r2
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e20:	2200      	movs	r2, #0
 8002e22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e24:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002e26:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e2a:	f7fd f9eb 	bl	8000204 <__aeabi_uldivmod>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4613      	mov	r3, r2
 8002e34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e38:	4b0d      	ldr	r3, [pc, #52]	@ (8002e70 <HAL_RCC_GetSysClockFreq+0x458>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	0f1b      	lsrs	r3, r3, #28
 8002e3e:	f003 0307 	and.w	r3, r3, #7
 8002e42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002e46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e56:	e003      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e58:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002e5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e5e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	37b8      	adds	r7, #184	@ 0xb8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e6e:	bf00      	nop
 8002e70:	40023800 	.word	0x40023800
 8002e74:	00f42400 	.word	0x00f42400

08002e78 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e28d      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 8083 	beq.w	8002f9e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e98:	4b94      	ldr	r3, [pc, #592]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 030c 	and.w	r3, r3, #12
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d019      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ea4:	4b91      	ldr	r3, [pc, #580]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 030c 	and.w	r3, r3, #12
        || \
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d106      	bne.n	8002ebe <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002eb0:	4b8e      	ldr	r3, [pc, #568]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ebc:	d00c      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ebe:	4b8b      	ldr	r3, [pc, #556]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ec6:	2b0c      	cmp	r3, #12
 8002ec8:	d112      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eca:	4b88      	ldr	r3, [pc, #544]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ed2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ed6:	d10b      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed8:	4b84      	ldr	r3, [pc, #528]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d05b      	beq.n	8002f9c <HAL_RCC_OscConfig+0x124>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d157      	bne.n	8002f9c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e25a      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ef8:	d106      	bne.n	8002f08 <HAL_RCC_OscConfig+0x90>
 8002efa:	4b7c      	ldr	r3, [pc, #496]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a7b      	ldr	r2, [pc, #492]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f04:	6013      	str	r3, [r2, #0]
 8002f06:	e01d      	b.n	8002f44 <HAL_RCC_OscConfig+0xcc>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f10:	d10c      	bne.n	8002f2c <HAL_RCC_OscConfig+0xb4>
 8002f12:	4b76      	ldr	r3, [pc, #472]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a75      	ldr	r2, [pc, #468]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f1c:	6013      	str	r3, [r2, #0]
 8002f1e:	4b73      	ldr	r3, [pc, #460]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a72      	ldr	r2, [pc, #456]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	e00b      	b.n	8002f44 <HAL_RCC_OscConfig+0xcc>
 8002f2c:	4b6f      	ldr	r3, [pc, #444]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a6e      	ldr	r2, [pc, #440]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f36:	6013      	str	r3, [r2, #0]
 8002f38:	4b6c      	ldr	r3, [pc, #432]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a6b      	ldr	r2, [pc, #428]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d013      	beq.n	8002f74 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4c:	f7fe f898 	bl	8001080 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f54:	f7fe f894 	bl	8001080 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b64      	cmp	r3, #100	@ 0x64
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e21f      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f66:	4b61      	ldr	r3, [pc, #388]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d0f0      	beq.n	8002f54 <HAL_RCC_OscConfig+0xdc>
 8002f72:	e014      	b.n	8002f9e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f74:	f7fe f884 	bl	8001080 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f7c:	f7fe f880 	bl	8001080 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e20b      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8e:	4b57      	ldr	r3, [pc, #348]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f0      	bne.n	8002f7c <HAL_RCC_OscConfig+0x104>
 8002f9a:	e000      	b.n	8002f9e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d06f      	beq.n	800308a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002faa:	4b50      	ldr	r3, [pc, #320]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 030c 	and.w	r3, r3, #12
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d017      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fb6:	4b4d      	ldr	r3, [pc, #308]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 030c 	and.w	r3, r3, #12
        || \
 8002fbe:	2b08      	cmp	r3, #8
 8002fc0:	d105      	bne.n	8002fce <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fc2:	4b4a      	ldr	r3, [pc, #296]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00b      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fce:	4b47      	ldr	r3, [pc, #284]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fd6:	2b0c      	cmp	r3, #12
 8002fd8:	d11c      	bne.n	8003014 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fda:	4b44      	ldr	r3, [pc, #272]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d116      	bne.n	8003014 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fe6:	4b41      	ldr	r3, [pc, #260]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d005      	beq.n	8002ffe <HAL_RCC_OscConfig+0x186>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e1d3      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	4937      	ldr	r1, [pc, #220]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 800300e:	4313      	orrs	r3, r2
 8003010:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003012:	e03a      	b.n	800308a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d020      	beq.n	800305e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800301c:	4b34      	ldr	r3, [pc, #208]	@ (80030f0 <HAL_RCC_OscConfig+0x278>)
 800301e:	2201      	movs	r2, #1
 8003020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003022:	f7fe f82d 	bl	8001080 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003028:	e008      	b.n	800303c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800302a:	f7fe f829 	bl	8001080 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e1b4      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800303c:	4b2b      	ldr	r3, [pc, #172]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0f0      	beq.n	800302a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003048:	4b28      	ldr	r3, [pc, #160]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	4925      	ldr	r1, [pc, #148]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8003058:	4313      	orrs	r3, r2
 800305a:	600b      	str	r3, [r1, #0]
 800305c:	e015      	b.n	800308a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800305e:	4b24      	ldr	r3, [pc, #144]	@ (80030f0 <HAL_RCC_OscConfig+0x278>)
 8003060:	2200      	movs	r2, #0
 8003062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003064:	f7fe f80c 	bl	8001080 <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306a:	e008      	b.n	800307e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800306c:	f7fe f808 	bl	8001080 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d901      	bls.n	800307e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e193      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800307e:	4b1b      	ldr	r3, [pc, #108]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1f0      	bne.n	800306c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0308 	and.w	r3, r3, #8
 8003092:	2b00      	cmp	r3, #0
 8003094:	d036      	beq.n	8003104 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d016      	beq.n	80030cc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800309e:	4b15      	ldr	r3, [pc, #84]	@ (80030f4 <HAL_RCC_OscConfig+0x27c>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a4:	f7fd ffec 	bl	8001080 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ac:	f7fd ffe8 	bl	8001080 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e173      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030be:	4b0b      	ldr	r3, [pc, #44]	@ (80030ec <HAL_RCC_OscConfig+0x274>)
 80030c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCC_OscConfig+0x234>
 80030ca:	e01b      	b.n	8003104 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030cc:	4b09      	ldr	r3, [pc, #36]	@ (80030f4 <HAL_RCC_OscConfig+0x27c>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d2:	f7fd ffd5 	bl	8001080 <HAL_GetTick>
 80030d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d8:	e00e      	b.n	80030f8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030da:	f7fd ffd1 	bl	8001080 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d907      	bls.n	80030f8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e15c      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
 80030ec:	40023800 	.word	0x40023800
 80030f0:	42470000 	.word	0x42470000
 80030f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f8:	4b8a      	ldr	r3, [pc, #552]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80030fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1ea      	bne.n	80030da <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 8097 	beq.w	8003240 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003116:	4b83      	ldr	r3, [pc, #524]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 8003118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10f      	bne.n	8003142 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
 8003126:	4b7f      	ldr	r3, [pc, #508]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	4a7e      	ldr	r2, [pc, #504]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 800312c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003130:	6413      	str	r3, [r2, #64]	@ 0x40
 8003132:	4b7c      	ldr	r3, [pc, #496]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800313a:	60bb      	str	r3, [r7, #8]
 800313c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800313e:	2301      	movs	r3, #1
 8003140:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003142:	4b79      	ldr	r3, [pc, #484]	@ (8003328 <HAL_RCC_OscConfig+0x4b0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800314a:	2b00      	cmp	r3, #0
 800314c:	d118      	bne.n	8003180 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800314e:	4b76      	ldr	r3, [pc, #472]	@ (8003328 <HAL_RCC_OscConfig+0x4b0>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a75      	ldr	r2, [pc, #468]	@ (8003328 <HAL_RCC_OscConfig+0x4b0>)
 8003154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003158:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800315a:	f7fd ff91 	bl	8001080 <HAL_GetTick>
 800315e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003160:	e008      	b.n	8003174 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003162:	f7fd ff8d 	bl	8001080 <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d901      	bls.n	8003174 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e118      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003174:	4b6c      	ldr	r3, [pc, #432]	@ (8003328 <HAL_RCC_OscConfig+0x4b0>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0f0      	beq.n	8003162 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d106      	bne.n	8003196 <HAL_RCC_OscConfig+0x31e>
 8003188:	4b66      	ldr	r3, [pc, #408]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 800318a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318c:	4a65      	ldr	r2, [pc, #404]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 800318e:	f043 0301 	orr.w	r3, r3, #1
 8003192:	6713      	str	r3, [r2, #112]	@ 0x70
 8003194:	e01c      	b.n	80031d0 <HAL_RCC_OscConfig+0x358>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	2b05      	cmp	r3, #5
 800319c:	d10c      	bne.n	80031b8 <HAL_RCC_OscConfig+0x340>
 800319e:	4b61      	ldr	r3, [pc, #388]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a2:	4a60      	ldr	r2, [pc, #384]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031a4:	f043 0304 	orr.w	r3, r3, #4
 80031a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80031aa:	4b5e      	ldr	r3, [pc, #376]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ae:	4a5d      	ldr	r2, [pc, #372]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b6:	e00b      	b.n	80031d0 <HAL_RCC_OscConfig+0x358>
 80031b8:	4b5a      	ldr	r3, [pc, #360]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031bc:	4a59      	ldr	r2, [pc, #356]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031be:	f023 0301 	bic.w	r3, r3, #1
 80031c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80031c4:	4b57      	ldr	r3, [pc, #348]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c8:	4a56      	ldr	r2, [pc, #344]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031ca:	f023 0304 	bic.w	r3, r3, #4
 80031ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d015      	beq.n	8003204 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d8:	f7fd ff52 	bl	8001080 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031de:	e00a      	b.n	80031f6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e0:	f7fd ff4e 	bl	8001080 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e0d7      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031f6:	4b4b      	ldr	r3, [pc, #300]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80031f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0ee      	beq.n	80031e0 <HAL_RCC_OscConfig+0x368>
 8003202:	e014      	b.n	800322e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003204:	f7fd ff3c 	bl	8001080 <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800320a:	e00a      	b.n	8003222 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800320c:	f7fd ff38 	bl	8001080 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800321a:	4293      	cmp	r3, r2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e0c1      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003222:	4b40      	ldr	r3, [pc, #256]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 8003224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1ee      	bne.n	800320c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800322e:	7dfb      	ldrb	r3, [r7, #23]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d105      	bne.n	8003240 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003234:	4b3b      	ldr	r3, [pc, #236]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 8003236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003238:	4a3a      	ldr	r2, [pc, #232]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 800323a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800323e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	2b00      	cmp	r3, #0
 8003246:	f000 80ad 	beq.w	80033a4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800324a:	4b36      	ldr	r3, [pc, #216]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 030c 	and.w	r3, r3, #12
 8003252:	2b08      	cmp	r3, #8
 8003254:	d060      	beq.n	8003318 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d145      	bne.n	80032ea <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325e:	4b33      	ldr	r3, [pc, #204]	@ (800332c <HAL_RCC_OscConfig+0x4b4>)
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7fd ff0c 	bl	8001080 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800326c:	f7fd ff08 	bl	8001080 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e093      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800327e:	4b29      	ldr	r3, [pc, #164]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69da      	ldr	r2, [r3, #28]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003298:	019b      	lsls	r3, r3, #6
 800329a:	431a      	orrs	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a0:	085b      	lsrs	r3, r3, #1
 80032a2:	3b01      	subs	r3, #1
 80032a4:	041b      	lsls	r3, r3, #16
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ac:	061b      	lsls	r3, r3, #24
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b4:	071b      	lsls	r3, r3, #28
 80032b6:	491b      	ldr	r1, [pc, #108]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032bc:	4b1b      	ldr	r3, [pc, #108]	@ (800332c <HAL_RCC_OscConfig+0x4b4>)
 80032be:	2201      	movs	r2, #1
 80032c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c2:	f7fd fedd 	bl	8001080 <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ca:	f7fd fed9 	bl	8001080 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e064      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032dc:	4b11      	ldr	r3, [pc, #68]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d0f0      	beq.n	80032ca <HAL_RCC_OscConfig+0x452>
 80032e8:	e05c      	b.n	80033a4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ea:	4b10      	ldr	r3, [pc, #64]	@ (800332c <HAL_RCC_OscConfig+0x4b4>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7fd fec6 	bl	8001080 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f8:	f7fd fec2 	bl	8001080 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e04d      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800330a:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_RCC_OscConfig+0x4ac>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f0      	bne.n	80032f8 <HAL_RCC_OscConfig+0x480>
 8003316:	e045      	b.n	80033a4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d107      	bne.n	8003330 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e040      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
 8003324:	40023800 	.word	0x40023800
 8003328:	40007000 	.word	0x40007000
 800332c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003330:	4b1f      	ldr	r3, [pc, #124]	@ (80033b0 <HAL_RCC_OscConfig+0x538>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d030      	beq.n	80033a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003348:	429a      	cmp	r2, r3
 800334a:	d129      	bne.n	80033a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003356:	429a      	cmp	r2, r3
 8003358:	d122      	bne.n	80033a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003360:	4013      	ands	r3, r2
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003366:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003368:	4293      	cmp	r3, r2
 800336a:	d119      	bne.n	80033a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003376:	085b      	lsrs	r3, r3, #1
 8003378:	3b01      	subs	r3, #1
 800337a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800337c:	429a      	cmp	r2, r3
 800337e:	d10f      	bne.n	80033a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800338c:	429a      	cmp	r2, r3
 800338e:	d107      	bne.n	80033a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800339c:	429a      	cmp	r2, r3
 800339e:	d001      	beq.n	80033a4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e000      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40023800 	.word	0x40023800

080033b4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	60fb      	str	r3, [r7, #12]

  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t freq = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60bb      	str	r3, [r7, #8]

  /* This variable is used to compute CKSTR bits of SAI CR1 according to
     ClockStrobing and AudioMode fields */
  uint32_t ckstr_bits = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
  uint32_t syncen_bits = 0U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	613b      	str	r3, [r7, #16]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_SAI_Init+0x22>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e10c      	b.n	80035f0 <HAL_SAI_Init+0x23c>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d106      	bne.n	80033f0 <HAL_SAI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7fd fc5c 	bl	8000ca8 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f9d1 	bl	80037a0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  SAI_BlockSynchroConfig(hsai);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fa78 	bl	80038f4 <SAI_BlockSynchroConfig>

  /* Configure Master Clock using the following formula :
     MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
     FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
     MCKDIV[3:0] = SAI_CK_x / FS * 512 */
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d030      	beq.n	800346e <HAL_SAI_Init+0xba>
  {
    /* Get SAI clock source based on Source clock selection from RCC */
    freq = SAI_GetInputClock(hsai);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 fab5 	bl	800397c <SAI_GetInputClock>
 8003412:	60b8      	str	r0, [r7, #8]

    /* (saiclocksource x 10) to keep Significant digits */
    tmpregisterGCR = (((freq * 10U) / ((hsai->Init.AudioFrequency) * 512U)));
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	4613      	mov	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	461a      	mov	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	025b      	lsls	r3, r3, #9
 8003426:	fbb2 f3f3 	udiv	r3, r2, r3
 800342a:	60fb      	str	r3, [r7, #12]

    hsai->Init.Mckdiv = tmpregisterGCR / 10U;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4a72      	ldr	r2, [pc, #456]	@ (80035f8 <HAL_SAI_Init+0x244>)
 8003430:	fba2 2303 	umull	r2, r3, r2, r3
 8003434:	08da      	lsrs	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpregisterGCR % 10U) > 8U)
 800343a:	68f9      	ldr	r1, [r7, #12]
 800343c:	4b6e      	ldr	r3, [pc, #440]	@ (80035f8 <HAL_SAI_Init+0x244>)
 800343e:	fba3 2301 	umull	r2, r3, r3, r1
 8003442:	08da      	lsrs	r2, r3, #3
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	1aca      	subs	r2, r1, r3
 800344e:	2a08      	cmp	r2, #8
 8003450:	d904      	bls.n	800345c <HAL_SAI_Init+0xa8>
    {
      hsai->Init.Mckdiv += 1U;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	1c5a      	adds	r2, r3, #1
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003460:	2b04      	cmp	r3, #4
 8003462:	d104      	bne.n	800346e <HAL_SAI_Init+0xba>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003468:	085a      	lsrs	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according to ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_SAI_Init+0xca>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d109      	bne.n	8003492 <HAL_SAI_Init+0xde>
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_SAI_Init+0xd6>
 8003486:	2300      	movs	r3, #0
 8003488:	e001      	b.n	800348e <HAL_SAI_Init+0xda>
 800348a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800348e:	617b      	str	r3, [r7, #20]
 8003490:	e008      	b.n	80034a4 <HAL_SAI_Init+0xf0>
  }
  else
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003496:	2b01      	cmp	r3, #1
 8003498:	d102      	bne.n	80034a0 <HAL_SAI_Init+0xec>
 800349a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800349e:	e000      	b.n	80034a2 <HAL_SAI_Init+0xee>
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  switch (hsai->Init.Synchro)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	d811      	bhi.n	80034d0 <HAL_SAI_Init+0x11c>
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d20b      	bcs.n	80034c8 <HAL_SAI_Init+0x114>
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <HAL_SAI_Init+0x106>
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d003      	beq.n	80034c0 <HAL_SAI_Init+0x10c>
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
    }
    break;
    default:
      break;
 80034b8:	e00a      	b.n	80034d0 <HAL_SAI_Init+0x11c>
      syncen_bits = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	613b      	str	r3, [r7, #16]
    break;
 80034be:	e008      	b.n	80034d2 <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80034c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034c4:	613b      	str	r3, [r7, #16]
    break;
 80034c6:	e004      	b.n	80034d2 <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80034c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80034cc:	613b      	str	r3, [r7, #16]
    break;
 80034ce:	e000      	b.n	80034d2 <HAL_SAI_Init+0x11e>
      break;
 80034d0:	bf00      	nop
  }

  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6819      	ldr	r1, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	4b47      	ldr	r3, [pc, #284]	@ (80035fc <HAL_SAI_Init+0x248>)
 80034de:	400b      	ands	r3, r1
 80034e0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6819      	ldr	r1, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034f0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80034f6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034fc:	431a      	orrs	r2, r3
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 800350a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8003516:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351c:	051b      	lsls	r3, r3, #20
 800351e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	6812      	ldr	r2, [r2, #0]
 8003532:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003536:	f023 030f 	bic.w	r3, r3, #15
 800353a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6859      	ldr	r1, [r3, #4]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699a      	ldr	r2, [r3, #24]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800354a:	431a      	orrs	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003550:	431a      	orrs	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	430a      	orrs	r2, r1
 8003558:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6899      	ldr	r1, [r3, #8]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b26      	ldr	r3, [pc, #152]	@ (8003600 <HAL_SAI_Init+0x24c>)
 8003566:	400b      	ands	r3, r1
 8003568:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6899      	ldr	r1, [r3, #8]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003574:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset     |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800357a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSOffset     |
 8003580:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                           hsai->FrameInit.FSDefinition |
 8003586:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8U));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800358c:	3b01      	subs	r3, #1
 800358e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8003590:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= ~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ | \
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68d9      	ldr	r1, [r3, #12]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80035a8:	400b      	ands	r3, r1
 80035aa:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN);

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68d9      	ldr	r1, [r3, #12]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ba:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035c0:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80035c2:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035c8:	3b01      	subs	r3, #1
 80035ca:	021b      	lsls	r3, r3, #8
 80035cc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	cccccccd 	.word	0xcccccccd
 80035fc:	ff05c010 	.word	0xff05c010
 8003600:	fff88000 	.word	0xfff88000

08003604 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	4613      	mov	r3, r2
 8003610:	80fb      	strh	r3, [r7, #6]
  if ((pData == NULL) || (Size == 0))
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <HAL_SAI_Receive_DMA+0x1a>
 8003618:	88fb      	ldrh	r3, [r7, #6]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e074      	b.n	800370c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b01      	cmp	r3, #1
 800362c:	d16d      	bne.n	800370a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003634:	2b01      	cmp	r3, #1
 8003636:	d101      	bne.n	800363c <HAL_SAI_Receive_DMA+0x38>
 8003638:	2302      	movs	r3, #2
 800363a:	e067      	b.n	800370c <HAL_SAI_Receive_DMA+0x108>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    hsai->pBuffPtr = pData;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	669a      	str	r2, [r3, #104]	@ 0x68
    hsai->XferSize = Size;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	88fa      	ldrh	r2, [r7, #6]
 800364e:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
    hsai->XferCount = Size;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	88fa      	ldrh	r2, [r7, #6]
 8003656:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2222      	movs	r2, #34	@ 0x22
 8003666:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800366e:	4a29      	ldr	r2, [pc, #164]	@ (8003714 <HAL_SAI_Receive_DMA+0x110>)
 8003670:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003676:	4a28      	ldr	r2, [pc, #160]	@ (8003718 <HAL_SAI_Receive_DMA+0x114>)
 8003678:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800367e:	4a27      	ldr	r2, [pc, #156]	@ (800371c <HAL_SAI_Receive_DMA+0x118>)
 8003680:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003686:	2200      	movs	r2, #0
 8003688:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	331c      	adds	r3, #28
 8003694:	4619      	mov	r1, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800369a:	461a      	mov	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 80036a2:	f7fd fed5 	bl	8001450 <HAL_DMA_Start_IT>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d005      	beq.n	80036b8 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      return  HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e029      	b.n	800370c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80036b8:	2100      	movs	r1, #0
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f83a 	bl	8003734 <SAI_InterruptFlag>
 80036c0:	4601      	mov	r1, r0
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	691a      	ldr	r2, [r3, #16]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80036de:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d107      	bne.n	80036fe <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80036fc:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003706:	2300      	movs	r3, #0
 8003708:	e000      	b.n	800370c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800370a:	2302      	movs	r3, #2
  }
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	08003871 	.word	0x08003871
 8003718:	08003811 	.word	0x08003811
 800371c:	0800388d 	.word	0x0800388d

08003720 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <SAI_InterruptFlag>:
  *               the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800373e:	2301      	movs	r3, #1
 8003740:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	2b01      	cmp	r3, #1
 8003746:	d103      	bne.n	8003750 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f043 0308 	orr.w	r3, r3, #8
 800374e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003754:	2b08      	cmp	r3, #8
 8003756:	d10b      	bne.n	8003770 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800375c:	2b03      	cmp	r3, #3
 800375e:	d003      	beq.n	8003768 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d103      	bne.n	8003770 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f043 0310 	orr.w	r3, r3, #16
 800376e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	2b03      	cmp	r3, #3
 8003776:	d003      	beq.n	8003780 <SAI_InterruptFlag+0x4c>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b02      	cmp	r3, #2
 800377e:	d104      	bne.n	800378a <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	e003      	b.n	8003792 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f043 0304 	orr.w	r3, r3, #4
 8003790:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8003792:	68fb      	ldr	r3, [r7, #12]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80037a8:	4b17      	ldr	r3, [pc, #92]	@ (8003808 <SAI_Disable+0x68>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a17      	ldr	r2, [pc, #92]	@ (800380c <SAI_Disable+0x6c>)
 80037ae:	fba2 2303 	umull	r2, r3, r2, r3
 80037b2:	0b1b      	lsrs	r3, r3, #12
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80037b8:	2300      	movs	r3, #0
 80037ba:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80037ca:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0U)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	1e5a      	subs	r2, r3, #1
 80037d0:	60fa      	str	r2, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10a      	bne.n	80037ec <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      status = HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	72fb      	strb	r3, [r7, #11]
      break;
 80037ea:	e006      	b.n	80037fa <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1e8      	bne.n	80037cc <SAI_Disable+0x2c>

  return status;
 80037fa:	7afb      	ldrb	r3, [r7, #11]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	20000000 	.word	0x20000000
 800380c:	95cbec1b 	.word	0x95cbec1b

08003810 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800381c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003826:	d01c      	beq.n	8003862 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8003836:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0U;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8003840:	2100      	movs	r1, #0
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f7ff ff76 	bl	8003734 <SAI_InterruptFlag>
 8003848:	4603      	mov	r3, r0
 800384a:	43d9      	mvns	r1, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	400a      	ands	r2, r1
 8003858:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f7fd f968 	bl	8000b38 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8003868:	bf00      	nop
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800387c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f7fd f93a 	bl	8000af8 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8003884:	bf00      	nop
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003898:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038a0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d004      	beq.n	80038be <SAI_DMAError+0x32>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d112      	bne.n	80038e4 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80038cc:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f7ff ff66 	bl	80037a0 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f7ff ff1b 	bl	8003720 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80038ea:	bf00      	nop
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
	...

080038f4 <SAI_BlockSynchroConfig>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval SAI Clock Input
  */
void SAI_BlockSynchroConfig(const SAI_HandleTypeDef *hsai)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;

#if defined(STM32F446xx)
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	2b02      	cmp	r3, #2
 8003902:	d00c      	beq.n	800391e <SAI_BlockSynchroConfig+0x2a>
 8003904:	2b02      	cmp	r3, #2
 8003906:	d80d      	bhi.n	8003924 <SAI_BlockSynchroConfig+0x30>
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <SAI_BlockSynchroConfig+0x1e>
 800390c:	2b01      	cmp	r3, #1
 800390e:	d003      	beq.n	8003918 <SAI_BlockSynchroConfig+0x24>
 8003910:	e008      	b.n	8003924 <SAI_BlockSynchroConfig+0x30>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0U;
 8003912:	2300      	movs	r3, #0
 8003914:	60fb      	str	r3, [r7, #12]
      break;
 8003916:	e008      	b.n	800392a <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8003918:	2310      	movs	r3, #16
 800391a:	60fb      	str	r3, [r7, #12]
      break;
 800391c:	e005      	b.n	800392a <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800391e:	2320      	movs	r3, #32
 8003920:	60fb      	str	r3, [r7, #12]
      break;
 8003922:	e002      	b.n	800392a <SAI_BlockSynchroConfig+0x36>
    default:
      tmpregisterGCR = 0U;
 8003924:	2300      	movs	r3, #0
 8003926:	60fb      	str	r3, [r7, #12]
      break;
 8003928:	bf00      	nop
  }

  if ((hsai->Init.Synchro) == SAI_SYNCHRONOUS_EXT_SAI2)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	2b03      	cmp	r3, #3
 8003930:	d103      	bne.n	800393a <SAI_BlockSynchroConfig+0x46>
  {
    tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f043 0301 	orr.w	r3, r3, #1
 8003938:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a0b      	ldr	r2, [pc, #44]	@ (800396c <SAI_BlockSynchroConfig+0x78>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d004      	beq.n	800394e <SAI_BlockSynchroConfig+0x5a>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a09      	ldr	r2, [pc, #36]	@ (8003970 <SAI_BlockSynchroConfig+0x7c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d103      	bne.n	8003956 <SAI_BlockSynchroConfig+0x62>
  {
    SAI1->GCR = tmpregisterGCR;
 800394e:	4a09      	ldr	r2, [pc, #36]	@ (8003974 <SAI_BlockSynchroConfig+0x80>)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	e003      	b.n	800395e <SAI_BlockSynchroConfig+0x6a>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8003956:	4a08      	ldr	r2, [pc, #32]	@ (8003978 <SAI_BlockSynchroConfig+0x84>)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6013      	str	r3, [r2, #0]
      tmpregisterGCR = 0U;
      break;
  }
  SAI1->GCR = tmpregisterGCR;
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
}
 800395c:	bf00      	nop
 800395e:	bf00      	nop
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	40015804 	.word	0x40015804
 8003970:	40015824 	.word	0x40015824
 8003974:	40015800 	.word	0x40015800
 8003978:	40015c00 	.word	0x40015c00

0800397c <SAI_GetInputClock>:
* @param  hsai pointer to a SAI_HandleTypeDef structure that contains
*               the configuration information for SAI module.
* @retval SAI Clock Input
*/
uint32_t SAI_GetInputClock(const SAI_HandleTypeDef *hsai)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t saiclocksource = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	60fb      	str	r3, [r7, #12]

#if defined(STM32F446xx)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a0a      	ldr	r2, [pc, #40]	@ (80039b8 <SAI_GetInputClock+0x3c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d004      	beq.n	800399c <SAI_GetInputClock+0x20>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a09      	ldr	r2, [pc, #36]	@ (80039bc <SAI_GetInputClock+0x40>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d104      	bne.n	80039a6 <SAI_GetInputClock+0x2a>
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800399c:	2004      	movs	r0, #4
 800399e:	f7fe fdf1 	bl	8002584 <HAL_RCCEx_GetPeriphCLKFreq>
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	e003      	b.n	80039ae <SAI_GetInputClock+0x32>
  }
  else /* SAI2_Block_A || SAI2_Block_B*/
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80039a6:	2008      	movs	r0, #8
 80039a8:	f7fe fdec 	bl	8002584 <HAL_RCCEx_GetPeriphCLKFreq>
 80039ac:	60f8      	str	r0, [r7, #12]
    saiclocksource = EXTERNAL_CLOCK_VALUE;
  }
#endif /* STM32F413xx || STM32F423xx */
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
  /* the return result is the value of SAI clock */
  return saiclocksource;
 80039ae:	68fb      	ldr	r3, [r7, #12]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40015804 	.word	0x40015804
 80039bc:	40015824 	.word	0x40015824

080039c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e042      	b.n	8003a58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d106      	bne.n	80039ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f7fd f916 	bl	8000c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2224      	movs	r2, #36	@ 0x24
 80039f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 f973 	bl	8003cf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	691a      	ldr	r2, [r3, #16]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	695a      	ldr	r2, [r3, #20]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68da      	ldr	r2, [r3, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08a      	sub	sp, #40	@ 0x28
 8003a64:	af02      	add	r7, sp, #8
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d175      	bne.n	8003b6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <HAL_UART_Transmit+0x2c>
 8003a86:	88fb      	ldrh	r3, [r7, #6]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e06e      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2221      	movs	r2, #33	@ 0x21
 8003a9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a9e:	f7fd faef 	bl	8001080 <HAL_GetTick>
 8003aa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	88fa      	ldrh	r2, [r7, #6]
 8003aa8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	88fa      	ldrh	r2, [r7, #6]
 8003aae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ab8:	d108      	bne.n	8003acc <HAL_UART_Transmit+0x6c>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	61bb      	str	r3, [r7, #24]
 8003aca:	e003      	b.n	8003ad4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ad4:	e02e      	b.n	8003b34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2200      	movs	r2, #0
 8003ade:	2180      	movs	r1, #128	@ 0x80
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 f848 	bl	8003b76 <UART_WaitOnFlagUntilTimeout>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d005      	beq.n	8003af8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e03a      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10b      	bne.n	8003b16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	3302      	adds	r3, #2
 8003b12:	61bb      	str	r3, [r7, #24]
 8003b14:	e007      	b.n	8003b26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	781a      	ldrb	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	3301      	adds	r3, #1
 8003b24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1cb      	bne.n	8003ad6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	2200      	movs	r2, #0
 8003b46:	2140      	movs	r1, #64	@ 0x40
 8003b48:	68f8      	ldr	r0, [r7, #12]
 8003b4a:	f000 f814 	bl	8003b76 <UART_WaitOnFlagUntilTimeout>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d005      	beq.n	8003b60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e006      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	e000      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b6c:	2302      	movs	r3, #2
  }
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3720      	adds	r7, #32
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b086      	sub	sp, #24
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	603b      	str	r3, [r7, #0]
 8003b82:	4613      	mov	r3, r2
 8003b84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b86:	e03b      	b.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b8e:	d037      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b90:	f7fd fa76 	bl	8001080 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	6a3a      	ldr	r2, [r7, #32]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d302      	bcc.n	8003ba6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e03a      	b.n	8003c20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d023      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	2b80      	cmp	r3, #128	@ 0x80
 8003bbc:	d020      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	2b40      	cmp	r3, #64	@ 0x40
 8003bc2:	d01d      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0308 	and.w	r3, r3, #8
 8003bce:	2b08      	cmp	r3, #8
 8003bd0:	d116      	bne.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f81d 	bl	8003c28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2208      	movs	r2, #8
 8003bf2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e00f      	b.n	8003c20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	bf0c      	ite	eq
 8003c10:	2301      	moveq	r3, #1
 8003c12:	2300      	movne	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	461a      	mov	r2, r3
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d0b4      	beq.n	8003b88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3718      	adds	r7, #24
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b095      	sub	sp, #84	@ 0x54
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	330c      	adds	r3, #12
 8003c36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c3a:	e853 3f00 	ldrex	r3, [r3]
 8003c3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	330c      	adds	r3, #12
 8003c4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c50:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c58:	e841 2300 	strex	r3, r2, [r1]
 8003c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1e5      	bne.n	8003c30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	3314      	adds	r3, #20
 8003c6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6c:	6a3b      	ldr	r3, [r7, #32]
 8003c6e:	e853 3f00 	ldrex	r3, [r3]
 8003c72:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f023 0301 	bic.w	r3, r3, #1
 8003c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3314      	adds	r3, #20
 8003c82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c8c:	e841 2300 	strex	r3, r2, [r1]
 8003c90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1e5      	bne.n	8003c64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d119      	bne.n	8003cd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	330c      	adds	r3, #12
 8003ca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	e853 3f00 	ldrex	r3, [r3]
 8003cae:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f023 0310 	bic.w	r3, r3, #16
 8003cb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	330c      	adds	r3, #12
 8003cbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cc0:	61ba      	str	r2, [r7, #24]
 8003cc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc4:	6979      	ldr	r1, [r7, #20]
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	e841 2300 	strex	r3, r2, [r1]
 8003ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1e5      	bne.n	8003ca0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ce2:	bf00      	nop
 8003ce4:	3754      	adds	r7, #84	@ 0x54
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cf4:	b0c0      	sub	sp, #256	@ 0x100
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d0c:	68d9      	ldr	r1, [r3, #12]
 8003d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	ea40 0301 	orr.w	r3, r0, r1
 8003d18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1e:	689a      	ldr	r2, [r3, #8]
 8003d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	431a      	orrs	r2, r3
 8003d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003d48:	f021 010c 	bic.w	r1, r1, #12
 8003d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003d56:	430b      	orrs	r3, r1
 8003d58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6a:	6999      	ldr	r1, [r3, #24]
 8003d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	ea40 0301 	orr.w	r3, r0, r1
 8003d76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	4b8f      	ldr	r3, [pc, #572]	@ (8003fbc <UART_SetConfig+0x2cc>)
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d005      	beq.n	8003d90 <UART_SetConfig+0xa0>
 8003d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	4b8d      	ldr	r3, [pc, #564]	@ (8003fc0 <UART_SetConfig+0x2d0>)
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d104      	bne.n	8003d9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d90:	f7fe f8ba 	bl	8001f08 <HAL_RCC_GetPCLK2Freq>
 8003d94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d98:	e003      	b.n	8003da2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d9a:	f7fe f8a1 	bl	8001ee0 <HAL_RCC_GetPCLK1Freq>
 8003d9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dac:	f040 810c 	bne.w	8003fc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003db0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003db4:	2200      	movs	r2, #0
 8003db6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003dba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003dbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003dc2:	4622      	mov	r2, r4
 8003dc4:	462b      	mov	r3, r5
 8003dc6:	1891      	adds	r1, r2, r2
 8003dc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003dca:	415b      	adcs	r3, r3
 8003dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003dce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003dd2:	4621      	mov	r1, r4
 8003dd4:	eb12 0801 	adds.w	r8, r2, r1
 8003dd8:	4629      	mov	r1, r5
 8003dda:	eb43 0901 	adc.w	r9, r3, r1
 8003dde:	f04f 0200 	mov.w	r2, #0
 8003de2:	f04f 0300 	mov.w	r3, #0
 8003de6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003df2:	4690      	mov	r8, r2
 8003df4:	4699      	mov	r9, r3
 8003df6:	4623      	mov	r3, r4
 8003df8:	eb18 0303 	adds.w	r3, r8, r3
 8003dfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003e00:	462b      	mov	r3, r5
 8003e02:	eb49 0303 	adc.w	r3, r9, r3
 8003e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003e1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e1e:	460b      	mov	r3, r1
 8003e20:	18db      	adds	r3, r3, r3
 8003e22:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e24:	4613      	mov	r3, r2
 8003e26:	eb42 0303 	adc.w	r3, r2, r3
 8003e2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003e30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003e34:	f7fc f9e6 	bl	8000204 <__aeabi_uldivmod>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4b61      	ldr	r3, [pc, #388]	@ (8003fc4 <UART_SetConfig+0x2d4>)
 8003e3e:	fba3 2302 	umull	r2, r3, r3, r2
 8003e42:	095b      	lsrs	r3, r3, #5
 8003e44:	011c      	lsls	r4, r3, #4
 8003e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003e54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003e58:	4642      	mov	r2, r8
 8003e5a:	464b      	mov	r3, r9
 8003e5c:	1891      	adds	r1, r2, r2
 8003e5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003e60:	415b      	adcs	r3, r3
 8003e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e68:	4641      	mov	r1, r8
 8003e6a:	eb12 0a01 	adds.w	sl, r2, r1
 8003e6e:	4649      	mov	r1, r9
 8003e70:	eb43 0b01 	adc.w	fp, r3, r1
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e88:	4692      	mov	sl, r2
 8003e8a:	469b      	mov	fp, r3
 8003e8c:	4643      	mov	r3, r8
 8003e8e:	eb1a 0303 	adds.w	r3, sl, r3
 8003e92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e96:	464b      	mov	r3, r9
 8003e98:	eb4b 0303 	adc.w	r3, fp, r3
 8003e9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003eac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003eb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	18db      	adds	r3, r3, r3
 8003eb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003eba:	4613      	mov	r3, r2
 8003ebc:	eb42 0303 	adc.w	r3, r2, r3
 8003ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ec2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003ec6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003eca:	f7fc f99b 	bl	8000204 <__aeabi_uldivmod>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8003fc4 <UART_SetConfig+0x2d4>)
 8003ed6:	fba3 2301 	umull	r2, r3, r3, r1
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	2264      	movs	r2, #100	@ 0x64
 8003ede:	fb02 f303 	mul.w	r3, r2, r3
 8003ee2:	1acb      	subs	r3, r1, r3
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003eea:	4b36      	ldr	r3, [pc, #216]	@ (8003fc4 <UART_SetConfig+0x2d4>)
 8003eec:	fba3 2302 	umull	r2, r3, r3, r2
 8003ef0:	095b      	lsrs	r3, r3, #5
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003ef8:	441c      	add	r4, r3
 8003efa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003efe:	2200      	movs	r2, #0
 8003f00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003f08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003f0c:	4642      	mov	r2, r8
 8003f0e:	464b      	mov	r3, r9
 8003f10:	1891      	adds	r1, r2, r2
 8003f12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003f14:	415b      	adcs	r3, r3
 8003f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003f1c:	4641      	mov	r1, r8
 8003f1e:	1851      	adds	r1, r2, r1
 8003f20:	6339      	str	r1, [r7, #48]	@ 0x30
 8003f22:	4649      	mov	r1, r9
 8003f24:	414b      	adcs	r3, r1
 8003f26:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f28:	f04f 0200 	mov.w	r2, #0
 8003f2c:	f04f 0300 	mov.w	r3, #0
 8003f30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003f34:	4659      	mov	r1, fp
 8003f36:	00cb      	lsls	r3, r1, #3
 8003f38:	4651      	mov	r1, sl
 8003f3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f3e:	4651      	mov	r1, sl
 8003f40:	00ca      	lsls	r2, r1, #3
 8003f42:	4610      	mov	r0, r2
 8003f44:	4619      	mov	r1, r3
 8003f46:	4603      	mov	r3, r0
 8003f48:	4642      	mov	r2, r8
 8003f4a:	189b      	adds	r3, r3, r2
 8003f4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f50:	464b      	mov	r3, r9
 8003f52:	460a      	mov	r2, r1
 8003f54:	eb42 0303 	adc.w	r3, r2, r3
 8003f58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003f6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f70:	460b      	mov	r3, r1
 8003f72:	18db      	adds	r3, r3, r3
 8003f74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f76:	4613      	mov	r3, r2
 8003f78:	eb42 0303 	adc.w	r3, r2, r3
 8003f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f86:	f7fc f93d 	bl	8000204 <__aeabi_uldivmod>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc4 <UART_SetConfig+0x2d4>)
 8003f90:	fba3 1302 	umull	r1, r3, r3, r2
 8003f94:	095b      	lsrs	r3, r3, #5
 8003f96:	2164      	movs	r1, #100	@ 0x64
 8003f98:	fb01 f303 	mul.w	r3, r1, r3
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	3332      	adds	r3, #50	@ 0x32
 8003fa2:	4a08      	ldr	r2, [pc, #32]	@ (8003fc4 <UART_SetConfig+0x2d4>)
 8003fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa8:	095b      	lsrs	r3, r3, #5
 8003faa:	f003 0207 	and.w	r2, r3, #7
 8003fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4422      	add	r2, r4
 8003fb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003fb8:	e106      	b.n	80041c8 <UART_SetConfig+0x4d8>
 8003fba:	bf00      	nop
 8003fbc:	40011000 	.word	0x40011000
 8003fc0:	40011400 	.word	0x40011400
 8003fc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003fc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003fd2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003fd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003fda:	4642      	mov	r2, r8
 8003fdc:	464b      	mov	r3, r9
 8003fde:	1891      	adds	r1, r2, r2
 8003fe0:	6239      	str	r1, [r7, #32]
 8003fe2:	415b      	adcs	r3, r3
 8003fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fe6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fea:	4641      	mov	r1, r8
 8003fec:	1854      	adds	r4, r2, r1
 8003fee:	4649      	mov	r1, r9
 8003ff0:	eb43 0501 	adc.w	r5, r3, r1
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	00eb      	lsls	r3, r5, #3
 8003ffe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004002:	00e2      	lsls	r2, r4, #3
 8004004:	4614      	mov	r4, r2
 8004006:	461d      	mov	r5, r3
 8004008:	4643      	mov	r3, r8
 800400a:	18e3      	adds	r3, r4, r3
 800400c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004010:	464b      	mov	r3, r9
 8004012:	eb45 0303 	adc.w	r3, r5, r3
 8004016:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800401a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004026:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800402a:	f04f 0200 	mov.w	r2, #0
 800402e:	f04f 0300 	mov.w	r3, #0
 8004032:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004036:	4629      	mov	r1, r5
 8004038:	008b      	lsls	r3, r1, #2
 800403a:	4621      	mov	r1, r4
 800403c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004040:	4621      	mov	r1, r4
 8004042:	008a      	lsls	r2, r1, #2
 8004044:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004048:	f7fc f8dc 	bl	8000204 <__aeabi_uldivmod>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4b60      	ldr	r3, [pc, #384]	@ (80041d4 <UART_SetConfig+0x4e4>)
 8004052:	fba3 2302 	umull	r2, r3, r3, r2
 8004056:	095b      	lsrs	r3, r3, #5
 8004058:	011c      	lsls	r4, r3, #4
 800405a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800405e:	2200      	movs	r2, #0
 8004060:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004064:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004068:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800406c:	4642      	mov	r2, r8
 800406e:	464b      	mov	r3, r9
 8004070:	1891      	adds	r1, r2, r2
 8004072:	61b9      	str	r1, [r7, #24]
 8004074:	415b      	adcs	r3, r3
 8004076:	61fb      	str	r3, [r7, #28]
 8004078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800407c:	4641      	mov	r1, r8
 800407e:	1851      	adds	r1, r2, r1
 8004080:	6139      	str	r1, [r7, #16]
 8004082:	4649      	mov	r1, r9
 8004084:	414b      	adcs	r3, r1
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	f04f 0300 	mov.w	r3, #0
 8004090:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004094:	4659      	mov	r1, fp
 8004096:	00cb      	lsls	r3, r1, #3
 8004098:	4651      	mov	r1, sl
 800409a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800409e:	4651      	mov	r1, sl
 80040a0:	00ca      	lsls	r2, r1, #3
 80040a2:	4610      	mov	r0, r2
 80040a4:	4619      	mov	r1, r3
 80040a6:	4603      	mov	r3, r0
 80040a8:	4642      	mov	r2, r8
 80040aa:	189b      	adds	r3, r3, r2
 80040ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040b0:	464b      	mov	r3, r9
 80040b2:	460a      	mov	r2, r1
 80040b4:	eb42 0303 	adc.w	r3, r2, r3
 80040b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80040bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80040c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80040c8:	f04f 0200 	mov.w	r2, #0
 80040cc:	f04f 0300 	mov.w	r3, #0
 80040d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80040d4:	4649      	mov	r1, r9
 80040d6:	008b      	lsls	r3, r1, #2
 80040d8:	4641      	mov	r1, r8
 80040da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040de:	4641      	mov	r1, r8
 80040e0:	008a      	lsls	r2, r1, #2
 80040e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80040e6:	f7fc f88d 	bl	8000204 <__aeabi_uldivmod>
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	4611      	mov	r1, r2
 80040f0:	4b38      	ldr	r3, [pc, #224]	@ (80041d4 <UART_SetConfig+0x4e4>)
 80040f2:	fba3 2301 	umull	r2, r3, r3, r1
 80040f6:	095b      	lsrs	r3, r3, #5
 80040f8:	2264      	movs	r2, #100	@ 0x64
 80040fa:	fb02 f303 	mul.w	r3, r2, r3
 80040fe:	1acb      	subs	r3, r1, r3
 8004100:	011b      	lsls	r3, r3, #4
 8004102:	3332      	adds	r3, #50	@ 0x32
 8004104:	4a33      	ldr	r2, [pc, #204]	@ (80041d4 <UART_SetConfig+0x4e4>)
 8004106:	fba2 2303 	umull	r2, r3, r2, r3
 800410a:	095b      	lsrs	r3, r3, #5
 800410c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004110:	441c      	add	r4, r3
 8004112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004116:	2200      	movs	r2, #0
 8004118:	673b      	str	r3, [r7, #112]	@ 0x70
 800411a:	677a      	str	r2, [r7, #116]	@ 0x74
 800411c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004120:	4642      	mov	r2, r8
 8004122:	464b      	mov	r3, r9
 8004124:	1891      	adds	r1, r2, r2
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	415b      	adcs	r3, r3
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004130:	4641      	mov	r1, r8
 8004132:	1851      	adds	r1, r2, r1
 8004134:	6039      	str	r1, [r7, #0]
 8004136:	4649      	mov	r1, r9
 8004138:	414b      	adcs	r3, r1
 800413a:	607b      	str	r3, [r7, #4]
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	f04f 0300 	mov.w	r3, #0
 8004144:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004148:	4659      	mov	r1, fp
 800414a:	00cb      	lsls	r3, r1, #3
 800414c:	4651      	mov	r1, sl
 800414e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004152:	4651      	mov	r1, sl
 8004154:	00ca      	lsls	r2, r1, #3
 8004156:	4610      	mov	r0, r2
 8004158:	4619      	mov	r1, r3
 800415a:	4603      	mov	r3, r0
 800415c:	4642      	mov	r2, r8
 800415e:	189b      	adds	r3, r3, r2
 8004160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004162:	464b      	mov	r3, r9
 8004164:	460a      	mov	r2, r1
 8004166:	eb42 0303 	adc.w	r3, r2, r3
 800416a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800416c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	663b      	str	r3, [r7, #96]	@ 0x60
 8004176:	667a      	str	r2, [r7, #100]	@ 0x64
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004184:	4649      	mov	r1, r9
 8004186:	008b      	lsls	r3, r1, #2
 8004188:	4641      	mov	r1, r8
 800418a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800418e:	4641      	mov	r1, r8
 8004190:	008a      	lsls	r2, r1, #2
 8004192:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004196:	f7fc f835 	bl	8000204 <__aeabi_uldivmod>
 800419a:	4602      	mov	r2, r0
 800419c:	460b      	mov	r3, r1
 800419e:	4b0d      	ldr	r3, [pc, #52]	@ (80041d4 <UART_SetConfig+0x4e4>)
 80041a0:	fba3 1302 	umull	r1, r3, r3, r2
 80041a4:	095b      	lsrs	r3, r3, #5
 80041a6:	2164      	movs	r1, #100	@ 0x64
 80041a8:	fb01 f303 	mul.w	r3, r1, r3
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	3332      	adds	r3, #50	@ 0x32
 80041b2:	4a08      	ldr	r2, [pc, #32]	@ (80041d4 <UART_SetConfig+0x4e4>)
 80041b4:	fba2 2303 	umull	r2, r3, r2, r3
 80041b8:	095b      	lsrs	r3, r3, #5
 80041ba:	f003 020f 	and.w	r2, r3, #15
 80041be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4422      	add	r2, r4
 80041c6:	609a      	str	r2, [r3, #8]
}
 80041c8:	bf00      	nop
 80041ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80041ce:	46bd      	mov	sp, r7
 80041d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041d4:	51eb851f 	.word	0x51eb851f

080041d8 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  for(int i = 0; i<4; i++){
 80041de:	2300      	movs	r3, #0
 80041e0:	607b      	str	r3, [r7, #4]
 80041e2:	e045      	b.n	8004270 <MX_PDM2PCM_Init+0x98>
	  handlers[i]->bit_order = PDM_FILTER_BIT_ORDER_MSB;
 80041e4:	4a26      	ldr	r2, [pc, #152]	@ (8004280 <MX_PDM2PCM_Init+0xa8>)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ec:	2201      	movs	r2, #1
 80041ee:	801a      	strh	r2, [r3, #0]
	  handlers[i]->endianness = PDM_FILTER_ENDIANNESS_BE;
 80041f0:	4a23      	ldr	r2, [pc, #140]	@ (8004280 <MX_PDM2PCM_Init+0xa8>)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041f8:	2201      	movs	r2, #1
 80041fa:	805a      	strh	r2, [r3, #2]
	  handlers[i]->high_pass_tap = 2104533974;
 80041fc:	4a20      	ldr	r2, [pc, #128]	@ (8004280 <MX_PDM2PCM_Init+0xa8>)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004204:	4a1f      	ldr	r2, [pc, #124]	@ (8004284 <MX_PDM2PCM_Init+0xac>)
 8004206:	605a      	str	r2, [r3, #4]
	  handlers[i]->in_ptr_channels= 2;
 8004208:	4a1d      	ldr	r2, [pc, #116]	@ (8004280 <MX_PDM2PCM_Init+0xa8>)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004210:	2202      	movs	r2, #2
 8004212:	811a      	strh	r2, [r3, #8]
	  handlers[i]->out_ptr_channels = 1;
 8004214:	4a1a      	ldr	r2, [pc, #104]	@ (8004280 <MX_PDM2PCM_Init+0xa8>)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800421c:	2201      	movs	r2, #1
 800421e:	815a      	strh	r2, [r3, #10]
	  //handlers[i]->channel =  (i%2);
	  PDM_Filter_Init(handlers[i]);
 8004220:	4a17      	ldr	r2, [pc, #92]	@ (8004280 <MX_PDM2PCM_Init+0xa8>)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004228:	4618      	mov	r0, r3
 800422a:	f001 fd3f 	bl	8005cac <PDM_Filter_Init>

	  configs[i]->decimation_factor= PDM_FILTER_DEC_FACTOR_128;
 800422e:	4a16      	ldr	r2, [pc, #88]	@ (8004288 <MX_PDM2PCM_Init+0xb0>)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004236:	2204      	movs	r2, #4
 8004238:	801a      	strh	r2, [r3, #0]
	  configs[i]->output_samples_number = 16;
 800423a:	4a13      	ldr	r2, [pc, #76]	@ (8004288 <MX_PDM2PCM_Init+0xb0>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004242:	2210      	movs	r2, #16
 8004244:	805a      	strh	r2, [r3, #2]
	  configs[i]->mic_gain = 0;
 8004246:	4a10      	ldr	r2, [pc, #64]	@ (8004288 <MX_PDM2PCM_Init+0xb0>)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800424e:	2200      	movs	r2, #0
 8004250:	809a      	strh	r2, [r3, #4]
	  PDM_Filter_setConfig(handlers[i], configs[i]);
 8004252:	4a0b      	ldr	r2, [pc, #44]	@ (8004280 <MX_PDM2PCM_Init+0xa8>)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800425a:	490b      	ldr	r1, [pc, #44]	@ (8004288 <MX_PDM2PCM_Init+0xb0>)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004262:	4619      	mov	r1, r3
 8004264:	4610      	mov	r0, r2
 8004266:	f001 fdf1 	bl	8005e4c <PDM_Filter_setConfig>
  for(int i = 0; i<4; i++){
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	3301      	adds	r3, #1
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b03      	cmp	r3, #3
 8004274:	ddb6      	ble.n	80041e4 <MX_PDM2PCM_Init+0xc>

  }
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8004276:	bf00      	nop
 8004278:	bf00      	nop
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	2000000c 	.word	0x2000000c
 8004284:	7d70a3d6 	.word	0x7d70a3d6
 8004288:	2000001c 	.word	0x2000001c

0800428c <D16_GENERIC>:
 800428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004290:	e9d2 6402 	ldrd	r6, r4, [r2, #8]
 8004294:	b089      	sub	sp, #36	@ 0x24
 8004296:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8004298:	6993      	ldr	r3, [r2, #24]
 800429a:	9406      	str	r4, [sp, #24]
 800429c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800429e:	9307      	str	r3, [sp, #28]
 80042a0:	9402      	str	r4, [sp, #8]
 80042a2:	e9d2 ab04 	ldrd	sl, fp, [r2, #16]
 80042a6:	69d3      	ldr	r3, [r2, #28]
 80042a8:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 80042aa:	9103      	str	r1, [sp, #12]
 80042ac:	2d00      	cmp	r5, #0
 80042ae:	d066      	beq.n	800437e <D16_GENERIC+0xf2>
 80042b0:	f004 0520 	and.w	r5, r4, #32
 80042b4:	f004 0410 	and.w	r4, r4, #16
 80042b8:	9505      	str	r5, [sp, #20]
 80042ba:	4937      	ldr	r1, [pc, #220]	@ (8004398 <D16_GENERIC+0x10c>)
 80042bc:	9404      	str	r4, [sp, #16]
 80042be:	f04f 0c00 	mov.w	ip, #0
 80042c2:	4635      	mov	r5, r6
 80042c4:	e04f      	b.n	8004366 <D16_GENERIC+0xda>
 80042c6:	5d87      	ldrb	r7, [r0, r6]
 80042c8:	7804      	ldrb	r4, [r0, #0]
 80042ca:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80042ce:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 80042d2:	b2e6      	uxtb	r6, r4
 80042d4:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80042d8:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80042dc:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 80042e0:	4433      	add	r3, r6
 80042e2:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 80042e6:	f3c4 0609 	ubfx	r6, r4, #0, #10
 80042ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042ee:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 80042f2:	0aa3      	lsrs	r3, r4, #10
 80042f4:	4c29      	ldr	r4, [pc, #164]	@ (800439c <D16_GENERIC+0x110>)
 80042f6:	fb26 5404 	smlad	r4, r6, r4, r5
 80042fa:	4d29      	ldr	r5, [pc, #164]	@ (80043a0 <D16_GENERIC+0x114>)
 80042fc:	fb26 f505 	smuad	r5, r6, r5
 8004300:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8004304:	eb04 080a 	add.w	r8, r4, sl
 8004308:	eba8 080b 	sub.w	r8, r8, fp
 800430c:	4646      	mov	r6, r8
 800430e:	17f7      	asrs	r7, r6, #31
 8004310:	e9cd 6700 	strd	r6, r7, [sp]
 8004314:	9e04      	ldr	r6, [sp, #16]
 8004316:	f10c 0e01 	add.w	lr, ip, #1
 800431a:	b16e      	cbz	r6, 8004338 <D16_GENERIC+0xac>
 800431c:	6a16      	ldr	r6, [r2, #32]
 800431e:	9f01      	ldr	r7, [sp, #4]
 8004320:	fba8 ab06 	umull	sl, fp, r8, r6
 8004324:	fb06 bb07 	mla	fp, r6, r7, fp
 8004328:	f11a 4800 	adds.w	r8, sl, #2147483648	@ 0x80000000
 800432c:	f14b 0900 	adc.w	r9, fp, #0
 8004330:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8004334:	46a3      	mov	fp, r4
 8004336:	4654      	mov	r4, sl
 8004338:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800433a:	9f02      	ldr	r7, [sp, #8]
 800433c:	0424      	lsls	r4, r4, #16
 800433e:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8004342:	f04f 0900 	mov.w	r9, #0
 8004346:	fb0c fc06 	mul.w	ip, ip, r6
 800434a:	fbc7 8904 	smlal	r8, r9, r7, r4
 800434e:	9e03      	ldr	r6, [sp, #12]
 8004350:	464f      	mov	r7, r9
 8004352:	10bc      	asrs	r4, r7, #2
 8004354:	f304 040f 	ssat	r4, #16, r4
 8004358:	f826 401c 	strh.w	r4, [r6, ip, lsl #1]
 800435c:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800435e:	fa1f fc8e 	uxth.w	ip, lr
 8004362:	4564      	cmp	r4, ip
 8004364:	d90a      	bls.n	800437c <D16_GENERIC+0xf0>
 8004366:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8004368:	2c01      	cmp	r4, #1
 800436a:	b2e6      	uxtb	r6, r4
 800436c:	d1ab      	bne.n	80042c6 <D16_GENERIC+0x3a>
 800436e:	9e05      	ldr	r6, [sp, #20]
 8004370:	f850 4b02 	ldr.w	r4, [r0], #2
 8004374:	2e00      	cmp	r6, #0
 8004376:	d0ac      	beq.n	80042d2 <D16_GENERIC+0x46>
 8004378:	ba64      	rev16	r4, r4
 800437a:	e7aa      	b.n	80042d2 <D16_GENERIC+0x46>
 800437c:	462e      	mov	r6, r5
 800437e:	9906      	ldr	r1, [sp, #24]
 8004380:	61d3      	str	r3, [r2, #28]
 8004382:	9b07      	ldr	r3, [sp, #28]
 8004384:	6096      	str	r6, [r2, #8]
 8004386:	2000      	movs	r0, #0
 8004388:	60d1      	str	r1, [r2, #12]
 800438a:	e9c2 ab04 	strd	sl, fp, [r2, #16]
 800438e:	6193      	str	r3, [r2, #24]
 8004390:	b009      	add	sp, #36	@ 0x24
 8004392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004396:	bf00      	nop
 8004398:	2000002c 	.word	0x2000002c
 800439c:	00030001 	.word	0x00030001
 80043a0:	00010003 	.word	0x00010003

080043a4 <D24_GENERIC>:
 80043a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a8:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 80043aa:	6993      	ldr	r3, [r2, #24]
 80043ac:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 80043ae:	b089      	sub	sp, #36	@ 0x24
 80043b0:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 80043b4:	9307      	str	r3, [sp, #28]
 80043b6:	9503      	str	r5, [sp, #12]
 80043b8:	69d3      	ldr	r3, [r2, #28]
 80043ba:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 80043bc:	9104      	str	r1, [sp, #16]
 80043be:	e9d2 4b02 	ldrd	r4, fp, [r2, #8]
 80043c2:	2e00      	cmp	r6, #0
 80043c4:	f000 808f 	beq.w	80044e6 <D24_GENERIC+0x142>
 80043c8:	f005 0620 	and.w	r6, r5, #32
 80043cc:	f005 0510 	and.w	r5, r5, #16
 80043d0:	4953      	ldr	r1, [pc, #332]	@ (8004520 <D24_GENERIC+0x17c>)
 80043d2:	9606      	str	r6, [sp, #24]
 80043d4:	9505      	str	r5, [sp, #20]
 80043d6:	f04f 0c00 	mov.w	ip, #0
 80043da:	f8cd 9008 	str.w	r9, [sp, #8]
 80043de:	e068      	b.n	80044b2 <D24_GENERIC+0x10e>
 80043e0:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 80043e4:	f810 8007 	ldrb.w	r8, [r0, r7]
 80043e8:	042d      	lsls	r5, r5, #16
 80043ea:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80043ee:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 80043f2:	44ae      	add	lr, r5
 80043f4:	4438      	add	r0, r7
 80043f6:	fa5f f68e 	uxtb.w	r6, lr
 80043fa:	f3ce 2507 	ubfx	r5, lr, #8, #8
 80043fe:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8004402:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8004406:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 800440a:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800440e:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8004412:	f851 302e 	ldr.w	r3, [r1, lr, lsl #2]
 8004416:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800441a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800441e:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8004422:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8004426:	4d3f      	ldr	r5, [pc, #252]	@ (8004524 <D24_GENERIC+0x180>)
 8004428:	fb26 b705 	smlad	r7, r6, r5, fp
 800442c:	4d3e      	ldr	r5, [pc, #248]	@ (8004528 <D24_GENERIC+0x184>)
 800442e:	fb26 4b05 	smlad	fp, r6, r5, r4
 8004432:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8004436:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800443a:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800443e:	2401      	movs	r4, #1
 8004440:	fb26 f604 	smuad	r6, r6, r4
 8004444:	f5a7 55d8 	sub.w	r5, r7, #6912	@ 0x1b00
 8004448:	9f02      	ldr	r7, [sp, #8]
 800444a:	eb0c 0e04 	add.w	lr, ip, r4
 800444e:	eb08 0406 	add.w	r4, r8, r6
 8004452:	eb05 060a 	add.w	r6, r5, sl
 8004456:	1bf6      	subs	r6, r6, r7
 8004458:	4637      	mov	r7, r6
 800445a:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800445e:	e9cd 7800 	strd	r7, r8, [sp]
 8004462:	9f05      	ldr	r7, [sp, #20]
 8004464:	b177      	cbz	r7, 8004484 <D24_GENERIC+0xe0>
 8004466:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800446a:	9502      	str	r5, [sp, #8]
 800446c:	fba6 9a08 	umull	r9, sl, r6, r8
 8004470:	9e01      	ldr	r6, [sp, #4]
 8004472:	fb08 aa06 	mla	sl, r8, r6, sl
 8004476:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 800447a:	f14a 0700 	adc.w	r7, sl, #0
 800447e:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8004482:	4655      	mov	r5, sl
 8004484:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8004486:	9f03      	ldr	r7, [sp, #12]
 8004488:	03ad      	lsls	r5, r5, #14
 800448a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800448e:	f04f 0900 	mov.w	r9, #0
 8004492:	fb0c fc06 	mul.w	ip, ip, r6
 8004496:	fbc7 8905 	smlal	r8, r9, r7, r5
 800449a:	9e04      	ldr	r6, [sp, #16]
 800449c:	464f      	mov	r7, r9
 800449e:	10bd      	asrs	r5, r7, #2
 80044a0:	f305 050f 	ssat	r5, #16, r5
 80044a4:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 80044a8:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80044aa:	fa1f fc8e 	uxth.w	ip, lr
 80044ae:	4565      	cmp	r5, ip
 80044b0:	d917      	bls.n	80044e2 <D24_GENERIC+0x13e>
 80044b2:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 80044b4:	f890 e000 	ldrb.w	lr, [r0]
 80044b8:	b2ef      	uxtb	r7, r5
 80044ba:	2d01      	cmp	r5, #1
 80044bc:	b23e      	sxth	r6, r7
 80044be:	d18f      	bne.n	80043e0 <D24_GENERIC+0x3c>
 80044c0:	9d06      	ldr	r5, [sp, #24]
 80044c2:	b1dd      	cbz	r5, 80044fc <D24_GENERIC+0x158>
 80044c4:	78c5      	ldrb	r5, [r0, #3]
 80044c6:	ea4f 280e 	mov.w	r8, lr, lsl #8
 80044ca:	f01c 0f01 	tst.w	ip, #1
 80044ce:	ea4f 2605 	mov.w	r6, r5, lsl #8
 80044d2:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 80044d6:	d11b      	bne.n	8004510 <D24_GENERIC+0x16c>
 80044d8:	f890 e001 	ldrb.w	lr, [r0, #1]
 80044dc:	3002      	adds	r0, #2
 80044de:	44c6      	add	lr, r8
 80044e0:	e789      	b.n	80043f6 <D24_GENERIC+0x52>
 80044e2:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80044e6:	61d3      	str	r3, [r2, #28]
 80044e8:	9b07      	ldr	r3, [sp, #28]
 80044ea:	6193      	str	r3, [r2, #24]
 80044ec:	2000      	movs	r0, #0
 80044ee:	e9c2 4b02 	strd	r4, fp, [r2, #8]
 80044f2:	e9c2 a904 	strd	sl, r9, [r2, #16]
 80044f6:	b009      	add	sp, #36	@ 0x24
 80044f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044fc:	f890 8001 	ldrb.w	r8, [r0, #1]
 8004500:	7885      	ldrb	r5, [r0, #2]
 8004502:	ea4f 2808 	mov.w	r8, r8, lsl #8
 8004506:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 800450a:	44c6      	add	lr, r8
 800450c:	3003      	adds	r0, #3
 800450e:	e772      	b.n	80043f6 <D24_GENERIC+0x52>
 8004510:	f890 8002 	ldrb.w	r8, [r0, #2]
 8004514:	eb06 4808 	add.w	r8, r6, r8, lsl #16
 8004518:	44c6      	add	lr, r8
 800451a:	3004      	adds	r0, #4
 800451c:	e76b      	b.n	80043f6 <D24_GENERIC+0x52>
 800451e:	bf00      	nop
 8004520:	2000002c 	.word	0x2000002c
 8004524:	00030001 	.word	0x00030001
 8004528:	00060007 	.word	0x00060007

0800452c <D32_GENERIC>:
 800452c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004530:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8004532:	6993      	ldr	r3, [r2, #24]
 8004534:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8004536:	69d6      	ldr	r6, [r2, #28]
 8004538:	b089      	sub	sp, #36	@ 0x24
 800453a:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 800453e:	9307      	str	r3, [sp, #28]
 8004540:	9403      	str	r4, [sp, #12]
 8004542:	e9d2 3b02 	ldrd	r3, fp, [r2, #8]
 8004546:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8004548:	9104      	str	r1, [sp, #16]
 800454a:	2d00      	cmp	r5, #0
 800454c:	f000 809a 	beq.w	8004684 <D32_GENERIC+0x158>
 8004550:	f004 0520 	and.w	r5, r4, #32
 8004554:	f004 0410 	and.w	r4, r4, #16
 8004558:	9506      	str	r5, [sp, #24]
 800455a:	4951      	ldr	r1, [pc, #324]	@ (80046a0 <D32_GENERIC+0x174>)
 800455c:	9405      	str	r4, [sp, #20]
 800455e:	f04f 0e00 	mov.w	lr, #0
 8004562:	f8cd 9008 	str.w	r9, [sp, #8]
 8004566:	461d      	mov	r5, r3
 8004568:	4617      	mov	r7, r2
 800456a:	e077      	b.n	800465c <D32_GENERIC+0x130>
 800456c:	7823      	ldrb	r3, [r4, #0]
 800456e:	f810 800c 	ldrb.w	r8, [r0, ip]
 8004572:	f810 c002 	ldrb.w	ip, [r0, r2]
 8004576:	7800      	ldrb	r0, [r0, #0]
 8004578:	041b      	lsls	r3, r3, #16
 800457a:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800457e:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8004582:	4403      	add	r3, r0
 8004584:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8004588:	b2dc      	uxtb	r4, r3
 800458a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800458e:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8004592:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8004596:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800459a:	0e1b      	lsrs	r3, r3, #24
 800459c:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 80045a0:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 80045a4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80045a8:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80045ac:	eb06 2c92 	add.w	ip, r6, r2, lsr #10
 80045b0:	eb03 269c 	add.w	r6, r3, ip, lsr #10
 80045b4:	f3c6 0309 	ubfx	r3, r6, #0, #10
 80045b8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80045bc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80045c0:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80045c4:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
 80045c8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80045cc:	4b35      	ldr	r3, [pc, #212]	@ (80046a4 <D32_GENERIC+0x178>)
 80045ce:	fb22 b403 	smlad	r4, r2, r3, fp
 80045d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80045d6:	fb2c 4803 	smlad	r8, ip, r3, r4
 80045da:	4b33      	ldr	r3, [pc, #204]	@ (80046a8 <D32_GENERIC+0x17c>)
 80045dc:	fb22 5503 	smlad	r5, r2, r3, r5
 80045e0:	4b32      	ldr	r3, [pc, #200]	@ (80046ac <D32_GENERIC+0x180>)
 80045e2:	fb2c 5b03 	smlad	fp, ip, r3, r5
 80045e6:	2301      	movs	r3, #1
 80045e8:	fb22 f203 	smuad	r2, r2, r3
 80045ec:	4b30      	ldr	r3, [pc, #192]	@ (80046b0 <D32_GENERIC+0x184>)
 80045ee:	fb2c 2503 	smlad	r5, ip, r3, r2
 80045f2:	9b02      	ldr	r3, [sp, #8]
 80045f4:	f5a8 4480 	sub.w	r4, r8, #16384	@ 0x4000
 80045f8:	eb04 080a 	add.w	r8, r4, sl
 80045fc:	eba8 0803 	sub.w	r8, r8, r3
 8004600:	4642      	mov	r2, r8
 8004602:	17d3      	asrs	r3, r2, #31
 8004604:	e9cd 2300 	strd	r2, r3, [sp]
 8004608:	9b05      	ldr	r3, [sp, #20]
 800460a:	f10e 0c01 	add.w	ip, lr, #1
 800460e:	b173      	cbz	r3, 800462e <D32_GENERIC+0x102>
 8004610:	6a3a      	ldr	r2, [r7, #32]
 8004612:	9b01      	ldr	r3, [sp, #4]
 8004614:	9402      	str	r4, [sp, #8]
 8004616:	fba8 8902 	umull	r8, r9, r8, r2
 800461a:	469a      	mov	sl, r3
 800461c:	fb02 930a 	mla	r3, r2, sl, r9
 8004620:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 8004624:	f143 0900 	adc.w	r9, r3, #0
 8004628:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800462c:	4654      	mov	r4, sl
 800462e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004630:	9a04      	ldr	r2, [sp, #16]
 8004632:	fb0e fe03 	mul.w	lr, lr, r3
 8004636:	9b03      	ldr	r3, [sp, #12]
 8004638:	0364      	lsls	r4, r4, #13
 800463a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800463e:	f04f 0900 	mov.w	r9, #0
 8004642:	fbc3 8904 	smlal	r8, r9, r3, r4
 8004646:	464b      	mov	r3, r9
 8004648:	109b      	asrs	r3, r3, #2
 800464a:	f303 030f 	ssat	r3, #16, r3
 800464e:	f822 301e 	strh.w	r3, [r2, lr, lsl #1]
 8004652:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004654:	fa1f fe8c 	uxth.w	lr, ip
 8004658:	4573      	cmp	r3, lr
 800465a:	d90f      	bls.n	800467c <D32_GENERIC+0x150>
 800465c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800465e:	b2da      	uxtb	r2, r3
 8004660:	2b01      	cmp	r3, #1
 8004662:	eb00 0442 	add.w	r4, r0, r2, lsl #1
 8004666:	eb02 0c42 	add.w	ip, r2, r2, lsl #1
 800466a:	f47f af7f 	bne.w	800456c <D32_GENERIC+0x40>
 800466e:	1d02      	adds	r2, r0, #4
 8004670:	6803      	ldr	r3, [r0, #0]
 8004672:	9806      	ldr	r0, [sp, #24]
 8004674:	b188      	cbz	r0, 800469a <D32_GENERIC+0x16e>
 8004676:	ba5b      	rev16	r3, r3
 8004678:	4610      	mov	r0, r2
 800467a:	e785      	b.n	8004588 <D32_GENERIC+0x5c>
 800467c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8004680:	462b      	mov	r3, r5
 8004682:	463a      	mov	r2, r7
 8004684:	e9c2 3b02 	strd	r3, fp, [r2, #8]
 8004688:	9b07      	ldr	r3, [sp, #28]
 800468a:	61d6      	str	r6, [r2, #28]
 800468c:	2000      	movs	r0, #0
 800468e:	e9c2 a904 	strd	sl, r9, [r2, #16]
 8004692:	6193      	str	r3, [r2, #24]
 8004694:	b009      	add	sp, #36	@ 0x24
 8004696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800469a:	4610      	mov	r0, r2
 800469c:	e774      	b.n	8004588 <D32_GENERIC+0x5c>
 800469e:	bf00      	nop
 80046a0:	2000002c 	.word	0x2000002c
 80046a4:	00060003 	.word	0x00060003
 80046a8:	000a000c 	.word	0x000a000c
 80046ac:	000c000a 	.word	0x000c000a
 80046b0:	00030006 	.word	0x00030006

080046b4 <D48_GENERIC>:
 80046b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b8:	e9d2 a304 	ldrd	sl, r3, [r2, #16]
 80046bc:	b08b      	sub	sp, #44	@ 0x2c
 80046be:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80046c0:	9304      	str	r3, [sp, #16]
 80046c2:	6993      	ldr	r3, [r2, #24]
 80046c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80046c6:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 80046ca:	9401      	str	r4, [sp, #4]
 80046cc:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 80046ce:	9405      	str	r4, [sp, #20]
 80046d0:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 80046d4:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 80046d6:	9106      	str	r1, [sp, #24]
 80046d8:	2d00      	cmp	r5, #0
 80046da:	f000 80c2 	beq.w	8004862 <D48_GENERIC+0x1ae>
 80046de:	f004 0520 	and.w	r5, r4, #32
 80046e2:	f04f 0900 	mov.w	r9, #0
 80046e6:	f004 0410 	and.w	r4, r4, #16
 80046ea:	9508      	str	r5, [sp, #32]
 80046ec:	4964      	ldr	r1, [pc, #400]	@ (8004880 <D48_GENERIC+0x1cc>)
 80046ee:	9407      	str	r4, [sp, #28]
 80046f0:	464d      	mov	r5, r9
 80046f2:	e09e      	b.n	8004832 <D48_GENERIC+0x17e>
 80046f4:	f81b 4007 	ldrb.w	r4, [fp, r7]
 80046f8:	f810 b008 	ldrb.w	fp, [r0, r8]
 80046fc:	f819 8008 	ldrb.w	r8, [r9, r8]
 8004700:	f810 9006 	ldrb.w	r9, [r0, r6]
 8004704:	7800      	ldrb	r0, [r0, #0]
 8004706:	0424      	lsls	r4, r4, #16
 8004708:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800470c:	f81e 4007 	ldrb.w	r4, [lr, r7]
 8004710:	eb0b 2b09 	add.w	fp, fp, r9, lsl #8
 8004714:	44be      	add	lr, r7
 8004716:	eb04 2408 	add.w	r4, r4, r8, lsl #8
 800471a:	eb0b 0700 	add.w	r7, fp, r0
 800471e:	eb0e 0046 	add.w	r0, lr, r6, lsl #1
 8004722:	fa5f fe87 	uxtb.w	lr, r7
 8004726:	f3c7 2607 	ubfx	r6, r7, #8, #8
 800472a:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800472e:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8004732:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8004736:	0e3f      	lsrs	r7, r7, #24
 8004738:	eb09 299c 	add.w	r9, r9, ip, lsr #10
 800473c:	f851 b027 	ldr.w	fp, [r1, r7, lsl #2]
 8004740:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 8004744:	b2e7      	uxtb	r7, r4
 8004746:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800474a:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800474e:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8004752:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 8004756:	f851 c024 	ldr.w	ip, [r1, r4, lsl #2]
 800475a:	eb0b 249e 	add.w	r4, fp, lr, lsr #10
 800475e:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8004762:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 8004766:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800476a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800476e:	f3cc 0809 	ubfx	r8, ip, #0, #10
 8004772:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8004776:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800477a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800477e:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 8004782:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 8004786:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 800478a:	4c3e      	ldr	r4, [pc, #248]	@ (8004884 <D48_GENERIC+0x1d0>)
 800478c:	9e01      	ldr	r6, [sp, #4]
 800478e:	fb29 6404 	smlad	r4, r9, r4, r6
 8004792:	4e3d      	ldr	r6, [pc, #244]	@ (8004888 <D48_GENERIC+0x1d4>)
 8004794:	fb2e 4406 	smlad	r4, lr, r6, r4
 8004798:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800479c:	fb27 4b06 	smlad	fp, r7, r6, r4
 80047a0:	4c3a      	ldr	r4, [pc, #232]	@ (800488c <D48_GENERIC+0x1d8>)
 80047a2:	fb29 3304 	smlad	r3, r9, r4, r3
 80047a6:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 80047aa:	fb2e 3304 	smlad	r3, lr, r4, r3
 80047ae:	4c38      	ldr	r4, [pc, #224]	@ (8004890 <D48_GENERIC+0x1dc>)
 80047b0:	fb27 3304 	smlad	r3, r7, r4, r3
 80047b4:	2601      	movs	r6, #1
 80047b6:	9301      	str	r3, [sp, #4]
 80047b8:	fb29 f906 	smuad	r9, r9, r6
 80047bc:	4b35      	ldr	r3, [pc, #212]	@ (8004894 <D48_GENERIC+0x1e0>)
 80047be:	fb2e 9e03 	smlad	lr, lr, r3, r9
 80047c2:	4b35      	ldr	r3, [pc, #212]	@ (8004898 <D48_GENERIC+0x1e4>)
 80047c4:	fb27 e303 	smlad	r3, r7, r3, lr
 80047c8:	9f04      	ldr	r7, [sp, #16]
 80047ca:	f5ab 4458 	sub.w	r4, fp, #55296	@ 0xd800
 80047ce:	eb05 0e06 	add.w	lr, r5, r6
 80047d2:	eb04 060a 	add.w	r6, r4, sl
 80047d6:	1bf6      	subs	r6, r6, r7
 80047d8:	4637      	mov	r7, r6
 80047da:	ea4f 78e6 	mov.w	r8, r6, asr #31
 80047de:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80047e2:	9f07      	ldr	r7, [sp, #28]
 80047e4:	b177      	cbz	r7, 8004804 <D48_GENERIC+0x150>
 80047e6:	f8d2 8020 	ldr.w	r8, [r2, #32]
 80047ea:	9404      	str	r4, [sp, #16]
 80047ec:	fba6 9a08 	umull	r9, sl, r6, r8
 80047f0:	9e03      	ldr	r6, [sp, #12]
 80047f2:	fb08 aa06 	mla	sl, r8, r6, sl
 80047f6:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 80047fa:	f14a 0700 	adc.w	r7, sl, #0
 80047fe:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8004802:	4654      	mov	r4, sl
 8004804:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8004806:	fb05 f606 	mul.w	r6, r5, r6
 800480a:	9d05      	ldr	r5, [sp, #20]
 800480c:	02e4      	lsls	r4, r4, #11
 800480e:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8004812:	f04f 0800 	mov.w	r8, #0
 8004816:	fbc5 7804 	smlal	r7, r8, r5, r4
 800481a:	4645      	mov	r5, r8
 800481c:	10ac      	asrs	r4, r5, #2
 800481e:	9d06      	ldr	r5, [sp, #24]
 8004820:	f304 040f 	ssat	r4, #16, r4
 8004824:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 8004828:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800482a:	fa1f f58e 	uxth.w	r5, lr
 800482e:	42ac      	cmp	r4, r5
 8004830:	d917      	bls.n	8004862 <D48_GENERIC+0x1ae>
 8004832:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8004834:	b2e6      	uxtb	r6, r4
 8004836:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800483a:	4277      	negs	r7, r6
 800483c:	eb00 0b08 	add.w	fp, r0, r8
 8004840:	eb0b 0907 	add.w	r9, fp, r7
 8004844:	2c01      	cmp	r4, #1
 8004846:	eb09 0e08 	add.w	lr, r9, r8
 800484a:	f47f af53 	bne.w	80046f4 <D48_GENERIC+0x40>
 800484e:	9e08      	ldr	r6, [sp, #32]
 8004850:	e9d0 7400 	ldrd	r7, r4, [r0]
 8004854:	3006      	adds	r0, #6
 8004856:	2e00      	cmp	r6, #0
 8004858:	f43f af63 	beq.w	8004722 <D48_GENERIC+0x6e>
 800485c:	ba7f      	rev16	r7, r7
 800485e:	ba64      	rev16	r4, r4
 8004860:	e75f      	b.n	8004722 <D48_GENERIC+0x6e>
 8004862:	6093      	str	r3, [r2, #8]
 8004864:	9b01      	ldr	r3, [sp, #4]
 8004866:	60d3      	str	r3, [r2, #12]
 8004868:	9b04      	ldr	r3, [sp, #16]
 800486a:	6153      	str	r3, [r2, #20]
 800486c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800486e:	f8c2 c01c 	str.w	ip, [r2, #28]
 8004872:	2000      	movs	r0, #0
 8004874:	f8c2 a010 	str.w	sl, [r2, #16]
 8004878:	6193      	str	r3, [r2, #24]
 800487a:	b00b      	add	sp, #44	@ 0x2c
 800487c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004880:	2000002c 	.word	0x2000002c
 8004884:	000f000a 	.word	0x000f000a
 8004888:	00060003 	.word	0x00060003
 800488c:	00150019 	.word	0x00150019
 8004890:	00190015 	.word	0x00190015
 8004894:	00030006 	.word	0x00030006
 8004898:	000a000f 	.word	0x000a000f

0800489c <D64_GENERIC>:
 800489c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048a0:	b089      	sub	sp, #36	@ 0x24
 80048a2:	6895      	ldr	r5, [r2, #8]
 80048a4:	6913      	ldr	r3, [r2, #16]
 80048a6:	9501      	str	r5, [sp, #4]
 80048a8:	68d5      	ldr	r5, [r2, #12]
 80048aa:	9302      	str	r3, [sp, #8]
 80048ac:	9500      	str	r5, [sp, #0]
 80048ae:	6953      	ldr	r3, [r2, #20]
 80048b0:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 80048b2:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 80048b4:	9303      	str	r3, [sp, #12]
 80048b6:	6993      	ldr	r3, [r2, #24]
 80048b8:	9307      	str	r3, [sp, #28]
 80048ba:	e9cd 5104 	strd	r5, r1, [sp, #16]
 80048be:	69d3      	ldr	r3, [r2, #28]
 80048c0:	2c00      	cmp	r4, #0
 80048c2:	f000 80d7 	beq.w	8004a74 <D64_GENERIC+0x1d8>
 80048c6:	6a11      	ldr	r1, [r2, #32]
 80048c8:	9106      	str	r1, [sp, #24]
 80048ca:	f04f 0e00 	mov.w	lr, #0
 80048ce:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 8004ab4 <D64_GENERIC+0x218>
 80048d2:	4681      	mov	r9, r0
 80048d4:	e0bf      	b.n	8004a56 <D64_GENERIC+0x1ba>
 80048d6:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 80048da:	426c      	negs	r4, r5
 80048dc:	eb09 0708 	add.w	r7, r9, r8
 80048e0:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 80048e4:	eb0a 0648 	add.w	r6, sl, r8, lsl #1
 80048e8:	5d38      	ldrb	r0, [r7, r4]
 80048ea:	5d31      	ldrb	r1, [r6, r4]
 80048ec:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 80048f0:	f819 a008 	ldrb.w	sl, [r9, r8]
 80048f4:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 80048f8:	f899 7000 	ldrb.w	r7, [r9]
 80048fc:	f816 9014 	ldrb.w	r9, [r6, r4, lsl #1]
 8004900:	4426      	add	r6, r4
 8004902:	0409      	lsls	r1, r1, #16
 8004904:	0400      	lsls	r0, r0, #16
 8004906:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800490a:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800490e:	f816 b014 	ldrb.w	fp, [r6, r4, lsl #1]
 8004912:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8004916:	eb06 0444 	add.w	r4, r6, r4, lsl #1
 800491a:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800491e:	4459      	add	r1, fp
 8004920:	eb04 0985 	add.w	r9, r4, r5, lsl #2
 8004924:	4438      	add	r0, r7
 8004926:	b2c5      	uxtb	r5, r0
 8004928:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800492c:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 8004930:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 8004934:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8004938:	0e00      	lsrs	r0, r0, #24
 800493a:	eb03 0806 	add.w	r8, r3, r6
 800493e:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8004942:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 8004946:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800494a:	b2c8      	uxtb	r0, r1
 800494c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8004950:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8004954:	f85c 6020 	ldr.w	r6, [ip, r0, lsl #2]
 8004958:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 800495c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8004960:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8004964:	0e09      	lsrs	r1, r1, #24
 8004966:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800496a:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800496e:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8004972:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8004976:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800497a:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800497e:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8004982:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004986:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800498a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800498e:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8004992:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8004996:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800499a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800499e:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80049a2:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 80049a6:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80049aa:	0a8b      	lsrs	r3, r1, #10
 80049ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80049b0:	4938      	ldr	r1, [pc, #224]	@ (8004a94 <D64_GENERIC+0x1f8>)
 80049b2:	9c00      	ldr	r4, [sp, #0]
 80049b4:	fb28 4101 	smlad	r1, r8, r1, r4
 80049b8:	4c37      	ldr	r4, [pc, #220]	@ (8004a98 <D64_GENERIC+0x1fc>)
 80049ba:	fb27 1104 	smlad	r1, r7, r4, r1
 80049be:	4c37      	ldr	r4, [pc, #220]	@ (8004a9c <D64_GENERIC+0x200>)
 80049c0:	fb20 1104 	smlad	r1, r0, r4, r1
 80049c4:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 80049c8:	fb2a 1106 	smlad	r1, sl, r6, r1
 80049cc:	4d34      	ldr	r5, [pc, #208]	@ (8004aa0 <D64_GENERIC+0x204>)
 80049ce:	9c01      	ldr	r4, [sp, #4]
 80049d0:	fb28 4405 	smlad	r4, r8, r5, r4
 80049d4:	fb2a 4415 	smladx	r4, sl, r5, r4
 80049d8:	4d32      	ldr	r5, [pc, #200]	@ (8004aa4 <D64_GENERIC+0x208>)
 80049da:	fb27 4405 	smlad	r4, r7, r5, r4
 80049de:	fb20 4415 	smladx	r4, r0, r5, r4
 80049e2:	2501      	movs	r5, #1
 80049e4:	9400      	str	r4, [sp, #0]
 80049e6:	fb28 f805 	smuad	r8, r8, r5
 80049ea:	4c2f      	ldr	r4, [pc, #188]	@ (8004aa8 <D64_GENERIC+0x20c>)
 80049ec:	fb27 8704 	smlad	r7, r7, r4, r8
 80049f0:	4c2e      	ldr	r4, [pc, #184]	@ (8004aac <D64_GENERIC+0x210>)
 80049f2:	fb20 7004 	smlad	r0, r0, r4, r7
 80049f6:	4c2e      	ldr	r4, [pc, #184]	@ (8004ab0 <D64_GENERIC+0x214>)
 80049f8:	fb2a 0004 	smlad	r0, sl, r4, r0
 80049fc:	f5a1 3600 	sub.w	r6, r1, #131072	@ 0x20000
 8004a00:	9906      	ldr	r1, [sp, #24]
 8004a02:	9001      	str	r0, [sp, #4]
 8004a04:	b181      	cbz	r1, 8004a28 <D64_GENERIC+0x18c>
 8004a06:	9802      	ldr	r0, [sp, #8]
 8004a08:	9c03      	ldr	r4, [sp, #12]
 8004a0a:	4430      	add	r0, r6
 8004a0c:	1b00      	subs	r0, r0, r4
 8004a0e:	fba0 7801 	umull	r7, r8, r0, r1
 8004a12:	17c5      	asrs	r5, r0, #31
 8004a14:	fb01 8805 	mla	r8, r1, r5, r8
 8004a18:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 8004a1c:	f148 0100 	adc.w	r1, r8, #0
 8004a20:	0049      	lsls	r1, r1, #1
 8004a22:	e9cd 1602 	strd	r1, r6, [sp, #8]
 8004a26:	460e      	mov	r6, r1
 8004a28:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 8004a2a:	9904      	ldr	r1, [sp, #16]
 8004a2c:	9805      	ldr	r0, [sp, #20]
 8004a2e:	02b6      	lsls	r6, r6, #10
 8004a30:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8004a34:	f04f 0800 	mov.w	r8, #0
 8004a38:	fb0e f404 	mul.w	r4, lr, r4
 8004a3c:	fbc1 7806 	smlal	r7, r8, r1, r6
 8004a40:	4641      	mov	r1, r8
 8004a42:	1089      	asrs	r1, r1, #2
 8004a44:	f301 010f 	ssat	r1, #16, r1
 8004a48:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8004a4c:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 8004a4e:	f10e 0e01 	add.w	lr, lr, #1
 8004a52:	4571      	cmp	r1, lr
 8004a54:	dd0e      	ble.n	8004a74 <D64_GENERIC+0x1d8>
 8004a56:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8004a58:	2d01      	cmp	r5, #1
 8004a5a:	f47f af3c 	bne.w	80048d6 <D64_GENERIC+0x3a>
 8004a5e:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8004a60:	06ac      	lsls	r4, r5, #26
 8004a62:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004a66:	f109 0908 	add.w	r9, r9, #8
 8004a6a:	f57f af5c 	bpl.w	8004926 <D64_GENERIC+0x8a>
 8004a6e:	ba40      	rev16	r0, r0
 8004a70:	ba49      	rev16	r1, r1
 8004a72:	e758      	b.n	8004926 <D64_GENERIC+0x8a>
 8004a74:	61d3      	str	r3, [r2, #28]
 8004a76:	9b02      	ldr	r3, [sp, #8]
 8004a78:	9901      	ldr	r1, [sp, #4]
 8004a7a:	6113      	str	r3, [r2, #16]
 8004a7c:	9b03      	ldr	r3, [sp, #12]
 8004a7e:	6091      	str	r1, [r2, #8]
 8004a80:	6153      	str	r3, [r2, #20]
 8004a82:	9900      	ldr	r1, [sp, #0]
 8004a84:	9b07      	ldr	r3, [sp, #28]
 8004a86:	60d1      	str	r1, [r2, #12]
 8004a88:	2000      	movs	r0, #0
 8004a8a:	6193      	str	r3, [r2, #24]
 8004a8c:	b009      	add	sp, #36	@ 0x24
 8004a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a92:	bf00      	nop
 8004a94:	001c0015 	.word	0x001c0015
 8004a98:	000f000a 	.word	0x000f000a
 8004a9c:	00060003 	.word	0x00060003
 8004aa0:	0024002a 	.word	0x0024002a
 8004aa4:	002e0030 	.word	0x002e0030
 8004aa8:	00030006 	.word	0x00030006
 8004aac:	000a000f 	.word	0x000a000f
 8004ab0:	0015001c 	.word	0x0015001c
 8004ab4:	2000002c 	.word	0x2000002c

08004ab8 <D80_GENERIC>:
 8004ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004abc:	b08b      	sub	sp, #44	@ 0x2c
 8004abe:	6914      	ldr	r4, [r2, #16]
 8004ac0:	9405      	str	r4, [sp, #20]
 8004ac2:	6954      	ldr	r4, [r2, #20]
 8004ac4:	9406      	str	r4, [sp, #24]
 8004ac6:	6994      	ldr	r4, [r2, #24]
 8004ac8:	9409      	str	r4, [sp, #36]	@ 0x24
 8004aca:	6894      	ldr	r4, [r2, #8]
 8004acc:	9402      	str	r4, [sp, #8]
 8004ace:	68d4      	ldr	r4, [r2, #12]
 8004ad0:	9401      	str	r4, [sp, #4]
 8004ad2:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8004ad4:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8004ad6:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8004ada:	e9cd 4107 	strd	r4, r1, [sp, #28]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f000 810a 	beq.w	8004cf8 <D80_GENERIC+0x240>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	f8df 9260 	ldr.w	r9, [pc, #608]	@ 8004d48 <D80_GENERIC+0x290>
 8004aea:	e9cd b303 	strd	fp, r3, [sp, #12]
 8004aee:	e0ee      	b.n	8004cce <D80_GENERIC+0x216>
 8004af0:	fa5f fe8e 	uxtb.w	lr, lr
 8004af4:	fa0f f48e 	sxth.w	r4, lr
 8004af8:	0066      	lsls	r6, r4, #1
 8004afa:	eb06 0804 	add.w	r8, r6, r4
 8004afe:	f1ce 0500 	rsb	r5, lr, #0
 8004b02:	eb00 0108 	add.w	r1, r0, r8
 8004b06:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004b0a:	194b      	adds	r3, r1, r5
 8004b0c:	5d49      	ldrb	r1, [r1, r5]
 8004b0e:	f810 a008 	ldrb.w	sl, [r0, r8]
 8004b12:	f813 b004 	ldrb.w	fp, [r3, r4]
 8004b16:	f810 e00e 	ldrb.w	lr, [r0, lr]
 8004b1a:	f890 8000 	ldrb.w	r8, [r0]
 8004b1e:	eb03 0c04 	add.w	ip, r3, r4
 8004b22:	eb0c 0705 	add.w	r7, ip, r5
 8004b26:	0409      	lsls	r1, r1, #16
 8004b28:	f81c 3005 	ldrb.w	r3, [ip, r5]
 8004b2c:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 8004b30:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8004b34:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8004b38:	eb0a 0004 	add.w	r0, sl, r4
 8004b3c:	041b      	lsls	r3, r3, #16
 8004b3e:	f81a a004 	ldrb.w	sl, [sl, r4]
 8004b42:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 8004b46:	5d44      	ldrb	r4, [r0, r5]
 8004b48:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8004b4c:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 8004b50:	4428      	add	r0, r5
 8004b52:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8004b56:	4441      	add	r1, r8
 8004b58:	4430      	add	r0, r6
 8004b5a:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8004b5e:	441f      	add	r7, r3
 8004b60:	b2cd      	uxtb	r5, r1
 8004b62:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8004b66:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 8004b6a:	f859 c023 	ldr.w	ip, [r9, r3, lsl #2]
 8004b6e:	9b03      	ldr	r3, [sp, #12]
 8004b70:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8004b74:	0e09      	lsrs	r1, r1, #24
 8004b76:	4433      	add	r3, r6
 8004b78:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8004b7c:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8004b80:	b2fd      	uxtb	r5, r7
 8004b82:	eb0c 2193 	add.w	r1, ip, r3, lsr #10
 8004b86:	469b      	mov	fp, r3
 8004b88:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8004b8c:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8004b90:	f859 e025 	ldr.w	lr, [r9, r5, lsl #2]
 8004b94:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 8004b98:	f3c7 4c07 	ubfx	ip, r7, #16, #8
 8004b9c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8004ba0:	0e3b      	lsrs	r3, r7, #24
 8004ba2:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8004ba6:	f859 702c 	ldr.w	r7, [r9, ip, lsl #2]
 8004baa:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8004bae:	fa5f fc84 	uxtb.w	ip, r4
 8004bb2:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 8004bb6:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8004bba:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8004bbe:	f859 c02c 	ldr.w	ip, [r9, ip, lsl #2]
 8004bc2:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8004bc6:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8004bca:	eb0c 2c93 	add.w	ip, ip, r3, lsr #10
 8004bce:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8004bd2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004bd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bda:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8004bde:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004be2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004be6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004bea:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 8004bee:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8004bf2:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8004bf6:	0aa3      	lsrs	r3, r4, #10
 8004bf8:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8004bfc:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8004c00:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8004c04:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
 8004c08:	9303      	str	r3, [sp, #12]
 8004c0a:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 8004c0e:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 8004c12:	4b41      	ldr	r3, [pc, #260]	@ (8004d18 <D80_GENERIC+0x260>)
 8004c14:	9901      	ldr	r1, [sp, #4]
 8004c16:	fb2b 1303 	smlad	r3, fp, r3, r1
 8004c1a:	4940      	ldr	r1, [pc, #256]	@ (8004d1c <D80_GENERIC+0x264>)
 8004c1c:	fb28 3301 	smlad	r3, r8, r1, r3
 8004c20:	493f      	ldr	r1, [pc, #252]	@ (8004d20 <D80_GENERIC+0x268>)
 8004c22:	fb2e 3301 	smlad	r3, lr, r1, r3
 8004c26:	493f      	ldr	r1, [pc, #252]	@ (8004d24 <D80_GENERIC+0x26c>)
 8004c28:	fb27 3301 	smlad	r3, r7, r1, r3
 8004c2c:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 8004c30:	fb2c 3404 	smlad	r4, ip, r4, r3
 8004c34:	4b3c      	ldr	r3, [pc, #240]	@ (8004d28 <D80_GENERIC+0x270>)
 8004c36:	9902      	ldr	r1, [sp, #8]
 8004c38:	fb2b 1303 	smlad	r3, fp, r3, r1
 8004c3c:	493b      	ldr	r1, [pc, #236]	@ (8004d2c <D80_GENERIC+0x274>)
 8004c3e:	fb28 3301 	smlad	r3, r8, r1, r3
 8004c42:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 8004c46:	fb2e 3101 	smlad	r1, lr, r1, r3
 8004c4a:	4b39      	ldr	r3, [pc, #228]	@ (8004d30 <D80_GENERIC+0x278>)
 8004c4c:	fb27 1103 	smlad	r1, r7, r3, r1
 8004c50:	4b38      	ldr	r3, [pc, #224]	@ (8004d34 <D80_GENERIC+0x27c>)
 8004c52:	fb2c 1303 	smlad	r3, ip, r3, r1
 8004c56:	2101      	movs	r1, #1
 8004c58:	9301      	str	r3, [sp, #4]
 8004c5a:	fb2b fb01 	smuad	fp, fp, r1
 8004c5e:	4b36      	ldr	r3, [pc, #216]	@ (8004d38 <D80_GENERIC+0x280>)
 8004c60:	fb28 b803 	smlad	r8, r8, r3, fp
 8004c64:	4d35      	ldr	r5, [pc, #212]	@ (8004d3c <D80_GENERIC+0x284>)
 8004c66:	fb2e 8e05 	smlad	lr, lr, r5, r8
 8004c6a:	4d35      	ldr	r5, [pc, #212]	@ (8004d40 <D80_GENERIC+0x288>)
 8004c6c:	fb27 e705 	smlad	r7, r7, r5, lr
 8004c70:	4b34      	ldr	r3, [pc, #208]	@ (8004d44 <D80_GENERIC+0x28c>)
 8004c72:	fb2c 7303 	smlad	r3, ip, r3, r7
 8004c76:	6a11      	ldr	r1, [r2, #32]
 8004c78:	9302      	str	r3, [sp, #8]
 8004c7a:	f5a4 337a 	sub.w	r3, r4, #256000	@ 0x3e800
 8004c7e:	b181      	cbz	r1, 8004ca2 <D80_GENERIC+0x1ea>
 8004c80:	9c05      	ldr	r4, [sp, #20]
 8004c82:	9d06      	ldr	r5, [sp, #24]
 8004c84:	441c      	add	r4, r3
 8004c86:	1b64      	subs	r4, r4, r5
 8004c88:	fba4 ab01 	umull	sl, fp, r4, r1
 8004c8c:	17e7      	asrs	r7, r4, #31
 8004c8e:	fb01 bb07 	mla	fp, r1, r7, fp
 8004c92:	f11a 4400 	adds.w	r4, sl, #2147483648	@ 0x80000000
 8004c96:	f14b 0500 	adc.w	r5, fp, #0
 8004c9a:	0069      	lsls	r1, r5, #1
 8004c9c:	e9cd 1305 	strd	r1, r3, [sp, #20]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	9e04      	ldr	r6, [sp, #16]
 8004ca4:	8d11      	ldrh	r1, [r2, #40]	@ 0x28
 8004ca6:	9f07      	ldr	r7, [sp, #28]
 8004ca8:	025b      	lsls	r3, r3, #9
 8004caa:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8004cae:	2500      	movs	r5, #0
 8004cb0:	fb06 f101 	mul.w	r1, r6, r1
 8004cb4:	fbc7 4503 	smlal	r4, r5, r7, r3
 8004cb8:	9c08      	ldr	r4, [sp, #32]
 8004cba:	10ab      	asrs	r3, r5, #2
 8004cbc:	f303 030f 	ssat	r3, #16, r3
 8004cc0:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8004cc4:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8004cc6:	1c71      	adds	r1, r6, #1
 8004cc8:	428b      	cmp	r3, r1
 8004cca:	9104      	str	r1, [sp, #16]
 8004ccc:	dd12      	ble.n	8004cf4 <D80_GENERIC+0x23c>
 8004cce:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	@ 0x2a
 8004cd2:	f1be 0f01 	cmp.w	lr, #1
 8004cd6:	f47f af0b 	bne.w	8004af0 <D80_GENERIC+0x38>
 8004cda:	6801      	ldr	r1, [r0, #0]
 8004cdc:	6847      	ldr	r7, [r0, #4]
 8004cde:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8004ce0:	6884      	ldr	r4, [r0, #8]
 8004ce2:	069b      	lsls	r3, r3, #26
 8004ce4:	f100 000a 	add.w	r0, r0, #10
 8004ce8:	f57f af3a 	bpl.w	8004b60 <D80_GENERIC+0xa8>
 8004cec:	ba49      	rev16	r1, r1
 8004cee:	ba7f      	rev16	r7, r7
 8004cf0:	ba64      	rev16	r4, r4
 8004cf2:	e735      	b.n	8004b60 <D80_GENERIC+0xa8>
 8004cf4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004cf8:	9b02      	ldr	r3, [sp, #8]
 8004cfa:	6093      	str	r3, [r2, #8]
 8004cfc:	9b01      	ldr	r3, [sp, #4]
 8004cfe:	60d3      	str	r3, [r2, #12]
 8004d00:	9b05      	ldr	r3, [sp, #20]
 8004d02:	6113      	str	r3, [r2, #16]
 8004d04:	9b06      	ldr	r3, [sp, #24]
 8004d06:	6153      	str	r3, [r2, #20]
 8004d08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d0a:	f8c2 b01c 	str.w	fp, [r2, #28]
 8004d0e:	2000      	movs	r0, #0
 8004d10:	6193      	str	r3, [r2, #24]
 8004d12:	b00b      	add	sp, #44	@ 0x2c
 8004d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d18:	002d0024 	.word	0x002d0024
 8004d1c:	001c0015 	.word	0x001c0015
 8004d20:	000f000a 	.word	0x000f000a
 8004d24:	00060003 	.word	0x00060003
 8004d28:	0037003f 	.word	0x0037003f
 8004d2c:	00450049 	.word	0x00450049
 8004d30:	00490045 	.word	0x00490045
 8004d34:	003f0037 	.word	0x003f0037
 8004d38:	00030006 	.word	0x00030006
 8004d3c:	000a000f 	.word	0x000a000f
 8004d40:	0015001c 	.word	0x0015001c
 8004d44:	0024002d 	.word	0x0024002d
 8004d48:	2000002c 	.word	0x2000002c

08004d4c <D128_GENERIC>:
 8004d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d50:	b091      	sub	sp, #68	@ 0x44
 8004d52:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8004d54:	9004      	str	r0, [sp, #16]
 8004d56:	6910      	ldr	r0, [r2, #16]
 8004d58:	900a      	str	r0, [sp, #40]	@ 0x28
 8004d5a:	6950      	ldr	r0, [r2, #20]
 8004d5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8004d5e:	6990      	ldr	r0, [r2, #24]
 8004d60:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004d62:	69d0      	ldr	r0, [r2, #28]
 8004d64:	9002      	str	r0, [sp, #8]
 8004d66:	6890      	ldr	r0, [r2, #8]
 8004d68:	9003      	str	r0, [sp, #12]
 8004d6a:	68d0      	ldr	r0, [r2, #12]
 8004d6c:	9001      	str	r0, [sp, #4]
 8004d6e:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 8004d70:	9200      	str	r2, [sp, #0]
 8004d72:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 8196 	beq.w	80050a8 <D128_GENERIC+0x35c>
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	6a12      	ldr	r2, [r2, #32]
 8004d80:	920e      	str	r2, [sp, #56]	@ 0x38
 8004d82:	f8df 93a0 	ldr.w	r9, [pc, #928]	@ 8005124 <D128_GENERIC+0x3d8>
 8004d86:	9305      	str	r3, [sp, #20]
 8004d88:	e177      	b.n	800507a <D128_GENERIC+0x32e>
 8004d8a:	b2d2      	uxtb	r2, r2
 8004d8c:	9d04      	ldr	r5, [sp, #16]
 8004d8e:	b214      	sxth	r4, r2
 8004d90:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8004d94:	4250      	negs	r0, r2
 8004d96:	eb05 010a 	add.w	r1, r5, sl
 8004d9a:	00a6      	lsls	r6, r4, #2
 8004d9c:	eb01 0800 	add.w	r8, r1, r0
 8004da0:	eb06 0e04 	add.w	lr, r6, r4
 8004da4:	eb08 070e 	add.w	r7, r8, lr
 8004da8:	183b      	adds	r3, r7, r0
 8004daa:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8004dae:	eb03 0c40 	add.w	ip, r3, r0, lsl #1
 8004db2:	9608      	str	r6, [sp, #32]
 8004db4:	eb0c 0604 	add.w	r6, ip, r4
 8004db8:	9304      	str	r3, [sp, #16]
 8004dba:	1833      	adds	r3, r6, r0
 8004dbc:	f815 b00a 	ldrb.w	fp, [r5, sl]
 8004dc0:	9306      	str	r3, [sp, #24]
 8004dc2:	f818 a00e 	ldrb.w	sl, [r8, lr]
 8004dc6:	9b04      	ldr	r3, [sp, #16]
 8004dc8:	f815 e002 	ldrb.w	lr, [r5, r2]
 8004dcc:	782d      	ldrb	r5, [r5, #0]
 8004dce:	5c3a      	ldrb	r2, [r7, r0]
 8004dd0:	9507      	str	r5, [sp, #28]
 8004dd2:	9d06      	ldr	r5, [sp, #24]
 8004dd4:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8004dd8:	f81c 8004 	ldrb.w	r8, [ip, r4]
 8004ddc:	9304      	str	r3, [sp, #16]
 8004dde:	f817 c010 	ldrb.w	ip, [r7, r0, lsl #1]
 8004de2:	5c33      	ldrb	r3, [r6, r0]
 8004de4:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8004de8:	5c09      	ldrb	r1, [r1, r0]
 8004dea:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8004dee:	0412      	lsls	r2, r2, #16
 8004df0:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8004df4:	eb06 0a04 	add.w	sl, r6, r4
 8004df8:	5d36      	ldrb	r6, [r6, r4]
 8004dfa:	f815 4010 	ldrb.w	r4, [r5, r0, lsl #1]
 8004dfe:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8004e02:	042d      	lsls	r5, r5, #16
 8004e04:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8004e08:	0409      	lsls	r1, r1, #16
 8004e0a:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8004e0e:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8004e12:	041b      	lsls	r3, r3, #16
 8004e14:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 8004e18:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8004e1c:	eb0a 0e00 	add.w	lr, sl, r0
 8004e20:	9d07      	ldr	r5, [sp, #28]
 8004e22:	f81e b010 	ldrb.w	fp, [lr, r0, lsl #1]
 8004e26:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8004e2a:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8004e2e:	9f08      	ldr	r7, [sp, #32]
 8004e30:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
 8004e34:	4429      	add	r1, r5
 8004e36:	9d04      	ldr	r5, [sp, #16]
 8004e38:	4438      	add	r0, r7
 8004e3a:	eb02 220c 	add.w	r2, r2, ip, lsl #8
 8004e3e:	9004      	str	r0, [sp, #16]
 8004e40:	442a      	add	r2, r5
 8004e42:	eb06 0a0b 	add.w	sl, r6, fp
 8004e46:	1918      	adds	r0, r3, r4
 8004e48:	b2cb      	uxtb	r3, r1
 8004e4a:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8004e4e:	9e02      	ldr	r6, [sp, #8]
 8004e50:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8004e54:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8004e58:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8004e5c:	441e      	add	r6, r3
 8004e5e:	0e09      	lsrs	r1, r1, #24
 8004e60:	4633      	mov	r3, r6
 8004e62:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8004e66:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8004e6a:	b2d4      	uxtb	r4, r2
 8004e6c:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8004e70:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8004e74:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 8004e78:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8004e7c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8004e80:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8004e84:	0e12      	lsrs	r2, r2, #24
 8004e86:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8004e8a:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8004e8e:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8004e92:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8004e96:	9702      	str	r7, [sp, #8]
 8004e98:	b2c2      	uxtb	r2, r0
 8004e9a:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8004e9e:	eb06 2e91 	add.w	lr, r6, r1, lsr #10
 8004ea2:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8004ea6:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8004eaa:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8004eae:	eb06 2c94 	add.w	ip, r6, r4, lsr #10
 8004eb2:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8004eb6:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8004eba:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 8004ebe:	0e00      	lsrs	r0, r0, #24
 8004ec0:	fa5f f68a 	uxtb.w	r6, sl
 8004ec4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ec8:	9308      	str	r3, [sp, #32]
 8004eca:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8004ece:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8004ed2:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 8004ed6:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8004eda:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004ede:	9509      	str	r5, [sp, #36]	@ 0x24
 8004ee0:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8004ee4:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8004ee8:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8004eec:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8004ef0:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8004ef4:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8004ef8:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8004efc:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8004f00:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8004f04:	9306      	str	r3, [sp, #24]
 8004f06:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8004f0a:	9b02      	ldr	r3, [sp, #8]
 8004f0c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8004f10:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004f14:	f8cd a01c 	str.w	sl, [sp, #28]
 8004f18:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8004f1c:	9b06      	ldr	r3, [sp, #24]
 8004f1e:	9506      	str	r5, [sp, #24]
 8004f20:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004f22:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8004f26:	f8cd e008 	str.w	lr, [sp, #8]
 8004f2a:	46ae      	mov	lr, r5
 8004f2c:	9d08      	ldr	r5, [sp, #32]
 8004f2e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004f32:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 8004f36:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004f3a:	9d02      	ldr	r5, [sp, #8]
 8004f3c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8004f40:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004f44:	9f07      	ldr	r7, [sp, #28]
 8004f46:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8004f4a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004f4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8004f52:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004f56:	9d06      	ldr	r5, [sp, #24]
 8004f58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f5c:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8004f60:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8004f64:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8004f68:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8004f6c:	f3c7 0c09 	ubfx	ip, r7, #0, #10
 8004f70:	0abe      	lsrs	r6, r7, #10
 8004f72:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004f76:	9602      	str	r6, [sp, #8]
 8004f78:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8004f7c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8004f80:	ea4c 4505 	orr.w	r5, ip, r5, lsl #16
 8004f84:	4e52      	ldr	r6, [pc, #328]	@ (80050d0 <D128_GENERIC+0x384>)
 8004f86:	9f01      	ldr	r7, [sp, #4]
 8004f88:	fb2e 7606 	smlad	r6, lr, r6, r7
 8004f8c:	4f51      	ldr	r7, [pc, #324]	@ (80050d4 <D128_GENERIC+0x388>)
 8004f8e:	fb2a 6607 	smlad	r6, sl, r7, r6
 8004f92:	4f51      	ldr	r7, [pc, #324]	@ (80050d8 <D128_GENERIC+0x38c>)
 8004f94:	fb21 6607 	smlad	r6, r1, r7, r6
 8004f98:	4f50      	ldr	r7, [pc, #320]	@ (80050dc <D128_GENERIC+0x390>)
 8004f9a:	fb24 6607 	smlad	r6, r4, r7, r6
 8004f9e:	4f50      	ldr	r7, [pc, #320]	@ (80050e0 <D128_GENERIC+0x394>)
 8004fa0:	fb22 6607 	smlad	r6, r2, r7, r6
 8004fa4:	4f4f      	ldr	r7, [pc, #316]	@ (80050e4 <D128_GENERIC+0x398>)
 8004fa6:	fb20 6607 	smlad	r6, r0, r7, r6
 8004faa:	4f4f      	ldr	r7, [pc, #316]	@ (80050e8 <D128_GENERIC+0x39c>)
 8004fac:	fb23 6607 	smlad	r6, r3, r7, r6
 8004fb0:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
 8004fb4:	fb25 6807 	smlad	r8, r5, r7, r6
 8004fb8:	4f4c      	ldr	r7, [pc, #304]	@ (80050ec <D128_GENERIC+0x3a0>)
 8004fba:	9e03      	ldr	r6, [sp, #12]
 8004fbc:	fb2e 6c07 	smlad	ip, lr, r7, r6
 8004fc0:	4e4b      	ldr	r6, [pc, #300]	@ (80050f0 <D128_GENERIC+0x3a4>)
 8004fc2:	fb2a cc06 	smlad	ip, sl, r6, ip
 8004fc6:	4f4b      	ldr	r7, [pc, #300]	@ (80050f4 <D128_GENERIC+0x3a8>)
 8004fc8:	fb21 cc07 	smlad	ip, r1, r7, ip
 8004fcc:	4f4a      	ldr	r7, [pc, #296]	@ (80050f8 <D128_GENERIC+0x3ac>)
 8004fce:	fb24 cc07 	smlad	ip, r4, r7, ip
 8004fd2:	4f4a      	ldr	r7, [pc, #296]	@ (80050fc <D128_GENERIC+0x3b0>)
 8004fd4:	fb22 cc07 	smlad	ip, r2, r7, ip
 8004fd8:	4f49      	ldr	r7, [pc, #292]	@ (8005100 <D128_GENERIC+0x3b4>)
 8004fda:	fb20 cc07 	smlad	ip, r0, r7, ip
 8004fde:	4f49      	ldr	r7, [pc, #292]	@ (8005104 <D128_GENERIC+0x3b8>)
 8004fe0:	fb23 c707 	smlad	r7, r3, r7, ip
 8004fe4:	f8df c140 	ldr.w	ip, [pc, #320]	@ 8005128 <D128_GENERIC+0x3dc>
 8004fe8:	fb25 760c 	smlad	r6, r5, ip, r7
 8004fec:	f04f 0b01 	mov.w	fp, #1
 8004ff0:	9601      	str	r6, [sp, #4]
 8004ff2:	fb2e fb0b 	smuad	fp, lr, fp
 8004ff6:	4f44      	ldr	r7, [pc, #272]	@ (8005108 <D128_GENERIC+0x3bc>)
 8004ff8:	fb2a ba07 	smlad	sl, sl, r7, fp
 8004ffc:	4f43      	ldr	r7, [pc, #268]	@ (800510c <D128_GENERIC+0x3c0>)
 8004ffe:	fb21 aa07 	smlad	sl, r1, r7, sl
 8005002:	4f43      	ldr	r7, [pc, #268]	@ (8005110 <D128_GENERIC+0x3c4>)
 8005004:	fb24 aa07 	smlad	sl, r4, r7, sl
 8005008:	4f42      	ldr	r7, [pc, #264]	@ (8005114 <D128_GENERIC+0x3c8>)
 800500a:	fb22 a707 	smlad	r7, r2, r7, sl
 800500e:	4a42      	ldr	r2, [pc, #264]	@ (8005118 <D128_GENERIC+0x3cc>)
 8005010:	fb20 7702 	smlad	r7, r0, r2, r7
 8005014:	4a41      	ldr	r2, [pc, #260]	@ (800511c <D128_GENERIC+0x3d0>)
 8005016:	fb23 7702 	smlad	r7, r3, r2, r7
 800501a:	4b41      	ldr	r3, [pc, #260]	@ (8005120 <D128_GENERIC+0x3d4>)
 800501c:	fb25 7303 	smlad	r3, r5, r3, r7
 8005020:	9303      	str	r3, [sp, #12]
 8005022:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005024:	f5a8 1680 	sub.w	r6, r8, #1048576	@ 0x100000
 8005028:	b183      	cbz	r3, 800504c <D128_GENERIC+0x300>
 800502a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800502c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800502e:	4432      	add	r2, r6
 8005030:	1a52      	subs	r2, r2, r1
 8005032:	fba2 4503 	umull	r4, r5, r2, r3
 8005036:	17d1      	asrs	r1, r2, #31
 8005038:	fb03 5501 	mla	r5, r3, r1, r5
 800503c:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 8005040:	f145 0300 	adc.w	r3, r5, #0
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	e9cd 360a 	strd	r3, r6, [sp, #40]	@ 0x28
 800504a:	461e      	mov	r6, r3
 800504c:	9800      	ldr	r0, [sp, #0]
 800504e:	9c05      	ldr	r4, [sp, #20]
 8005050:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 8005052:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8005054:	01f6      	lsls	r6, r6, #7
 8005056:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800505a:	2300      	movs	r3, #0
 800505c:	fbc5 2306 	smlal	r2, r3, r5, r6
 8005060:	fb04 f101 	mul.w	r1, r4, r1
 8005064:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005066:	109b      	asrs	r3, r3, #2
 8005068:	f303 030f 	ssat	r3, #16, r3
 800506c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8005070:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8005072:	1c62      	adds	r2, r4, #1
 8005074:	4293      	cmp	r3, r2
 8005076:	9205      	str	r2, [sp, #20]
 8005078:	dd16      	ble.n	80050a8 <D128_GENERIC+0x35c>
 800507a:	9b00      	ldr	r3, [sp, #0]
 800507c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800507e:	2a01      	cmp	r2, #1
 8005080:	f47f ae83 	bne.w	8004d8a <D128_GENERIC+0x3e>
 8005084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005086:	9c04      	ldr	r4, [sp, #16]
 8005088:	069b      	lsls	r3, r3, #26
 800508a:	e9d4 1200 	ldrd	r1, r2, [r4]
 800508e:	68a0      	ldr	r0, [r4, #8]
 8005090:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8005094:	f104 0410 	add.w	r4, r4, #16
 8005098:	d517      	bpl.n	80050ca <D128_GENERIC+0x37e>
 800509a:	ba49      	rev16	r1, r1
 800509c:	ba52      	rev16	r2, r2
 800509e:	ba40      	rev16	r0, r0
 80050a0:	fa9a fa9a 	rev16.w	sl, sl
 80050a4:	9404      	str	r4, [sp, #16]
 80050a6:	e6cf      	b.n	8004e48 <D128_GENERIC+0xfc>
 80050a8:	9b00      	ldr	r3, [sp, #0]
 80050aa:	9903      	ldr	r1, [sp, #12]
 80050ac:	6099      	str	r1, [r3, #8]
 80050ae:	9901      	ldr	r1, [sp, #4]
 80050b0:	60d9      	str	r1, [r3, #12]
 80050b2:	9902      	ldr	r1, [sp, #8]
 80050b4:	61d9      	str	r1, [r3, #28]
 80050b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80050b8:	6119      	str	r1, [r3, #16]
 80050ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80050bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80050be:	6159      	str	r1, [r3, #20]
 80050c0:	2000      	movs	r0, #0
 80050c2:	619a      	str	r2, [r3, #24]
 80050c4:	b011      	add	sp, #68	@ 0x44
 80050c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ca:	9404      	str	r4, [sp, #16]
 80050cc:	e6bc      	b.n	8004e48 <D128_GENERIC+0xfc>
 80050ce:	bf00      	nop
 80050d0:	00780069 	.word	0x00780069
 80050d4:	005b004e 	.word	0x005b004e
 80050d8:	00420037 	.word	0x00420037
 80050dc:	002d0024 	.word	0x002d0024
 80050e0:	001c0015 	.word	0x001c0015
 80050e4:	000f000a 	.word	0x000f000a
 80050e8:	00060003 	.word	0x00060003
 80050ec:	00880096 	.word	0x00880096
 80050f0:	00a200ac 	.word	0x00a200ac
 80050f4:	00b400ba 	.word	0x00b400ba
 80050f8:	00be00c0 	.word	0x00be00c0
 80050fc:	00c000be 	.word	0x00c000be
 8005100:	00ba00b4 	.word	0x00ba00b4
 8005104:	00ac00a2 	.word	0x00ac00a2
 8005108:	00030006 	.word	0x00030006
 800510c:	000a000f 	.word	0x000a000f
 8005110:	0015001c 	.word	0x0015001c
 8005114:	0024002d 	.word	0x0024002d
 8005118:	00370042 	.word	0x00370042
 800511c:	004e005b 	.word	0x004e005b
 8005120:	00690078 	.word	0x00690078
 8005124:	2000002c 	.word	0x2000002c
 8005128:	00960088 	.word	0x00960088

0800512c <D16_1CH_HTONS_VOL_HP>:
 800512c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005130:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 8005134:	b085      	sub	sp, #20
 8005136:	4681      	mov	r9, r0
 8005138:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 800513a:	6993      	ldr	r3, [r2, #24]
 800513c:	9303      	str	r3, [sp, #12]
 800513e:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 8005142:	69d3      	ldr	r3, [r2, #28]
 8005144:	9402      	str	r4, [sp, #8]
 8005146:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 800514a:	f8d2 c020 	ldr.w	ip, [r2, #32]
 800514e:	2800      	cmp	r0, #0
 8005150:	d057      	beq.n	8005202 <D16_1CH_HTONS_VOL_HP+0xd6>
 8005152:	eb09 0b40 	add.w	fp, r9, r0, lsl #1
 8005156:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8005210 <D16_1CH_HTONS_VOL_HP+0xe4>
 800515a:	f1a1 0802 	sub.w	r8, r1, #2
 800515e:	4639      	mov	r1, r7
 8005160:	465f      	mov	r7, fp
 8005162:	46d3      	mov	fp, sl
 8005164:	46ca      	mov	sl, r9
 8005166:	4699      	mov	r9, r3
 8005168:	4633      	mov	r3, r6
 800516a:	4616      	mov	r6, r2
 800516c:	f85a 2b02 	ldr.w	r2, [sl], #2
 8005170:	ba52      	rev16	r2, r2
 8005172:	b2d4      	uxtb	r4, r2
 8005174:	f3c2 2007 	ubfx	r0, r2, #8, #8
 8005178:	f85e 2024 	ldr.w	r2, [lr, r4, lsl #2]
 800517c:	f85e 0020 	ldr.w	r0, [lr, r0, lsl #2]
 8005180:	4491      	add	r9, r2
 8005182:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 8005186:	f3c0 0209 	ubfx	r2, r0, #0, #10
 800518a:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800518e:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8005192:	ea4f 2990 	mov.w	r9, r0, lsr #10
 8005196:	481c      	ldr	r0, [pc, #112]	@ (8005208 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8005198:	fb22 5400 	smlad	r4, r2, r0, r5
 800519c:	481b      	ldr	r0, [pc, #108]	@ (800520c <D16_1CH_HTONS_VOL_HP+0xe0>)
 800519e:	fb22 f500 	smuad	r5, r2, r0
 80051a2:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 80051a6:	18e2      	adds	r2, r4, r3
 80051a8:	1a52      	subs	r2, r2, r1
 80051aa:	17d1      	asrs	r1, r2, #31
 80051ac:	fba2 230c 	umull	r2, r3, r2, ip
 80051b0:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 80051b4:	fb0c 3301 	mla	r3, ip, r1, r3
 80051b8:	f143 0100 	adc.w	r1, r3, #0
 80051bc:	e9cd 0100 	strd	r0, r1, [sp]
 80051c0:	044a      	lsls	r2, r1, #17
 80051c2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80051c6:	2100      	movs	r1, #0
 80051c8:	9b01      	ldr	r3, [sp, #4]
 80051ca:	fbcb 0102 	smlal	r0, r1, fp, r2
 80051ce:	45ba      	cmp	sl, r7
 80051d0:	ea4f 02a1 	mov.w	r2, r1, asr #2
 80051d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80051d8:	f302 020f 	ssat	r2, #16, r2
 80051dc:	4621      	mov	r1, r4
 80051de:	f828 2f02 	strh.w	r2, [r8, #2]!
 80051e2:	d1c3      	bne.n	800516c <D16_1CH_HTONS_VOL_HP+0x40>
 80051e4:	4632      	mov	r2, r6
 80051e6:	461e      	mov	r6, r3
 80051e8:	464b      	mov	r3, r9
 80051ea:	9902      	ldr	r1, [sp, #8]
 80051ec:	61d3      	str	r3, [r2, #28]
 80051ee:	9b03      	ldr	r3, [sp, #12]
 80051f0:	6095      	str	r5, [r2, #8]
 80051f2:	2000      	movs	r0, #0
 80051f4:	60d1      	str	r1, [r2, #12]
 80051f6:	e9c2 6404 	strd	r6, r4, [r2, #16]
 80051fa:	6193      	str	r3, [r2, #24]
 80051fc:	b005      	add	sp, #20
 80051fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005202:	463c      	mov	r4, r7
 8005204:	e7f1      	b.n	80051ea <D16_1CH_HTONS_VOL_HP+0xbe>
 8005206:	bf00      	nop
 8005208:	00030001 	.word	0x00030001
 800520c:	00010003 	.word	0x00010003
 8005210:	2000002c 	.word	0x2000002c

08005214 <D24_1CH_HTONS_VOL_HP>:
 8005214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005218:	4696      	mov	lr, r2
 800521a:	b089      	sub	sp, #36	@ 0x24
 800521c:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 8005220:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8005222:	f8de 3018 	ldr.w	r3, [lr, #24]
 8005226:	9703      	str	r7, [sp, #12]
 8005228:	f8de 7020 	ldr.w	r7, [lr, #32]
 800522c:	9306      	str	r3, [sp, #24]
 800522e:	9205      	str	r2, [sp, #20]
 8005230:	e9de 5404 	ldrd	r5, r4, [lr, #16]
 8005234:	f8de 601c 	ldr.w	r6, [lr, #28]
 8005238:	9704      	str	r7, [sp, #16]
 800523a:	e9de 3a02 	ldrd	r3, sl, [lr, #8]
 800523e:	2a00      	cmp	r2, #0
 8005240:	f000 8081 	beq.w	8005346 <D24_1CH_HTONS_VOL_HP+0x132>
 8005244:	f1a1 0b02 	sub.w	fp, r1, #2
 8005248:	2700      	movs	r7, #0
 800524a:	46d9      	mov	r9, fp
 800524c:	f8cd e01c 	str.w	lr, [sp, #28]
 8005250:	46d3      	mov	fp, sl
 8005252:	f8df c100 	ldr.w	ip, [pc, #256]	@ 8005354 <D24_1CH_HTONS_VOL_HP+0x140>
 8005256:	46a8      	mov	r8, r5
 8005258:	46ba      	mov	sl, r7
 800525a:	469e      	mov	lr, r3
 800525c:	e052      	b.n	8005304 <D24_1CH_HTONS_VOL_HP+0xf0>
 800525e:	7842      	ldrb	r2, [r0, #1]
 8005260:	3002      	adds	r0, #2
 8005262:	4413      	add	r3, r2
 8005264:	b2d9      	uxtb	r1, r3
 8005266:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800526a:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 800526e:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8005272:	0c1b      	lsrs	r3, r3, #16
 8005274:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8005278:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800527c:	f85c 6023 	ldr.w	r6, [ip, r3, lsl #2]
 8005280:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8005284:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8005288:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800528c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8005290:	4a2e      	ldr	r2, [pc, #184]	@ (800534c <D24_1CH_HTONS_VOL_HP+0x138>)
 8005292:	fb23 b102 	smlad	r1, r3, r2, fp
 8005296:	4a2e      	ldr	r2, [pc, #184]	@ (8005350 <D24_1CH_HTONS_VOL_HP+0x13c>)
 8005298:	fb23 eb02 	smlad	fp, r3, r2, lr
 800529c:	f3c6 0e09 	ubfx	lr, r6, #0, #10
 80052a0:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 80052a4:	eb0b 0b4e 	add.w	fp, fp, lr, lsl #1
 80052a8:	2201      	movs	r2, #1
 80052aa:	fb23 f702 	smuad	r7, r3, r2
 80052ae:	f5a1 51d8 	sub.w	r1, r1, #6912	@ 0x1b00
 80052b2:	eb01 0208 	add.w	r2, r1, r8
 80052b6:	1b12      	subs	r2, r2, r4
 80052b8:	17d4      	asrs	r4, r2, #31
 80052ba:	4613      	mov	r3, r2
 80052bc:	e9cd 3400 	strd	r3, r4, [sp]
 80052c0:	9c04      	ldr	r4, [sp, #16]
 80052c2:	9d01      	ldr	r5, [sp, #4]
 80052c4:	fba2 2304 	umull	r2, r3, r2, r4
 80052c8:	fb04 3305 	mla	r3, r4, r5, r3
 80052cc:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 80052d0:	f143 0500 	adc.w	r5, r3, #0
 80052d4:	9b03      	ldr	r3, [sp, #12]
 80052d6:	e9cd 4500 	strd	r4, r5, [sp]
 80052da:	03ea      	lsls	r2, r5, #15
 80052dc:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 80052e0:	2500      	movs	r5, #0
 80052e2:	fbc3 4502 	smlal	r4, r5, r3, r2
 80052e6:	9b01      	ldr	r3, [sp, #4]
 80052e8:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80052ec:	10ab      	asrs	r3, r5, #2
 80052ee:	f303 030f 	ssat	r3, #16, r3
 80052f2:	f829 3f02 	strh.w	r3, [r9, #2]!
 80052f6:	9b05      	ldr	r3, [sp, #20]
 80052f8:	f10a 0a01 	add.w	sl, sl, #1
 80052fc:	459a      	cmp	sl, r3
 80052fe:	44be      	add	lr, r7
 8005300:	460c      	mov	r4, r1
 8005302:	d00e      	beq.n	8005322 <D24_1CH_HTONS_VOL_HP+0x10e>
 8005304:	7801      	ldrb	r1, [r0, #0]
 8005306:	78c2      	ldrb	r2, [r0, #3]
 8005308:	020b      	lsls	r3, r1, #8
 800530a:	f01a 0f01 	tst.w	sl, #1
 800530e:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8005312:	d0a4      	beq.n	800525e <D24_1CH_HTONS_VOL_HP+0x4a>
 8005314:	7885      	ldrb	r5, [r0, #2]
 8005316:	0212      	lsls	r2, r2, #8
 8005318:	eb02 4305 	add.w	r3, r2, r5, lsl #16
 800531c:	440b      	add	r3, r1
 800531e:	3004      	adds	r0, #4
 8005320:	e7a0      	b.n	8005264 <D24_1CH_HTONS_VOL_HP+0x50>
 8005322:	4673      	mov	r3, lr
 8005324:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8005328:	46da      	mov	sl, fp
 800532a:	4645      	mov	r5, r8
 800532c:	e9ce 3a02 	strd	r3, sl, [lr, #8]
 8005330:	9b06      	ldr	r3, [sp, #24]
 8005332:	f8ce 601c 	str.w	r6, [lr, #28]
 8005336:	2000      	movs	r0, #0
 8005338:	e9ce 5104 	strd	r5, r1, [lr, #16]
 800533c:	f8ce 3018 	str.w	r3, [lr, #24]
 8005340:	b009      	add	sp, #36	@ 0x24
 8005342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005346:	4621      	mov	r1, r4
 8005348:	e7f0      	b.n	800532c <D24_1CH_HTONS_VOL_HP+0x118>
 800534a:	bf00      	nop
 800534c:	00030001 	.word	0x00030001
 8005350:	00060007 	.word	0x00060007
 8005354:	2000002c 	.word	0x2000002c

08005358 <D32_1CH_HTONS_VOL_HP>:
 8005358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535c:	4682      	mov	sl, r0
 800535e:	b087      	sub	sp, #28
 8005360:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 8005362:	6993      	ldr	r3, [r2, #24]
 8005364:	9304      	str	r3, [sp, #16]
 8005366:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 800536a:	69d5      	ldr	r5, [r2, #28]
 800536c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800536e:	f8d2 9020 	ldr.w	r9, [r2, #32]
 8005372:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 8005376:	2800      	cmp	r0, #0
 8005378:	d070      	beq.n	800545c <D32_1CH_HTONS_VOL_HP+0x104>
 800537a:	468e      	mov	lr, r1
 800537c:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 8005470 <D32_1CH_HTONS_VOL_HP+0x118>
 8005380:	9205      	str	r2, [sp, #20]
 8005382:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8005386:	46d3      	mov	fp, sl
 8005388:	4638      	mov	r0, r7
 800538a:	46ca      	mov	sl, r9
 800538c:	9103      	str	r1, [sp, #12]
 800538e:	4627      	mov	r7, r4
 8005390:	4699      	mov	r9, r3
 8005392:	f85b 1b04 	ldr.w	r1, [fp], #4
 8005396:	ba49      	rev16	r1, r1
 8005398:	b2ca      	uxtb	r2, r1
 800539a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800539e:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 80053a2:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 80053a6:	f3c1 4407 	ubfx	r4, r1, #16, #8
 80053aa:	0e09      	lsrs	r1, r1, #24
 80053ac:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 80053b0:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 80053b4:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 80053b8:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 80053bc:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 80053c0:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 80053c4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80053c8:	f3c5 0109 	ubfx	r1, r5, #0, #10
 80053cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053d0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80053d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053d8:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80053dc:	4a20      	ldr	r2, [pc, #128]	@ (8005460 <D32_1CH_HTONS_VOL_HP+0x108>)
 80053de:	fb23 8802 	smlad	r8, r3, r2, r8
 80053e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80053e6:	fb24 8102 	smlad	r1, r4, r2, r8
 80053ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005464 <D32_1CH_HTONS_VOL_HP+0x10c>)
 80053ec:	fb23 9802 	smlad	r8, r3, r2, r9
 80053f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005468 <D32_1CH_HTONS_VOL_HP+0x110>)
 80053f2:	fb24 8802 	smlad	r8, r4, r2, r8
 80053f6:	2201      	movs	r2, #1
 80053f8:	fb23 f302 	smuad	r3, r3, r2
 80053fc:	4a1b      	ldr	r2, [pc, #108]	@ (800546c <D32_1CH_HTONS_VOL_HP+0x114>)
 80053fe:	fb24 3902 	smlad	r9, r4, r2, r3
 8005402:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 8005406:	19a2      	adds	r2, r4, r6
 8005408:	1a12      	subs	r2, r2, r0
 800540a:	17d1      	asrs	r1, r2, #31
 800540c:	fba2 230a 	umull	r2, r3, r2, sl
 8005410:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 8005414:	fb0a 3301 	mla	r3, sl, r1, r3
 8005418:	f143 0100 	adc.w	r1, r3, #0
 800541c:	e9cd 0100 	strd	r0, r1, [sp]
 8005420:	038a      	lsls	r2, r1, #14
 8005422:	9b01      	ldr	r3, [sp, #4]
 8005424:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8005428:	2100      	movs	r1, #0
 800542a:	fbc7 0102 	smlal	r0, r1, r7, r2
 800542e:	108a      	asrs	r2, r1, #2
 8005430:	005e      	lsls	r6, r3, #1
 8005432:	f302 020f 	ssat	r2, #16, r2
 8005436:	9b03      	ldr	r3, [sp, #12]
 8005438:	f82e 2b02 	strh.w	r2, [lr], #2
 800543c:	459e      	cmp	lr, r3
 800543e:	4620      	mov	r0, r4
 8005440:	d1a7      	bne.n	8005392 <D32_1CH_HTONS_VOL_HP+0x3a>
 8005442:	9a05      	ldr	r2, [sp, #20]
 8005444:	464b      	mov	r3, r9
 8005446:	e9c2 3802 	strd	r3, r8, [r2, #8]
 800544a:	9b04      	ldr	r3, [sp, #16]
 800544c:	61d5      	str	r5, [r2, #28]
 800544e:	2000      	movs	r0, #0
 8005450:	e9c2 6404 	strd	r6, r4, [r2, #16]
 8005454:	6193      	str	r3, [r2, #24]
 8005456:	b007      	add	sp, #28
 8005458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800545c:	463c      	mov	r4, r7
 800545e:	e7f2      	b.n	8005446 <D32_1CH_HTONS_VOL_HP+0xee>
 8005460:	00060003 	.word	0x00060003
 8005464:	000a000c 	.word	0x000a000c
 8005468:	000c000a 	.word	0x000c000a
 800546c:	00030006 	.word	0x00030006
 8005470:	2000002c 	.word	0x2000002c

08005474 <D48_1CH_HTONS_VOL_HP>:
 8005474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005478:	b087      	sub	sp, #28
 800547a:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 800547c:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800547e:	6993      	ldr	r3, [r2, #24]
 8005480:	9702      	str	r7, [sp, #8]
 8005482:	6a17      	ldr	r7, [r2, #32]
 8005484:	9304      	str	r3, [sp, #16]
 8005486:	e9d2 4904 	ldrd	r4, r9, [r2, #16]
 800548a:	69d6      	ldr	r6, [r2, #28]
 800548c:	9705      	str	r7, [sp, #20]
 800548e:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 8005492:	2d00      	cmp	r5, #0
 8005494:	f000 8093 	beq.w	80055be <D48_1CH_HTONS_VOL_HP+0x14a>
 8005498:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800549c:	46ba      	mov	sl, r7
 800549e:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 80054a2:	3902      	subs	r1, #2
 80054a4:	4f47      	ldr	r7, [pc, #284]	@ (80055c4 <D48_1CH_HTONS_VOL_HP+0x150>)
 80054a6:	9503      	str	r5, [sp, #12]
 80054a8:	9101      	str	r1, [sp, #4]
 80054aa:	469e      	mov	lr, r3
 80054ac:	9205      	str	r2, [sp, #20]
 80054ae:	e9d0 3500 	ldrd	r3, r5, [r0]
 80054b2:	3006      	adds	r0, #6
 80054b4:	ba5b      	rev16	r3, r3
 80054b6:	ba6d      	rev16	r5, r5
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80054be:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80054c2:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 80054c6:	f3c3 4807 	ubfx	r8, r3, #16, #8
 80054ca:	0e1b      	lsrs	r3, r3, #24
 80054cc:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 80054d0:	f857 8028 	ldr.w	r8, [r7, r8, lsl #2]
 80054d4:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80054d8:	fa5f fb85 	uxtb.w	fp, r5
 80054dc:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 80054e0:	f3c5 2607 	ubfx	r6, r5, #8, #8
 80054e4:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80054e8:	f857 502b 	ldr.w	r5, [r7, fp, lsl #2]
 80054ec:	f857 6026 	ldr.w	r6, [r7, r6, lsl #2]
 80054f0:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 80054f4:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80054f8:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 80054fc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005500:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005504:	f3c6 0b09 	ubfx	fp, r6, #0, #10
 8005508:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800550c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8005510:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005514:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 8005518:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800551c:	ea4b 4505 	orr.w	r5, fp, r5, lsl #16
 8005520:	4b29      	ldr	r3, [pc, #164]	@ (80055c8 <D48_1CH_HTONS_VOL_HP+0x154>)
 8005522:	fb22 c103 	smlad	r1, r2, r3, ip
 8005526:	4b29      	ldr	r3, [pc, #164]	@ (80055cc <D48_1CH_HTONS_VOL_HP+0x158>)
 8005528:	fb28 1103 	smlad	r1, r8, r3, r1
 800552c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005530:	fb25 1103 	smlad	r1, r5, r3, r1
 8005534:	4b26      	ldr	r3, [pc, #152]	@ (80055d0 <D48_1CH_HTONS_VOL_HP+0x15c>)
 8005536:	fb22 ec03 	smlad	ip, r2, r3, lr
 800553a:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 800553e:	fb28 cc03 	smlad	ip, r8, r3, ip
 8005542:	4b24      	ldr	r3, [pc, #144]	@ (80055d4 <D48_1CH_HTONS_VOL_HP+0x160>)
 8005544:	fb25 cc03 	smlad	ip, r5, r3, ip
 8005548:	f04f 0e01 	mov.w	lr, #1
 800554c:	fb22 f20e 	smuad	r2, r2, lr
 8005550:	4b21      	ldr	r3, [pc, #132]	@ (80055d8 <D48_1CH_HTONS_VOL_HP+0x164>)
 8005552:	fb28 2803 	smlad	r8, r8, r3, r2
 8005556:	4b21      	ldr	r3, [pc, #132]	@ (80055dc <D48_1CH_HTONS_VOL_HP+0x168>)
 8005558:	fb25 8e03 	smlad	lr, r5, r3, r8
 800555c:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 8005560:	190a      	adds	r2, r1, r4
 8005562:	eba2 0209 	sub.w	r2, r2, r9
 8005566:	17d5      	asrs	r5, r2, #31
 8005568:	fba2 230a 	umull	r2, r3, r2, sl
 800556c:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 8005570:	fb0a 3305 	mla	r3, sl, r5, r3
 8005574:	f143 0500 	adc.w	r5, r3, #0
 8005578:	9b02      	ldr	r3, [sp, #8]
 800557a:	032a      	lsls	r2, r5, #12
 800557c:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8005580:	f04f 0900 	mov.w	r9, #0
 8005584:	fbc3 8902 	smlal	r8, r9, r3, r2
 8005588:	9a01      	ldr	r2, [sp, #4]
 800558a:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800558e:	f303 030f 	ssat	r3, #16, r3
 8005592:	f822 3f02 	strh.w	r3, [r2, #2]!
 8005596:	9b03      	ldr	r3, [sp, #12]
 8005598:	9201      	str	r2, [sp, #4]
 800559a:	4283      	cmp	r3, r0
 800559c:	ea4f 0445 	mov.w	r4, r5, lsl #1
 80055a0:	4689      	mov	r9, r1
 80055a2:	d184      	bne.n	80054ae <D48_1CH_HTONS_VOL_HP+0x3a>
 80055a4:	9a05      	ldr	r2, [sp, #20]
 80055a6:	4673      	mov	r3, lr
 80055a8:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 80055ac:	9b04      	ldr	r3, [sp, #16]
 80055ae:	61d6      	str	r6, [r2, #28]
 80055b0:	2000      	movs	r0, #0
 80055b2:	e9c2 4104 	strd	r4, r1, [r2, #16]
 80055b6:	6193      	str	r3, [r2, #24]
 80055b8:	b007      	add	sp, #28
 80055ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055be:	4649      	mov	r1, r9
 80055c0:	e7f2      	b.n	80055a8 <D48_1CH_HTONS_VOL_HP+0x134>
 80055c2:	bf00      	nop
 80055c4:	2000002c 	.word	0x2000002c
 80055c8:	000f000a 	.word	0x000f000a
 80055cc:	00060003 	.word	0x00060003
 80055d0:	00150019 	.word	0x00150019
 80055d4:	00190015 	.word	0x00190015
 80055d8:	00030006 	.word	0x00030006
 80055dc:	000a000f 	.word	0x000a000f

080055e0 <D64_1CH_HTONS_VOL_HP>:
 80055e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e4:	b087      	sub	sp, #28
 80055e6:	6913      	ldr	r3, [r2, #16]
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	e9d2 4305 	ldrd	r4, r3, [r2, #20]
 80055ee:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 80055f0:	9601      	str	r6, [sp, #4]
 80055f2:	4681      	mov	r9, r0
 80055f4:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 80055f6:	6a16      	ldr	r6, [r2, #32]
 80055f8:	9304      	str	r3, [sp, #16]
 80055fa:	e9d2 5802 	ldrd	r5, r8, [r2, #8]
 80055fe:	69d3      	ldr	r3, [r2, #28]
 8005600:	9602      	str	r6, [sp, #8]
 8005602:	2800      	cmp	r0, #0
 8005604:	f000 809d 	beq.w	8005742 <D64_1CH_HTONS_VOL_HP+0x162>
 8005608:	468e      	mov	lr, r1
 800560a:	f8df c170 	ldr.w	ip, [pc, #368]	@ 800577c <D64_1CH_HTONS_VOL_HP+0x19c>
 800560e:	9205      	str	r2, [sp, #20]
 8005610:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8005614:	9103      	str	r1, [sp, #12]
 8005616:	4622      	mov	r2, r4
 8005618:	4619      	mov	r1, r3
 800561a:	f859 3b08 	ldr.w	r3, [r9], #8
 800561e:	f859 6c04 	ldr.w	r6, [r9, #-4]
 8005622:	ba5b      	rev16	r3, r3
 8005624:	ba76      	rev16	r6, r6
 8005626:	b2dc      	uxtb	r4, r3
 8005628:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800562c:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8005630:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 8005634:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8005638:	0e1b      	lsrs	r3, r3, #24
 800563a:	eb01 0b07 	add.w	fp, r1, r7
 800563e:	f85c 7020 	ldr.w	r7, [ip, r0, lsl #2]
 8005642:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 8005646:	b2f1      	uxtb	r1, r6
 8005648:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 800564c:	f3c6 2307 	ubfx	r3, r6, #8, #8
 8005650:	eb07 2a94 	add.w	sl, r7, r4, lsr #10
 8005654:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 8005658:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800565c:	f3c6 4107 	ubfx	r1, r6, #16, #8
 8005660:	eb00 209a 	add.w	r0, r0, sl, lsr #10
 8005664:	0e36      	lsrs	r6, r6, #24
 8005666:	eb07 2790 	add.w	r7, r7, r0, lsr #10
 800566a:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800566e:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 8005672:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8005676:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800567a:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800567e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8005682:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8005686:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800568a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800568e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005692:	ea44 4b0b 	orr.w	fp, r4, fp, lsl #16
 8005696:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800569a:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800569e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80056a2:	ea40 4a0a 	orr.w	sl, r0, sl, lsl #16
 80056a6:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 80056aa:	ea44 4001 	orr.w	r0, r4, r1, lsl #16
 80056ae:	4b2b      	ldr	r3, [pc, #172]	@ (800575c <D64_1CH_HTONS_VOL_HP+0x17c>)
 80056b0:	0ab1      	lsrs	r1, r6, #10
 80056b2:	fb2b 8803 	smlad	r8, fp, r3, r8
 80056b6:	4b2a      	ldr	r3, [pc, #168]	@ (8005760 <D64_1CH_HTONS_VOL_HP+0x180>)
 80056b8:	fb2a 8803 	smlad	r8, sl, r3, r8
 80056bc:	4b29      	ldr	r3, [pc, #164]	@ (8005764 <D64_1CH_HTONS_VOL_HP+0x184>)
 80056be:	fb27 8803 	smlad	r8, r7, r3, r8
 80056c2:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 80056c6:	fb20 8604 	smlad	r6, r0, r4, r8
 80056ca:	4b27      	ldr	r3, [pc, #156]	@ (8005768 <D64_1CH_HTONS_VOL_HP+0x188>)
 80056cc:	fb2b 5803 	smlad	r8, fp, r3, r5
 80056d0:	fb20 8813 	smladx	r8, r0, r3, r8
 80056d4:	4b25      	ldr	r3, [pc, #148]	@ (800576c <D64_1CH_HTONS_VOL_HP+0x18c>)
 80056d6:	fb2a 8803 	smlad	r8, sl, r3, r8
 80056da:	fb27 8813 	smladx	r8, r7, r3, r8
 80056de:	2401      	movs	r4, #1
 80056e0:	fb2b fb04 	smuad	fp, fp, r4
 80056e4:	4b22      	ldr	r3, [pc, #136]	@ (8005770 <D64_1CH_HTONS_VOL_HP+0x190>)
 80056e6:	fb2a ba03 	smlad	sl, sl, r3, fp
 80056ea:	4b22      	ldr	r3, [pc, #136]	@ (8005774 <D64_1CH_HTONS_VOL_HP+0x194>)
 80056ec:	fb27 a703 	smlad	r7, r7, r3, sl
 80056f0:	4b21      	ldr	r3, [pc, #132]	@ (8005778 <D64_1CH_HTONS_VOL_HP+0x198>)
 80056f2:	fb20 7503 	smlad	r5, r0, r3, r7
 80056f6:	9b00      	ldr	r3, [sp, #0]
 80056f8:	9802      	ldr	r0, [sp, #8]
 80056fa:	f5a6 3400 	sub.w	r4, r6, #131072	@ 0x20000
 80056fe:	4423      	add	r3, r4
 8005700:	1a9a      	subs	r2, r3, r2
 8005702:	17d7      	asrs	r7, r2, #31
 8005704:	fba2 2300 	umull	r2, r3, r2, r0
 8005708:	fb00 3307 	mla	r3, r0, r7, r3
 800570c:	f112 4a00 	adds.w	sl, r2, #2147483648	@ 0x80000000
 8005710:	f143 0b00 	adc.w	fp, r3, #0
 8005714:	9b01      	ldr	r3, [sp, #4]
 8005716:	ea4f 22cb 	mov.w	r2, fp, lsl #11
 800571a:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 800571e:	2700      	movs	r7, #0
 8005720:	fbc3 6702 	smlal	r6, r7, r3, r2
 8005724:	ea4f 034b 	mov.w	r3, fp, lsl #1
 8005728:	10ba      	asrs	r2, r7, #2
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	f302 020f 	ssat	r2, #16, r2
 8005730:	9b03      	ldr	r3, [sp, #12]
 8005732:	f82e 2b02 	strh.w	r2, [lr], #2
 8005736:	459e      	cmp	lr, r3
 8005738:	4622      	mov	r2, r4
 800573a:	f47f af6e 	bne.w	800561a <D64_1CH_HTONS_VOL_HP+0x3a>
 800573e:	9a05      	ldr	r2, [sp, #20]
 8005740:	460b      	mov	r3, r1
 8005742:	61d3      	str	r3, [r2, #28]
 8005744:	9b00      	ldr	r3, [sp, #0]
 8005746:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800574a:	9b04      	ldr	r3, [sp, #16]
 800574c:	6193      	str	r3, [r2, #24]
 800574e:	2000      	movs	r0, #0
 8005750:	e9c2 5802 	strd	r5, r8, [r2, #8]
 8005754:	b007      	add	sp, #28
 8005756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575a:	bf00      	nop
 800575c:	001c0015 	.word	0x001c0015
 8005760:	000f000a 	.word	0x000f000a
 8005764:	00060003 	.word	0x00060003
 8005768:	0024002a 	.word	0x0024002a
 800576c:	002e0030 	.word	0x002e0030
 8005770:	00030006 	.word	0x00030006
 8005774:	000a000f 	.word	0x000a000f
 8005778:	0015001c 	.word	0x0015001c
 800577c:	2000002c 	.word	0x2000002c

08005780 <D80_1CH_HTONS_VOL_HP>:
 8005780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005784:	4615      	mov	r5, r2
 8005786:	b089      	sub	sp, #36	@ 0x24
 8005788:	e9d5 c402 	ldrd	ip, r4, [r5, #8]
 800578c:	692b      	ldr	r3, [r5, #16]
 800578e:	9301      	str	r3, [sp, #4]
 8005790:	e9d5 6305 	ldrd	r6, r3, [r5, #20]
 8005794:	9400      	str	r4, [sp, #0]
 8005796:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8005798:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800579a:	9403      	str	r4, [sp, #12]
 800579c:	6a2c      	ldr	r4, [r5, #32]
 800579e:	9306      	str	r3, [sp, #24]
 80057a0:	9404      	str	r4, [sp, #16]
 80057a2:	69eb      	ldr	r3, [r5, #28]
 80057a4:	2a00      	cmp	r2, #0
 80057a6:	f000 80d3 	beq.w	8005950 <D80_1CH_HTONS_VOL_HP+0x1d0>
 80057aa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80057ae:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80057b2:	9205      	str	r2, [sp, #20]
 80057b4:	4c67      	ldr	r4, [pc, #412]	@ (8005954 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 80057b6:	9507      	str	r5, [sp, #28]
 80057b8:	1e8a      	subs	r2, r1, #2
 80057ba:	9202      	str	r2, [sp, #8]
 80057bc:	469b      	mov	fp, r3
 80057be:	6807      	ldr	r7, [r0, #0]
 80057c0:	6842      	ldr	r2, [r0, #4]
 80057c2:	6883      	ldr	r3, [r0, #8]
 80057c4:	300a      	adds	r0, #10
 80057c6:	ba7f      	rev16	r7, r7
 80057c8:	ba52      	rev16	r2, r2
 80057ca:	ba5b      	rev16	r3, r3
 80057cc:	b2fd      	uxtb	r5, r7
 80057ce:	f3c7 2107 	ubfx	r1, r7, #8, #8
 80057d2:	f854 e025 	ldr.w	lr, [r4, r5, lsl #2]
 80057d6:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80057da:	f3c7 4507 	ubfx	r5, r7, #16, #8
 80057de:	44f3      	add	fp, lr
 80057e0:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 80057e4:	0e3f      	lsrs	r7, r7, #24
 80057e6:	fa5f fe82 	uxtb.w	lr, r2
 80057ea:	eb01 219b 	add.w	r1, r1, fp, lsr #10
 80057ee:	eb05 2a91 	add.w	sl, r5, r1, lsr #10
 80057f2:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 80057f6:	f854 902e 	ldr.w	r9, [r4, lr, lsl #2]
 80057fa:	f3c2 2507 	ubfx	r5, r2, #8, #8
 80057fe:	f3c2 4e07 	ubfx	lr, r2, #16, #8
 8005802:	eb07 279a 	add.w	r7, r7, sl, lsr #10
 8005806:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 800580a:	f854 802e 	ldr.w	r8, [r4, lr, lsl #2]
 800580e:	0e12      	lsrs	r2, r2, #24
 8005810:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 8005814:	fa5f fe83 	uxtb.w	lr, r3
 8005818:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 800581c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005820:	f854 e02e 	ldr.w	lr, [r4, lr, lsl #2]
 8005824:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8005828:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800582c:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 8005830:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005834:	eb0e 2e92 	add.w	lr, lr, r2, lsr #10
 8005838:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800583c:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8005840:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005844:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8005848:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800584c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005850:	ea41 410b 	orr.w	r1, r1, fp, lsl #16
 8005854:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005858:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 800585c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005860:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8005864:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8005868:	ea42 4808 	orr.w	r8, r2, r8, lsl #16
 800586c:	ea4b 4e0e 	orr.w	lr, fp, lr, lsl #16
 8005870:	ea47 470a 	orr.w	r7, r7, sl, lsl #16
 8005874:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 8005878:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 800587c:	4b36      	ldr	r3, [pc, #216]	@ (8005958 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800587e:	9a00      	ldr	r2, [sp, #0]
 8005880:	fb21 2303 	smlad	r3, r1, r3, r2
 8005884:	4a35      	ldr	r2, [pc, #212]	@ (800595c <D80_1CH_HTONS_VOL_HP+0x1dc>)
 8005886:	fb27 3302 	smlad	r3, r7, r2, r3
 800588a:	4a35      	ldr	r2, [pc, #212]	@ (8005960 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800588c:	fb25 3302 	smlad	r3, r5, r2, r3
 8005890:	4a34      	ldr	r2, [pc, #208]	@ (8005964 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 8005892:	fb28 3302 	smlad	r3, r8, r2, r3
 8005896:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800589a:	fb2e 3302 	smlad	r3, lr, r2, r3
 800589e:	4a32      	ldr	r2, [pc, #200]	@ (8005968 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 80058a0:	fb21 cc02 	smlad	ip, r1, r2, ip
 80058a4:	4a31      	ldr	r2, [pc, #196]	@ (800596c <D80_1CH_HTONS_VOL_HP+0x1ec>)
 80058a6:	fb27 cc02 	smlad	ip, r7, r2, ip
 80058aa:	f04f 194b 	mov.w	r9, #4915275	@ 0x4b004b
 80058ae:	fb25 c909 	smlad	r9, r5, r9, ip
 80058b2:	4a2f      	ldr	r2, [pc, #188]	@ (8005970 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 80058b4:	fb28 9902 	smlad	r9, r8, r2, r9
 80058b8:	4a2e      	ldr	r2, [pc, #184]	@ (8005974 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 80058ba:	fb2e 9202 	smlad	r2, lr, r2, r9
 80058be:	f04f 0a01 	mov.w	sl, #1
 80058c2:	9200      	str	r2, [sp, #0]
 80058c4:	fb21 fa0a 	smuad	sl, r1, sl
 80058c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005978 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 80058ca:	fb27 a702 	smlad	r7, r7, r2, sl
 80058ce:	4a2b      	ldr	r2, [pc, #172]	@ (800597c <D80_1CH_HTONS_VOL_HP+0x1fc>)
 80058d0:	fb25 7702 	smlad	r7, r5, r2, r7
 80058d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005980 <D80_1CH_HTONS_VOL_HP+0x200>)
 80058d6:	fb28 7202 	smlad	r2, r8, r2, r7
 80058da:	4d2a      	ldr	r5, [pc, #168]	@ (8005984 <D80_1CH_HTONS_VOL_HP+0x204>)
 80058dc:	fb2e 2c05 	smlad	ip, lr, r5, r2
 80058e0:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 80058e4:	9b01      	ldr	r3, [sp, #4]
 80058e6:	9903      	ldr	r1, [sp, #12]
 80058e8:	4413      	add	r3, r2
 80058ea:	1b9e      	subs	r6, r3, r6
 80058ec:	9b04      	ldr	r3, [sp, #16]
 80058ee:	ea4f 79e6 	mov.w	r9, r6, asr #31
 80058f2:	fba6 5603 	umull	r5, r6, r6, r3
 80058f6:	fb03 6309 	mla	r3, r3, r9, r6
 80058fa:	462e      	mov	r6, r5
 80058fc:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 8005900:	f143 0700 	adc.w	r7, r3, #0
 8005904:	02bb      	lsls	r3, r7, #10
 8005906:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800590a:	f04f 0900 	mov.w	r9, #0
 800590e:	fbc1 8903 	smlal	r8, r9, r1, r3
 8005912:	9902      	ldr	r1, [sp, #8]
 8005914:	007b      	lsls	r3, r7, #1
 8005916:	9301      	str	r3, [sp, #4]
 8005918:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800591c:	f303 030f 	ssat	r3, #16, r3
 8005920:	f821 3f02 	strh.w	r3, [r1, #2]!
 8005924:	9b05      	ldr	r3, [sp, #20]
 8005926:	9102      	str	r1, [sp, #8]
 8005928:	4283      	cmp	r3, r0
 800592a:	4616      	mov	r6, r2
 800592c:	f47f af47 	bne.w	80057be <D80_1CH_HTONS_VOL_HP+0x3e>
 8005930:	9d07      	ldr	r5, [sp, #28]
 8005932:	465b      	mov	r3, fp
 8005934:	61eb      	str	r3, [r5, #28]
 8005936:	9b01      	ldr	r3, [sp, #4]
 8005938:	9900      	ldr	r1, [sp, #0]
 800593a:	f8c5 c008 	str.w	ip, [r5, #8]
 800593e:	e9c5 3204 	strd	r3, r2, [r5, #16]
 8005942:	9b06      	ldr	r3, [sp, #24]
 8005944:	60e9      	str	r1, [r5, #12]
 8005946:	2000      	movs	r0, #0
 8005948:	61ab      	str	r3, [r5, #24]
 800594a:	b009      	add	sp, #36	@ 0x24
 800594c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005950:	4632      	mov	r2, r6
 8005952:	e7ef      	b.n	8005934 <D80_1CH_HTONS_VOL_HP+0x1b4>
 8005954:	2000002c 	.word	0x2000002c
 8005958:	002d0024 	.word	0x002d0024
 800595c:	001c0015 	.word	0x001c0015
 8005960:	000f000a 	.word	0x000f000a
 8005964:	00060003 	.word	0x00060003
 8005968:	0037003f 	.word	0x0037003f
 800596c:	00450049 	.word	0x00450049
 8005970:	00490045 	.word	0x00490045
 8005974:	003f0037 	.word	0x003f0037
 8005978:	00030006 	.word	0x00030006
 800597c:	000a000f 	.word	0x000a000f
 8005980:	0015001c 	.word	0x0015001c
 8005984:	0024002d 	.word	0x0024002d

08005988 <D128_1CH_HTONS_VOL_HP>:
 8005988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800598c:	b093      	sub	sp, #76	@ 0x4c
 800598e:	6914      	ldr	r4, [r2, #16]
 8005990:	9404      	str	r4, [sp, #16]
 8005992:	6954      	ldr	r4, [r2, #20]
 8005994:	9406      	str	r4, [sp, #24]
 8005996:	6994      	ldr	r4, [r2, #24]
 8005998:	9410      	str	r4, [sp, #64]	@ 0x40
 800599a:	6894      	ldr	r4, [r2, #8]
 800599c:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800599e:	9403      	str	r4, [sp, #12]
 80059a0:	68d4      	ldr	r4, [r2, #12]
 80059a2:	9211      	str	r2, [sp, #68]	@ 0x44
 80059a4:	69d6      	ldr	r6, [r2, #28]
 80059a6:	9402      	str	r4, [sp, #8]
 80059a8:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 80059aa:	6a12      	ldr	r2, [r2, #32]
 80059ac:	940d      	str	r4, [sp, #52]	@ 0x34
 80059ae:	920e      	str	r2, [sp, #56]	@ 0x38
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 814a 	beq.w	8005c4a <D128_1CH_HTONS_VOL_HP+0x2c2>
 80059b6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80059ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80059bc:	f8df 82c8 	ldr.w	r8, [pc, #712]	@ 8005c88 <D128_1CH_HTONS_VOL_HP+0x300>
 80059c0:	9107      	str	r1, [sp, #28]
 80059c2:	f100 0310 	add.w	r3, r0, #16
 80059c6:	469b      	mov	fp, r3
 80059c8:	9605      	str	r6, [sp, #20]
 80059ca:	e95b 1204 	ldrd	r1, r2, [fp, #-16]
 80059ce:	e95b 3002 	ldrd	r3, r0, [fp, #-8]
 80059d2:	ba49      	rev16	r1, r1
 80059d4:	ba52      	rev16	r2, r2
 80059d6:	ba5b      	rev16	r3, r3
 80059d8:	fa90 fa90 	rev16.w	sl, r0
 80059dc:	f3c1 2007 	ubfx	r0, r1, #8, #8
 80059e0:	b2cc      	uxtb	r4, r1
 80059e2:	9e05      	ldr	r6, [sp, #20]
 80059e4:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 80059e8:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 80059ec:	f3c1 4007 	ubfx	r0, r1, #16, #8
 80059f0:	0e09      	lsrs	r1, r1, #24
 80059f2:	4426      	add	r6, r4
 80059f4:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 80059f8:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 80059fc:	b2d0      	uxtb	r0, r2
 80059fe:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8005a02:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8005a06:	f858 c020 	ldr.w	ip, [r8, r0, lsl #2]
 8005a0a:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8005a0e:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 8005a12:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8005a16:	0e12      	lsrs	r2, r2, #24
 8005a18:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8005a1c:	9401      	str	r4, [sp, #4]
 8005a1e:	eb0c 2997 	add.w	r9, ip, r7, lsr #10
 8005a22:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8005a26:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 8005a2a:	9705      	str	r7, [sp, #20]
 8005a2c:	b2da      	uxtb	r2, r3
 8005a2e:	eb01 2199 	add.w	r1, r1, r9, lsr #10
 8005a32:	eb00 2e91 	add.w	lr, r0, r1, lsr #10
 8005a36:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 8005a3a:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8005a3e:	eb00 2c94 	add.w	ip, r0, r4, lsr #10
 8005a42:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005a46:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8005a4a:	0e1b      	lsrs	r3, r3, #24
 8005a4c:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8005a50:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 8005a54:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 8005a58:	fa5f f38a 	uxtb.w	r3, sl
 8005a5c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005a60:	960a      	str	r6, [sp, #40]	@ 0x28
 8005a62:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 8005a66:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8005a6a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005a6e:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8005a72:	950b      	str	r5, [sp, #44]	@ 0x2c
 8005a74:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8005a78:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8005a7c:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8005a80:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8005a84:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8005a88:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8005a8c:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8005a90:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8005a94:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8005a98:	9308      	str	r3, [sp, #32]
 8005a9a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005a9e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8005aa2:	920c      	str	r2, [sp, #48]	@ 0x30
 8005aa4:	9b01      	ldr	r3, [sp, #4]
 8005aa6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005aa8:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8005aac:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8005ab0:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8005ab4:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8005ab8:	9b05      	ldr	r3, [sp, #20]
 8005aba:	f8cd 9014 	str.w	r9, [sp, #20]
 8005abe:	4691      	mov	r9, r2
 8005ac0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ac2:	f8cd a004 	str.w	sl, [sp, #4]
 8005ac6:	ea49 4902 	orr.w	r9, r9, r2, lsl #16
 8005aca:	9a01      	ldr	r2, [sp, #4]
 8005acc:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8005ad0:	ea4a 4a02 	orr.w	sl, sl, r2, lsl #16
 8005ad4:	9b08      	ldr	r3, [sp, #32]
 8005ad6:	9a05      	ldr	r2, [sp, #20]
 8005ad8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005adc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005ae0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ae2:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8005ae6:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8005aea:	9201      	str	r2, [sp, #4]
 8005aec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005aee:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005af2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8005af6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8005afa:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005afe:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005b02:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8005b06:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8005b0a:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8005b0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b12:	0a92      	lsrs	r2, r2, #10
 8005b14:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 8005b18:	9205      	str	r2, [sp, #20]
 8005b1a:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8005b1e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8005b22:	4d4b      	ldr	r5, [pc, #300]	@ (8005c50 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8005b24:	9a02      	ldr	r2, [sp, #8]
 8005b26:	fb29 2505 	smlad	r5, r9, r5, r2
 8005b2a:	4a4a      	ldr	r2, [pc, #296]	@ (8005c54 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 8005b2c:	fb2a 5502 	smlad	r5, sl, r2, r5
 8005b30:	4a49      	ldr	r2, [pc, #292]	@ (8005c58 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 8005b32:	fb21 5502 	smlad	r5, r1, r2, r5
 8005b36:	4a49      	ldr	r2, [pc, #292]	@ (8005c5c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8005b38:	fb24 5502 	smlad	r5, r4, r2, r5
 8005b3c:	4a48      	ldr	r2, [pc, #288]	@ (8005c60 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 8005b3e:	9e01      	ldr	r6, [sp, #4]
 8005b40:	fb26 5502 	smlad	r5, r6, r2, r5
 8005b44:	4a47      	ldr	r2, [pc, #284]	@ (8005c64 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 8005b46:	fb20 5502 	smlad	r5, r0, r2, r5
 8005b4a:	4a47      	ldr	r2, [pc, #284]	@ (8005c68 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 8005b4c:	fb23 5502 	smlad	r5, r3, r2, r5
 8005b50:	f44f 3c80 	mov.w	ip, #65536	@ 0x10000
 8005b54:	fb27 520c 	smlad	r2, r7, ip, r5
 8005b58:	4616      	mov	r6, r2
 8005b5a:	9d03      	ldr	r5, [sp, #12]
 8005b5c:	4a43      	ldr	r2, [pc, #268]	@ (8005c6c <D128_1CH_HTONS_VOL_HP+0x2e4>)
 8005b5e:	fb29 5c02 	smlad	ip, r9, r2, r5
 8005b62:	4a43      	ldr	r2, [pc, #268]	@ (8005c70 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 8005b64:	fb2a ce02 	smlad	lr, sl, r2, ip
 8005b68:	f8df c120 	ldr.w	ip, [pc, #288]	@ 8005c8c <D128_1CH_HTONS_VOL_HP+0x304>
 8005b6c:	fb21 ec0c 	smlad	ip, r1, ip, lr
 8005b70:	f8df e11c 	ldr.w	lr, [pc, #284]	@ 8005c90 <D128_1CH_HTONS_VOL_HP+0x308>
 8005b74:	fb24 cc0e 	smlad	ip, r4, lr, ip
 8005b78:	f8df e118 	ldr.w	lr, [pc, #280]	@ 8005c94 <D128_1CH_HTONS_VOL_HP+0x30c>
 8005b7c:	9d01      	ldr	r5, [sp, #4]
 8005b7e:	fb25 ce0e 	smlad	lr, r5, lr, ip
 8005b82:	f8df c114 	ldr.w	ip, [pc, #276]	@ 8005c98 <D128_1CH_HTONS_VOL_HP+0x310>
 8005b86:	fb20 ee0c 	smlad	lr, r0, ip, lr
 8005b8a:	f8df c110 	ldr.w	ip, [pc, #272]	@ 8005c9c <D128_1CH_HTONS_VOL_HP+0x314>
 8005b8e:	fb23 ec0c 	smlad	ip, r3, ip, lr
 8005b92:	f8df e10c 	ldr.w	lr, [pc, #268]	@ 8005ca0 <D128_1CH_HTONS_VOL_HP+0x318>
 8005b96:	fb27 c20e 	smlad	r2, r7, lr, ip
 8005b9a:	f04f 0c01 	mov.w	ip, #1
 8005b9e:	9202      	str	r2, [sp, #8]
 8005ba0:	fb29 fc0c 	smuad	ip, r9, ip
 8005ba4:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 8005ca4 <D128_1CH_HTONS_VOL_HP+0x31c>
 8005ba8:	fb2a ca09 	smlad	sl, sl, r9, ip
 8005bac:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 8005ca8 <D128_1CH_HTONS_VOL_HP+0x320>
 8005bb0:	fb21 a909 	smlad	r9, r1, r9, sl
 8005bb4:	492f      	ldr	r1, [pc, #188]	@ (8005c74 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 8005bb6:	fb24 9901 	smlad	r9, r4, r1, r9
 8005bba:	492f      	ldr	r1, [pc, #188]	@ (8005c78 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 8005bbc:	fb25 9901 	smlad	r9, r5, r1, r9
 8005bc0:	492e      	ldr	r1, [pc, #184]	@ (8005c7c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 8005bc2:	fb20 9901 	smlad	r9, r0, r1, r9
 8005bc6:	492e      	ldr	r1, [pc, #184]	@ (8005c80 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 8005bc8:	fb23 9301 	smlad	r3, r3, r1, r9
 8005bcc:	482d      	ldr	r0, [pc, #180]	@ (8005c84 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 8005bce:	fb27 3300 	smlad	r3, r7, r0, r3
 8005bd2:	9303      	str	r3, [sp, #12]
 8005bd4:	9b04      	ldr	r3, [sp, #16]
 8005bd6:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8005bd8:	f5a6 1580 	sub.w	r5, r6, #1048576	@ 0x100000
 8005bdc:	442b      	add	r3, r5
 8005bde:	461a      	mov	r2, r3
 8005be0:	9b06      	ldr	r3, [sp, #24]
 8005be2:	9506      	str	r5, [sp, #24]
 8005be4:	1ad2      	subs	r2, r2, r3
 8005be6:	17d1      	asrs	r1, r2, #31
 8005be8:	fba2 2304 	umull	r2, r3, r2, r4
 8005bec:	fb04 3301 	mla	r3, r4, r1, r3
 8005bf0:	f112 4900 	adds.w	r9, r2, #2147483648	@ 0x80000000
 8005bf4:	f143 0a00 	adc.w	sl, r3, #0
 8005bf8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bfa:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8005bfe:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8005c02:	2100      	movs	r1, #0
 8005c04:	fbc3 0102 	smlal	r0, r1, r3, r2
 8005c08:	9b07      	ldr	r3, [sp, #28]
 8005c0a:	108a      	asrs	r2, r1, #2
 8005c0c:	f302 020f 	ssat	r2, #16, r2
 8005c10:	f823 2b02 	strh.w	r2, [r3], #2
 8005c14:	ea4f 024a 	mov.w	r2, sl, lsl #1
 8005c18:	9204      	str	r2, [sp, #16]
 8005c1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005c1c:	9307      	str	r3, [sp, #28]
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	f10b 0b10 	add.w	fp, fp, #16
 8005c24:	f47f aed1 	bne.w	80059ca <D128_1CH_HTONS_VOL_HP+0x42>
 8005c28:	9e05      	ldr	r6, [sp, #20]
 8005c2a:	4629      	mov	r1, r5
 8005c2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005c2e:	9803      	ldr	r0, [sp, #12]
 8005c30:	6098      	str	r0, [r3, #8]
 8005c32:	9802      	ldr	r0, [sp, #8]
 8005c34:	60d8      	str	r0, [r3, #12]
 8005c36:	9804      	ldr	r0, [sp, #16]
 8005c38:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8005c3a:	61de      	str	r6, [r3, #28]
 8005c3c:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005c40:	2000      	movs	r0, #0
 8005c42:	619a      	str	r2, [r3, #24]
 8005c44:	b013      	add	sp, #76	@ 0x4c
 8005c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c4a:	9906      	ldr	r1, [sp, #24]
 8005c4c:	e7ee      	b.n	8005c2c <D128_1CH_HTONS_VOL_HP+0x2a4>
 8005c4e:	bf00      	nop
 8005c50:	00780069 	.word	0x00780069
 8005c54:	005b004e 	.word	0x005b004e
 8005c58:	00420037 	.word	0x00420037
 8005c5c:	002d0024 	.word	0x002d0024
 8005c60:	001c0015 	.word	0x001c0015
 8005c64:	000f000a 	.word	0x000f000a
 8005c68:	00060003 	.word	0x00060003
 8005c6c:	00880096 	.word	0x00880096
 8005c70:	00a200ac 	.word	0x00a200ac
 8005c74:	0015001c 	.word	0x0015001c
 8005c78:	0024002d 	.word	0x0024002d
 8005c7c:	00370042 	.word	0x00370042
 8005c80:	004e005b 	.word	0x004e005b
 8005c84:	00690078 	.word	0x00690078
 8005c88:	2000002c 	.word	0x2000002c
 8005c8c:	00b400ba 	.word	0x00b400ba
 8005c90:	00be00c0 	.word	0x00be00c0
 8005c94:	00c000be 	.word	0x00c000be
 8005c98:	00ba00b4 	.word	0x00ba00b4
 8005c9c:	00ac00a2 	.word	0x00ac00a2
 8005ca0:	00960088 	.word	0x00960088
 8005ca4:	00030006 	.word	0x00030006
 8005ca8:	000a000f 	.word	0x000a000f

08005cac <PDM_Filter_Init>:
 8005cac:	4a59      	ldr	r2, [pc, #356]	@ (8005e14 <PDM_Filter_Init+0x168>)
 8005cae:	495a      	ldr	r1, [pc, #360]	@ (8005e18 <PDM_Filter_Init+0x16c>)
 8005cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cb2:	6813      	ldr	r3, [r2, #0]
 8005cb4:	f023 0301 	bic.w	r3, r3, #1
 8005cb8:	6013      	str	r3, [r2, #0]
 8005cba:	680b      	ldr	r3, [r1, #0]
 8005cbc:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	f24c 2540 	movw	r5, #49728	@ 0xc240
 8005cc6:	42ab      	cmp	r3, r5
 8005cc8:	4604      	mov	r4, r0
 8005cca:	d044      	beq.n	8005d56 <PDM_Filter_Init+0xaa>
 8005ccc:	680b      	ldr	r3, [r1, #0]
 8005cce:	f24c 2170 	movw	r1, #49776	@ 0xc270
 8005cd2:	401a      	ands	r2, r3
 8005cd4:	428a      	cmp	r2, r1
 8005cd6:	d03e      	beq.n	8005d56 <PDM_Filter_Init+0xaa>
 8005cd8:	4b50      	ldr	r3, [pc, #320]	@ (8005e1c <PDM_Filter_Init+0x170>)
 8005cda:	2201      	movs	r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	6819      	ldr	r1, [r3, #0]
 8005ce0:	2900      	cmp	r1, #0
 8005ce2:	d1fc      	bne.n	8005cde <PDM_Filter_Init+0x32>
 8005ce4:	4b4e      	ldr	r3, [pc, #312]	@ (8005e20 <PDM_Filter_Init+0x174>)
 8005ce6:	4a4f      	ldr	r2, [pc, #316]	@ (8005e24 <PDM_Filter_Init+0x178>)
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	4b4e      	ldr	r3, [pc, #312]	@ (8005e28 <PDM_Filter_Init+0x17c>)
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	f104 000c 	add.w	r0, r4, #12
 8005cf4:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8005cf8:	d047      	beq.n	8005d8a <PDM_Filter_Init+0xde>
 8005cfa:	f000 f9c7 	bl	800608c <memset>
 8005cfe:	2300      	movs	r3, #0
 8005d00:	6463      	str	r3, [r4, #68]	@ 0x44
 8005d02:	8820      	ldrh	r0, [r4, #0]
 8005d04:	8963      	ldrh	r3, [r4, #10]
 8005d06:	8922      	ldrh	r2, [r4, #8]
 8005d08:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8005d0a:	2801      	cmp	r0, #1
 8005d0c:	f04f 0300 	mov.w	r3, #0
 8005d10:	61a3      	str	r3, [r4, #24]
 8005d12:	e9c4 3304 	strd	r3, r3, [r4, #16]
 8005d16:	60e3      	str	r3, [r4, #12]
 8005d18:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d1a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8005d1e:	6423      	str	r3, [r4, #64]	@ 0x40
 8005d20:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8005d22:	d93a      	bls.n	8005d9a <PDM_Filter_Init+0xee>
 8005d24:	2003      	movs	r0, #3
 8005d26:	2302      	movs	r3, #2
 8005d28:	8862      	ldrh	r2, [r4, #2]
 8005d2a:	2a01      	cmp	r2, #1
 8005d2c:	d932      	bls.n	8005d94 <PDM_Filter_Init+0xe8>
 8005d2e:	2140      	movs	r1, #64	@ 0x40
 8005d30:	2300      	movs	r3, #0
 8005d32:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8005d34:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8005d38:	6862      	ldr	r2, [r4, #4]
 8005d3a:	bf04      	itt	eq
 8005d3c:	6421      	streq	r1, [r4, #64]	@ 0x40
 8005d3e:	460b      	moveq	r3, r1
 8005d40:	b11a      	cbz	r2, 8005d4a <PDM_Filter_Init+0x9e>
 8005d42:	f043 0310 	orr.w	r3, r3, #16
 8005d46:	6423      	str	r3, [r4, #64]	@ 0x40
 8005d48:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	8722      	strh	r2, [r4, #56]	@ 0x38
 8005d4e:	b908      	cbnz	r0, 8005d54 <PDM_Filter_Init+0xa8>
 8005d50:	3380      	adds	r3, #128	@ 0x80
 8005d52:	6423      	str	r3, [r4, #64]	@ 0x40
 8005d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d56:	4b35      	ldr	r3, [pc, #212]	@ (8005e2c <PDM_Filter_Init+0x180>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1bc      	bne.n	8005cd8 <PDM_Filter_Init+0x2c>
 8005d5e:	4a34      	ldr	r2, [pc, #208]	@ (8005e30 <PDM_Filter_Init+0x184>)
 8005d60:	6813      	ldr	r3, [r2, #0]
 8005d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d66:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8005d6a:	d006      	beq.n	8005d7a <PDM_Filter_Init+0xce>
 8005d6c:	6813      	ldr	r3, [r2, #0]
 8005d6e:	f240 4283 	movw	r2, #1155	@ 0x483
 8005d72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d1ae      	bne.n	8005cd8 <PDM_Filter_Init+0x2c>
 8005d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8005e34 <PDM_Filter_Init+0x188>)
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	6819      	ldr	r1, [r3, #0]
 8005d82:	2900      	cmp	r1, #0
 8005d84:	d1fc      	bne.n	8005d80 <PDM_Filter_Init+0xd4>
 8005d86:	4b2c      	ldr	r3, [pc, #176]	@ (8005e38 <PDM_Filter_Init+0x18c>)
 8005d88:	e7ad      	b.n	8005ce6 <PDM_Filter_Init+0x3a>
 8005d8a:	f000 f97f 	bl	800608c <memset>
 8005d8e:	4b26      	ldr	r3, [pc, #152]	@ (8005e28 <PDM_Filter_Init+0x17c>)
 8005d90:	6463      	str	r3, [r4, #68]	@ 0x44
 8005d92:	e7b6      	b.n	8005d02 <PDM_Filter_Init+0x56>
 8005d94:	d038      	beq.n	8005e08 <PDM_Filter_Init+0x15c>
 8005d96:	4618      	mov	r0, r3
 8005d98:	e7c9      	b.n	8005d2e <PDM_Filter_Init+0x82>
 8005d9a:	4d28      	ldr	r5, [pc, #160]	@ (8005e3c <PDM_Filter_Init+0x190>)
 8005d9c:	782a      	ldrb	r2, [r5, #0]
 8005d9e:	d01a      	beq.n	8005dd6 <PDM_Filter_Init+0x12a>
 8005da0:	2a01      	cmp	r2, #1
 8005da2:	d001      	beq.n	8005da8 <PDM_Filter_Init+0xfc>
 8005da4:	2001      	movs	r0, #1
 8005da6:	e7bf      	b.n	8005d28 <PDM_Filter_Init+0x7c>
 8005da8:	4925      	ldr	r1, [pc, #148]	@ (8005e40 <PDM_Filter_Init+0x194>)
 8005daa:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 8005e48 <PDM_Filter_Init+0x19c>
 8005dae:	4f25      	ldr	r7, [pc, #148]	@ (8005e44 <PDM_Filter_Init+0x198>)
 8005db0:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8005db4:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8005db8:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 8005dbc:	ea02 0007 	and.w	r0, r2, r7
 8005dc0:	4303      	orrs	r3, r0
 8005dc2:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8005dc6:	4413      	add	r3, r2
 8005dc8:	428e      	cmp	r6, r1
 8005dca:	600b      	str	r3, [r1, #0]
 8005dcc:	d1f2      	bne.n	8005db4 <PDM_Filter_Init+0x108>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	702b      	strb	r3, [r5, #0]
 8005dd2:	2001      	movs	r0, #1
 8005dd4:	e7a8      	b.n	8005d28 <PDM_Filter_Init+0x7c>
 8005dd6:	2a00      	cmp	r2, #0
 8005dd8:	d1a6      	bne.n	8005d28 <PDM_Filter_Init+0x7c>
 8005dda:	4919      	ldr	r1, [pc, #100]	@ (8005e40 <PDM_Filter_Init+0x194>)
 8005ddc:	f8df c068 	ldr.w	ip, [pc, #104]	@ 8005e48 <PDM_Filter_Init+0x19c>
 8005de0:	4f18      	ldr	r7, [pc, #96]	@ (8005e44 <PDM_Filter_Init+0x198>)
 8005de2:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8005de6:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8005dea:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 8005dee:	ea02 0007 	and.w	r0, r2, r7
 8005df2:	4303      	orrs	r3, r0
 8005df4:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8005df8:	4413      	add	r3, r2
 8005dfa:	428e      	cmp	r6, r1
 8005dfc:	600b      	str	r3, [r1, #0]
 8005dfe:	d1f2      	bne.n	8005de6 <PDM_Filter_Init+0x13a>
 8005e00:	2001      	movs	r0, #1
 8005e02:	7028      	strb	r0, [r5, #0]
 8005e04:	2300      	movs	r3, #0
 8005e06:	e78f      	b.n	8005d28 <PDM_Filter_Init+0x7c>
 8005e08:	2220      	movs	r2, #32
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	6422      	str	r2, [r4, #64]	@ 0x40
 8005e0e:	4613      	mov	r3, r2
 8005e10:	2160      	movs	r1, #96	@ 0x60
 8005e12:	e78e      	b.n	8005d32 <PDM_Filter_Init+0x86>
 8005e14:	e0002000 	.word	0xe0002000
 8005e18:	e000ed00 	.word	0xe000ed00
 8005e1c:	40023008 	.word	0x40023008
 8005e20:	40023000 	.word	0x40023000
 8005e24:	f407a5c2 	.word	0xf407a5c2
 8005e28:	b5e8b5cd 	.word	0xb5e8b5cd
 8005e2c:	e0042000 	.word	0xe0042000
 8005e30:	5c001000 	.word	0x5c001000
 8005e34:	58024c08 	.word	0x58024c08
 8005e38:	58024c00 	.word	0x58024c00
 8005e3c:	20001092 	.word	0x20001092
 8005e40:	20000028 	.word	0x20000028
 8005e44:	000ffc00 	.word	0x000ffc00
 8005e48:	3ff00000 	.word	0x3ff00000

08005e4c <PDM_Filter_setConfig>:
 8005e4c:	4b6d      	ldr	r3, [pc, #436]	@ (8006004 <PDM_Filter_setConfig+0x1b8>)
 8005e4e:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d12f      	bne.n	8005eb4 <PDM_Filter_setConfig+0x68>
 8005e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e56:	880e      	ldrh	r6, [r1, #0]
 8005e58:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005e5a:	f9b1 7004 	ldrsh.w	r7, [r1, #4]
 8005e5e:	ed2d 8b02 	vpush	{d8}
 8005e62:	4604      	mov	r4, r0
 8005e64:	1e72      	subs	r2, r6, #1
 8005e66:	460d      	mov	r5, r1
 8005e68:	2a06      	cmp	r2, #6
 8005e6a:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005e6e:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	@ 0x38
 8005e72:	6421      	str	r1, [r4, #64]	@ 0x40
 8005e74:	b083      	sub	sp, #12
 8005e76:	d904      	bls.n	8005e82 <PDM_Filter_setConfig+0x36>
 8005e78:	42b8      	cmp	r0, r7
 8005e7a:	f000 80bb 	beq.w	8005ff4 <PDM_Filter_setConfig+0x1a8>
 8005e7e:	2008      	movs	r0, #8
 8005e80:	e01d      	b.n	8005ebe <PDM_Filter_setConfig+0x72>
 8005e82:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 8005e84:	42b2      	cmp	r2, r6
 8005e86:	d070      	beq.n	8005f6a <PDM_Filter_setConfig+0x11e>
 8005e88:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 8005e8c:	f023 0301 	bic.w	r3, r3, #1
 8005e90:	4333      	orrs	r3, r6
 8005e92:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005e96:	6423      	str	r3, [r4, #64]	@ 0x40
 8005e98:	2a70      	cmp	r2, #112	@ 0x70
 8005e9a:	f003 030f 	and.w	r3, r3, #15
 8005e9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ea2:	d067      	beq.n	8005f74 <PDM_Filter_setConfig+0x128>
 8005ea4:	2b06      	cmp	r3, #6
 8005ea6:	d809      	bhi.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005ea8:	e8df f003 	tbb	[pc, r3]
 8005eac:	89868380 	.word	0x89868380
 8005eb0:	8f8c      	.short	0x8f8c
 8005eb2:	7d          	.byte	0x7d
 8005eb3:	00          	.byte	0x00
 8005eb4:	2004      	movs	r0, #4
 8005eb6:	4770      	bx	lr
 8005eb8:	4b53      	ldr	r3, [pc, #332]	@ (8006008 <PDM_Filter_setConfig+0x1bc>)
 8005eba:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005ebc:	2000      	movs	r0, #0
 8005ebe:	f117 0f0c 	cmn.w	r7, #12
 8005ec2:	da0a      	bge.n	8005eda <PDM_Filter_setConfig+0x8e>
 8005ec4:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 8005ec8:	3040      	adds	r0, #64	@ 0x40
 8005eca:	80ab      	strh	r3, [r5, #4]
 8005ecc:	886b      	ldrh	r3, [r5, #2]
 8005ece:	8663      	strh	r3, [r4, #50]	@ 0x32
 8005ed0:	8626      	strh	r6, [r4, #48]	@ 0x30
 8005ed2:	b003      	add	sp, #12
 8005ed4:	ecbd 8b02 	vpop	{d8}
 8005ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eda:	2f33      	cmp	r7, #51	@ 0x33
 8005edc:	dc41      	bgt.n	8005f62 <PDM_Filter_setConfig+0x116>
 8005ede:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005ee0:	f003 030f 	and.w	r3, r3, #15
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	2b06      	cmp	r3, #6
 8005ee8:	d858      	bhi.n	8005f9c <PDM_Filter_setConfig+0x150>
 8005eea:	4948      	ldr	r1, [pc, #288]	@ (800600c <PDM_Filter_setConfig+0x1c0>)
 8005eec:	4a48      	ldr	r2, [pc, #288]	@ (8006010 <PDM_Filter_setConfig+0x1c4>)
 8005eee:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8006014 <PDM_Filter_setConfig+0x1c8>
 8005ef2:	9001      	str	r0, [sp, #4]
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4419      	add	r1, r3
 8005ef8:	edd1 7a00 	vldr	s15, [r1]
 8005efc:	4413      	add	r3, r2
 8005efe:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8005f02:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8005f06:	ed93 8a00 	vldr	s16, [r3]
 8005f0a:	f000 f8f1 	bl	80060f0 <powf>
 8005f0e:	9801      	ldr	r0, [sp, #4]
 8005f10:	eef0 8a40 	vmov.f32	s17, s0
 8005f14:	ee07 7a10 	vmov	s14, r7
 8005f18:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8006018 <PDM_Filter_setConfig+0x1cc>
 8005f1c:	9001      	str	r0, [sp, #4]
 8005f1e:	eef8 0ac7 	vcvt.f32.s32	s1, s14
 8005f22:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8005f26:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8005f2a:	f000 f8e1 	bl	80060f0 <powf>
 8005f2e:	ee28 8a28 	vmul.f32	s16, s16, s17
 8005f32:	ee28 0a00 	vmul.f32	s0, s16, s0
 8005f36:	f000 f93d 	bl	80061b4 <roundf>
 8005f3a:	9801      	ldr	r0, [sp, #4]
 8005f3c:	886b      	ldrh	r3, [r5, #2]
 8005f3e:	8663      	strh	r3, [r4, #50]	@ 0x32
 8005f40:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8005f44:	8727      	strh	r7, [r4, #56]	@ 0x38
 8005f46:	8626      	strh	r6, [r4, #48]	@ 0x30
 8005f48:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	d1c0      	bne.n	8005ed2 <PDM_Filter_setConfig+0x86>
 8005f50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f52:	2000      	movs	r0, #0
 8005f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f58:	6423      	str	r3, [r4, #64]	@ 0x40
 8005f5a:	b003      	add	sp, #12
 8005f5c:	ecbd 8b02 	vpop	{d8}
 8005f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f62:	2333      	movs	r3, #51	@ 0x33
 8005f64:	3040      	adds	r0, #64	@ 0x40
 8005f66:	80ab      	strh	r3, [r5, #4]
 8005f68:	e7b0      	b.n	8005ecc <PDM_Filter_setConfig+0x80>
 8005f6a:	42b8      	cmp	r0, r7
 8005f6c:	d1a6      	bne.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005f6e:	886b      	ldrh	r3, [r5, #2]
 8005f70:	8663      	strh	r3, [r4, #50]	@ 0x32
 8005f72:	e7ed      	b.n	8005f50 <PDM_Filter_setConfig+0x104>
 8005f74:	2b06      	cmp	r3, #6
 8005f76:	d8a1      	bhi.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005f78:	a201      	add	r2, pc, #4	@ (adr r2, 8005f80 <PDM_Filter_setConfig+0x134>)
 8005f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f7e:	bf00      	nop
 8005f80:	08005fef 	.word	0x08005fef
 8005f84:	08005fe9 	.word	0x08005fe9
 8005f88:	08005fdd 	.word	0x08005fdd
 8005f8c:	08005fd7 	.word	0x08005fd7
 8005f90:	08005eb9 	.word	0x08005eb9
 8005f94:	08005fd1 	.word	0x08005fd1
 8005f98:	08005fe3 	.word	0x08005fe3
 8005f9c:	eddf 8a1f 	vldr	s17, [pc, #124]	@ 800601c <PDM_Filter_setConfig+0x1d0>
 8005fa0:	ed9f 8a1f 	vldr	s16, [pc, #124]	@ 8006020 <PDM_Filter_setConfig+0x1d4>
 8005fa4:	e7b6      	b.n	8005f14 <PDM_Filter_setConfig+0xc8>
 8005fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8006024 <PDM_Filter_setConfig+0x1d8>)
 8005fa8:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005faa:	e787      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fac:	4b1e      	ldr	r3, [pc, #120]	@ (8006028 <PDM_Filter_setConfig+0x1dc>)
 8005fae:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fb0:	e784      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800602c <PDM_Filter_setConfig+0x1e0>)
 8005fb4:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fb6:	e781      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8006030 <PDM_Filter_setConfig+0x1e4>)
 8005fba:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fbc:	e77e      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8006034 <PDM_Filter_setConfig+0x1e8>)
 8005fc0:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fc2:	e77b      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8006038 <PDM_Filter_setConfig+0x1ec>)
 8005fc6:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fc8:	e778      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fca:	4b1c      	ldr	r3, [pc, #112]	@ (800603c <PDM_Filter_setConfig+0x1f0>)
 8005fcc:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fce:	e775      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8006040 <PDM_Filter_setConfig+0x1f4>)
 8005fd2:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fd4:	e772      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fd6:	4b1b      	ldr	r3, [pc, #108]	@ (8006044 <PDM_Filter_setConfig+0x1f8>)
 8005fd8:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fda:	e76f      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8006048 <PDM_Filter_setConfig+0x1fc>)
 8005fde:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fe0:	e76c      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800604c <PDM_Filter_setConfig+0x200>)
 8005fe4:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fe6:	e769      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fe8:	4b19      	ldr	r3, [pc, #100]	@ (8006050 <PDM_Filter_setConfig+0x204>)
 8005fea:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005fec:	e766      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005fee:	4b19      	ldr	r3, [pc, #100]	@ (8006054 <PDM_Filter_setConfig+0x208>)
 8005ff0:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005ff2:	e763      	b.n	8005ebc <PDM_Filter_setConfig+0x70>
 8005ff4:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8005ff6:	42b3      	cmp	r3, r6
 8005ff8:	f47f af41 	bne.w	8005e7e <PDM_Filter_setConfig+0x32>
 8005ffc:	886b      	ldrh	r3, [r5, #2]
 8005ffe:	8663      	strh	r3, [r4, #50]	@ 0x32
 8006000:	2008      	movs	r0, #8
 8006002:	e766      	b.n	8005ed2 <PDM_Filter_setConfig+0x86>
 8006004:	b5e8b5cd 	.word	0xb5e8b5cd
 8006008:	0800512d 	.word	0x0800512d
 800600c:	0800690c 	.word	0x0800690c
 8006010:	08006928 	.word	0x08006928
 8006014:	42000000 	.word	0x42000000
 8006018:	3d4ccccd 	.word	0x3d4ccccd
 800601c:	4f800000 	.word	0x4f800000
 8006020:	00000000 	.word	0x00000000
 8006024:	0800452d 	.word	0x0800452d
 8006028:	080046b5 	.word	0x080046b5
 800602c:	0800489d 	.word	0x0800489d
 8006030:	08004ab9 	.word	0x08004ab9
 8006034:	08004d4d 	.word	0x08004d4d
 8006038:	0800428d 	.word	0x0800428d
 800603c:	080043a5 	.word	0x080043a5
 8006040:	08005215 	.word	0x08005215
 8006044:	08005989 	.word	0x08005989
 8006048:	08005781 	.word	0x08005781
 800604c:	08005359 	.word	0x08005359
 8006050:	080055e1 	.word	0x080055e1
 8006054:	08005475 	.word	0x08005475

08006058 <PDM_Filter>:
 8006058:	b410      	push	{r4}
 800605a:	4b0b      	ldr	r3, [pc, #44]	@ (8006088 <PDM_Filter+0x30>)
 800605c:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800605e:	429c      	cmp	r4, r3
 8006060:	d107      	bne.n	8006072 <PDM_Filter+0x1a>
 8006062:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006064:	05dc      	lsls	r4, r3, #23
 8006066:	d508      	bpl.n	800607a <PDM_Filter+0x22>
 8006068:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800606a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800606e:	320c      	adds	r2, #12
 8006070:	4718      	bx	r3
 8006072:	2004      	movs	r0, #4
 8006074:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006078:	4770      	bx	lr
 800607a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800607e:	bf14      	ite	ne
 8006080:	2020      	movne	r0, #32
 8006082:	2030      	moveq	r0, #48	@ 0x30
 8006084:	e7f6      	b.n	8006074 <PDM_Filter+0x1c>
 8006086:	bf00      	nop
 8006088:	b5e8b5cd 	.word	0xb5e8b5cd

0800608c <memset>:
 800608c:	4402      	add	r2, r0
 800608e:	4603      	mov	r3, r0
 8006090:	4293      	cmp	r3, r2
 8006092:	d100      	bne.n	8006096 <memset+0xa>
 8006094:	4770      	bx	lr
 8006096:	f803 1b01 	strb.w	r1, [r3], #1
 800609a:	e7f9      	b.n	8006090 <memset+0x4>

0800609c <__errno>:
 800609c:	4b01      	ldr	r3, [pc, #4]	@ (80060a4 <__errno+0x8>)
 800609e:	6818      	ldr	r0, [r3, #0]
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	2000042c 	.word	0x2000042c

080060a8 <__libc_init_array>:
 80060a8:	b570      	push	{r4, r5, r6, lr}
 80060aa:	4d0d      	ldr	r5, [pc, #52]	@ (80060e0 <__libc_init_array+0x38>)
 80060ac:	4c0d      	ldr	r4, [pc, #52]	@ (80060e4 <__libc_init_array+0x3c>)
 80060ae:	1b64      	subs	r4, r4, r5
 80060b0:	10a4      	asrs	r4, r4, #2
 80060b2:	2600      	movs	r6, #0
 80060b4:	42a6      	cmp	r6, r4
 80060b6:	d109      	bne.n	80060cc <__libc_init_array+0x24>
 80060b8:	4d0b      	ldr	r5, [pc, #44]	@ (80060e8 <__libc_init_array+0x40>)
 80060ba:	4c0c      	ldr	r4, [pc, #48]	@ (80060ec <__libc_init_array+0x44>)
 80060bc:	f000 fc04 	bl	80068c8 <_init>
 80060c0:	1b64      	subs	r4, r4, r5
 80060c2:	10a4      	asrs	r4, r4, #2
 80060c4:	2600      	movs	r6, #0
 80060c6:	42a6      	cmp	r6, r4
 80060c8:	d105      	bne.n	80060d6 <__libc_init_array+0x2e>
 80060ca:	bd70      	pop	{r4, r5, r6, pc}
 80060cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80060d0:	4798      	blx	r3
 80060d2:	3601      	adds	r6, #1
 80060d4:	e7ee      	b.n	80060b4 <__libc_init_array+0xc>
 80060d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80060da:	4798      	blx	r3
 80060dc:	3601      	adds	r6, #1
 80060de:	e7f2      	b.n	80060c6 <__libc_init_array+0x1e>
 80060e0:	08006964 	.word	0x08006964
 80060e4:	08006964 	.word	0x08006964
 80060e8:	08006964 	.word	0x08006964
 80060ec:	08006968 	.word	0x08006968

080060f0 <powf>:
 80060f0:	b508      	push	{r3, lr}
 80060f2:	ed2d 8b04 	vpush	{d8-d9}
 80060f6:	eeb0 8a60 	vmov.f32	s16, s1
 80060fa:	eeb0 9a40 	vmov.f32	s18, s0
 80060fe:	f000 f87d 	bl	80061fc <__ieee754_powf>
 8006102:	eeb4 8a48 	vcmp.f32	s16, s16
 8006106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800610a:	eef0 8a40 	vmov.f32	s17, s0
 800610e:	d63e      	bvs.n	800618e <powf+0x9e>
 8006110:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8006114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006118:	d112      	bne.n	8006140 <powf+0x50>
 800611a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800611e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006122:	d039      	beq.n	8006198 <powf+0xa8>
 8006124:	eeb0 0a48 	vmov.f32	s0, s16
 8006128:	f000 f839 	bl	800619e <finitef>
 800612c:	b378      	cbz	r0, 800618e <powf+0x9e>
 800612e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006136:	d52a      	bpl.n	800618e <powf+0x9e>
 8006138:	f7ff ffb0 	bl	800609c <__errno>
 800613c:	2322      	movs	r3, #34	@ 0x22
 800613e:	e014      	b.n	800616a <powf+0x7a>
 8006140:	f000 f82d 	bl	800619e <finitef>
 8006144:	b998      	cbnz	r0, 800616e <powf+0x7e>
 8006146:	eeb0 0a49 	vmov.f32	s0, s18
 800614a:	f000 f828 	bl	800619e <finitef>
 800614e:	b170      	cbz	r0, 800616e <powf+0x7e>
 8006150:	eeb0 0a48 	vmov.f32	s0, s16
 8006154:	f000 f823 	bl	800619e <finitef>
 8006158:	b148      	cbz	r0, 800616e <powf+0x7e>
 800615a:	eef4 8a68 	vcmp.f32	s17, s17
 800615e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006162:	d7e9      	bvc.n	8006138 <powf+0x48>
 8006164:	f7ff ff9a 	bl	800609c <__errno>
 8006168:	2321      	movs	r3, #33	@ 0x21
 800616a:	6003      	str	r3, [r0, #0]
 800616c:	e00f      	b.n	800618e <powf+0x9e>
 800616e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8006172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006176:	d10a      	bne.n	800618e <powf+0x9e>
 8006178:	eeb0 0a49 	vmov.f32	s0, s18
 800617c:	f000 f80f 	bl	800619e <finitef>
 8006180:	b128      	cbz	r0, 800618e <powf+0x9e>
 8006182:	eeb0 0a48 	vmov.f32	s0, s16
 8006186:	f000 f80a 	bl	800619e <finitef>
 800618a:	2800      	cmp	r0, #0
 800618c:	d1d4      	bne.n	8006138 <powf+0x48>
 800618e:	eeb0 0a68 	vmov.f32	s0, s17
 8006192:	ecbd 8b04 	vpop	{d8-d9}
 8006196:	bd08      	pop	{r3, pc}
 8006198:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800619c:	e7f7      	b.n	800618e <powf+0x9e>

0800619e <finitef>:
 800619e:	ee10 3a10 	vmov	r3, s0
 80061a2:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80061a6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80061aa:	bfac      	ite	ge
 80061ac:	2000      	movge	r0, #0
 80061ae:	2001      	movlt	r0, #1
 80061b0:	4770      	bx	lr
	...

080061b4 <roundf>:
 80061b4:	ee10 0a10 	vmov	r0, s0
 80061b8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80061bc:	3a7f      	subs	r2, #127	@ 0x7f
 80061be:	2a16      	cmp	r2, #22
 80061c0:	dc15      	bgt.n	80061ee <roundf+0x3a>
 80061c2:	2a00      	cmp	r2, #0
 80061c4:	da08      	bge.n	80061d8 <roundf+0x24>
 80061c6:	3201      	adds	r2, #1
 80061c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80061cc:	d101      	bne.n	80061d2 <roundf+0x1e>
 80061ce:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 80061d2:	ee00 3a10 	vmov	s0, r3
 80061d6:	4770      	bx	lr
 80061d8:	4907      	ldr	r1, [pc, #28]	@ (80061f8 <roundf+0x44>)
 80061da:	4111      	asrs	r1, r2
 80061dc:	4201      	tst	r1, r0
 80061de:	d0fa      	beq.n	80061d6 <roundf+0x22>
 80061e0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80061e4:	4113      	asrs	r3, r2
 80061e6:	4403      	add	r3, r0
 80061e8:	ea23 0301 	bic.w	r3, r3, r1
 80061ec:	e7f1      	b.n	80061d2 <roundf+0x1e>
 80061ee:	2a80      	cmp	r2, #128	@ 0x80
 80061f0:	d1f1      	bne.n	80061d6 <roundf+0x22>
 80061f2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80061f6:	4770      	bx	lr
 80061f8:	007fffff 	.word	0x007fffff

080061fc <__ieee754_powf>:
 80061fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006200:	ee10 4a90 	vmov	r4, s1
 8006204:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8006208:	ed2d 8b02 	vpush	{d8}
 800620c:	ee10 6a10 	vmov	r6, s0
 8006210:	eeb0 8a40 	vmov.f32	s16, s0
 8006214:	eef0 8a60 	vmov.f32	s17, s1
 8006218:	d10c      	bne.n	8006234 <__ieee754_powf+0x38>
 800621a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800621e:	0076      	lsls	r6, r6, #1
 8006220:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8006224:	f240 8274 	bls.w	8006710 <__ieee754_powf+0x514>
 8006228:	ee38 0a28 	vadd.f32	s0, s16, s17
 800622c:	ecbd 8b02 	vpop	{d8}
 8006230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006234:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8006238:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800623c:	d802      	bhi.n	8006244 <__ieee754_powf+0x48>
 800623e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8006242:	d908      	bls.n	8006256 <__ieee754_powf+0x5a>
 8006244:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8006248:	d1ee      	bne.n	8006228 <__ieee754_powf+0x2c>
 800624a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800624e:	0064      	lsls	r4, r4, #1
 8006250:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8006254:	e7e6      	b.n	8006224 <__ieee754_powf+0x28>
 8006256:	2e00      	cmp	r6, #0
 8006258:	da1f      	bge.n	800629a <__ieee754_powf+0x9e>
 800625a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800625e:	f080 8260 	bcs.w	8006722 <__ieee754_powf+0x526>
 8006262:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8006266:	d32f      	bcc.n	80062c8 <__ieee754_powf+0xcc>
 8006268:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800626c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8006270:	fa49 f503 	asr.w	r5, r9, r3
 8006274:	fa05 f303 	lsl.w	r3, r5, r3
 8006278:	454b      	cmp	r3, r9
 800627a:	d123      	bne.n	80062c4 <__ieee754_powf+0xc8>
 800627c:	f005 0501 	and.w	r5, r5, #1
 8006280:	f1c5 0502 	rsb	r5, r5, #2
 8006284:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8006288:	d11f      	bne.n	80062ca <__ieee754_powf+0xce>
 800628a:	2c00      	cmp	r4, #0
 800628c:	f280 8246 	bge.w	800671c <__ieee754_powf+0x520>
 8006290:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006294:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8006298:	e7c8      	b.n	800622c <__ieee754_powf+0x30>
 800629a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800629e:	d111      	bne.n	80062c4 <__ieee754_powf+0xc8>
 80062a0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80062a4:	f000 8234 	beq.w	8006710 <__ieee754_powf+0x514>
 80062a8:	d906      	bls.n	80062b8 <__ieee754_powf+0xbc>
 80062aa:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80065c0 <__ieee754_powf+0x3c4>
 80062ae:	2c00      	cmp	r4, #0
 80062b0:	bfa8      	it	ge
 80062b2:	eeb0 0a68 	vmovge.f32	s0, s17
 80062b6:	e7b9      	b.n	800622c <__ieee754_powf+0x30>
 80062b8:	2c00      	cmp	r4, #0
 80062ba:	f280 822c 	bge.w	8006716 <__ieee754_powf+0x51a>
 80062be:	eeb1 0a68 	vneg.f32	s0, s17
 80062c2:	e7b3      	b.n	800622c <__ieee754_powf+0x30>
 80062c4:	2500      	movs	r5, #0
 80062c6:	e7dd      	b.n	8006284 <__ieee754_powf+0x88>
 80062c8:	2500      	movs	r5, #0
 80062ca:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80062ce:	d102      	bne.n	80062d6 <__ieee754_powf+0xda>
 80062d0:	ee28 0a08 	vmul.f32	s0, s16, s16
 80062d4:	e7aa      	b.n	800622c <__ieee754_powf+0x30>
 80062d6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80062da:	f040 8227 	bne.w	800672c <__ieee754_powf+0x530>
 80062de:	2e00      	cmp	r6, #0
 80062e0:	f2c0 8224 	blt.w	800672c <__ieee754_powf+0x530>
 80062e4:	eeb0 0a48 	vmov.f32	s0, s16
 80062e8:	ecbd 8b02 	vpop	{d8}
 80062ec:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062f0:	f000 bae6 	b.w	80068c0 <__ieee754_sqrtf>
 80062f4:	2d01      	cmp	r5, #1
 80062f6:	d199      	bne.n	800622c <__ieee754_powf+0x30>
 80062f8:	eeb1 0a40 	vneg.f32	s0, s0
 80062fc:	e796      	b.n	800622c <__ieee754_powf+0x30>
 80062fe:	0ff0      	lsrs	r0, r6, #31
 8006300:	3801      	subs	r0, #1
 8006302:	ea55 0300 	orrs.w	r3, r5, r0
 8006306:	d104      	bne.n	8006312 <__ieee754_powf+0x116>
 8006308:	ee38 8a48 	vsub.f32	s16, s16, s16
 800630c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006310:	e78c      	b.n	800622c <__ieee754_powf+0x30>
 8006312:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8006316:	d96d      	bls.n	80063f4 <__ieee754_powf+0x1f8>
 8006318:	4baa      	ldr	r3, [pc, #680]	@ (80065c4 <__ieee754_powf+0x3c8>)
 800631a:	4598      	cmp	r8, r3
 800631c:	d808      	bhi.n	8006330 <__ieee754_powf+0x134>
 800631e:	2c00      	cmp	r4, #0
 8006320:	da0b      	bge.n	800633a <__ieee754_powf+0x13e>
 8006322:	2000      	movs	r0, #0
 8006324:	ecbd 8b02 	vpop	{d8}
 8006328:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800632c:	f000 bac2 	b.w	80068b4 <__math_oflowf>
 8006330:	4ba5      	ldr	r3, [pc, #660]	@ (80065c8 <__ieee754_powf+0x3cc>)
 8006332:	4598      	cmp	r8, r3
 8006334:	d908      	bls.n	8006348 <__ieee754_powf+0x14c>
 8006336:	2c00      	cmp	r4, #0
 8006338:	dcf3      	bgt.n	8006322 <__ieee754_powf+0x126>
 800633a:	2000      	movs	r0, #0
 800633c:	ecbd 8b02 	vpop	{d8}
 8006340:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006344:	f000 bab0 	b.w	80068a8 <__math_uflowf>
 8006348:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800634c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006350:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80065cc <__ieee754_powf+0x3d0>
 8006354:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8006358:	eee0 6a67 	vfms.f32	s13, s0, s15
 800635c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006360:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8006364:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006368:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80065d0 <__ieee754_powf+0x3d4>
 800636c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006370:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80065d4 <__ieee754_powf+0x3d8>
 8006374:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8006378:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80065d8 <__ieee754_powf+0x3dc>
 800637c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006380:	eeb0 7a67 	vmov.f32	s14, s15
 8006384:	eea0 7a26 	vfma.f32	s14, s0, s13
 8006388:	ee17 3a10 	vmov	r3, s14
 800638c:	f36f 030b 	bfc	r3, #0, #12
 8006390:	ee07 3a10 	vmov	s14, r3
 8006394:	eeb0 6a47 	vmov.f32	s12, s14
 8006398:	eea0 6a66 	vfms.f32	s12, s0, s13
 800639c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80063a0:	3d01      	subs	r5, #1
 80063a2:	4305      	orrs	r5, r0
 80063a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063a8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80063ac:	f36f 040b 	bfc	r4, #0, #12
 80063b0:	bf18      	it	ne
 80063b2:	eeb0 8a66 	vmovne.f32	s16, s13
 80063b6:	ee06 4a90 	vmov	s13, r4
 80063ba:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80063be:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80063c2:	ee67 7a26 	vmul.f32	s15, s14, s13
 80063c6:	eee6 0a07 	vfma.f32	s1, s12, s14
 80063ca:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80063ce:	ee17 1a10 	vmov	r1, s14
 80063d2:	2900      	cmp	r1, #0
 80063d4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80063d8:	f340 80dd 	ble.w	8006596 <__ieee754_powf+0x39a>
 80063dc:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80063e0:	f240 80ca 	bls.w	8006578 <__ieee754_powf+0x37c>
 80063e4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80063e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ec:	bf4c      	ite	mi
 80063ee:	2001      	movmi	r0, #1
 80063f0:	2000      	movpl	r0, #0
 80063f2:	e797      	b.n	8006324 <__ieee754_powf+0x128>
 80063f4:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80063f8:	bf01      	itttt	eq
 80063fa:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80065dc <__ieee754_powf+0x3e0>
 80063fe:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8006402:	f06f 0317 	mvneq.w	r3, #23
 8006406:	ee17 7a90 	vmoveq	r7, s15
 800640a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800640e:	bf18      	it	ne
 8006410:	2300      	movne	r3, #0
 8006412:	3a7f      	subs	r2, #127	@ 0x7f
 8006414:	441a      	add	r2, r3
 8006416:	4b72      	ldr	r3, [pc, #456]	@ (80065e0 <__ieee754_powf+0x3e4>)
 8006418:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800641c:	429f      	cmp	r7, r3
 800641e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8006422:	dd06      	ble.n	8006432 <__ieee754_powf+0x236>
 8006424:	4b6f      	ldr	r3, [pc, #444]	@ (80065e4 <__ieee754_powf+0x3e8>)
 8006426:	429f      	cmp	r7, r3
 8006428:	f340 80a4 	ble.w	8006574 <__ieee754_powf+0x378>
 800642c:	3201      	adds	r2, #1
 800642e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8006432:	2600      	movs	r6, #0
 8006434:	4b6c      	ldr	r3, [pc, #432]	@ (80065e8 <__ieee754_powf+0x3ec>)
 8006436:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800643a:	ee07 1a10 	vmov	s14, r1
 800643e:	edd3 5a00 	vldr	s11, [r3]
 8006442:	4b6a      	ldr	r3, [pc, #424]	@ (80065ec <__ieee754_powf+0x3f0>)
 8006444:	ee75 7a87 	vadd.f32	s15, s11, s14
 8006448:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800644c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8006450:	1049      	asrs	r1, r1, #1
 8006452:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8006456:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800645a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800645e:	ee37 6a65 	vsub.f32	s12, s14, s11
 8006462:	ee07 1a90 	vmov	s15, r1
 8006466:	ee26 5a24 	vmul.f32	s10, s12, s9
 800646a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800646e:	ee15 7a10 	vmov	r7, s10
 8006472:	401f      	ands	r7, r3
 8006474:	ee06 7a90 	vmov	s13, r7
 8006478:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800647c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8006480:	ee65 7a05 	vmul.f32	s15, s10, s10
 8006484:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8006488:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80065f0 <__ieee754_powf+0x3f4>
 800648c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80065f4 <__ieee754_powf+0x3f8>
 8006490:	eee7 5a87 	vfma.f32	s11, s15, s14
 8006494:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80065f8 <__ieee754_powf+0x3fc>
 8006498:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800649c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80065cc <__ieee754_powf+0x3d0>
 80064a0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80064a4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80065fc <__ieee754_powf+0x400>
 80064a8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80064ac:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8006600 <__ieee754_powf+0x404>
 80064b0:	ee26 6a24 	vmul.f32	s12, s12, s9
 80064b4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80064b8:	ee35 7a26 	vadd.f32	s14, s10, s13
 80064bc:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80064c0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80064c4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80064c8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80064cc:	eef0 5a67 	vmov.f32	s11, s15
 80064d0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80064d4:	ee75 5a87 	vadd.f32	s11, s11, s14
 80064d8:	ee15 1a90 	vmov	r1, s11
 80064dc:	4019      	ands	r1, r3
 80064de:	ee05 1a90 	vmov	s11, r1
 80064e2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80064e6:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80064ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064ee:	ee67 7a85 	vmul.f32	s15, s15, s10
 80064f2:	eee6 7a25 	vfma.f32	s15, s12, s11
 80064f6:	eeb0 6a67 	vmov.f32	s12, s15
 80064fa:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80064fe:	ee16 1a10 	vmov	r1, s12
 8006502:	4019      	ands	r1, r3
 8006504:	ee06 1a10 	vmov	s12, r1
 8006508:	eeb0 7a46 	vmov.f32	s14, s12
 800650c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8006510:	493c      	ldr	r1, [pc, #240]	@ (8006604 <__ieee754_powf+0x408>)
 8006512:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8006516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800651a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8006608 <__ieee754_powf+0x40c>
 800651e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800660c <__ieee754_powf+0x410>
 8006522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006526:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006610 <__ieee754_powf+0x414>
 800652a:	eee6 7a07 	vfma.f32	s15, s12, s14
 800652e:	ed91 7a00 	vldr	s14, [r1]
 8006532:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006536:	ee07 2a10 	vmov	s14, r2
 800653a:	4a36      	ldr	r2, [pc, #216]	@ (8006614 <__ieee754_powf+0x418>)
 800653c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8006540:	eeb0 7a67 	vmov.f32	s14, s15
 8006544:	eea6 7a25 	vfma.f32	s14, s12, s11
 8006548:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800654c:	ed92 5a00 	vldr	s10, [r2]
 8006550:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006554:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006558:	ee17 2a10 	vmov	r2, s14
 800655c:	401a      	ands	r2, r3
 800655e:	ee07 2a10 	vmov	s14, r2
 8006562:	ee77 6a66 	vsub.f32	s13, s14, s13
 8006566:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800656a:	eee6 6a65 	vfms.f32	s13, s12, s11
 800656e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006572:	e715      	b.n	80063a0 <__ieee754_powf+0x1a4>
 8006574:	2601      	movs	r6, #1
 8006576:	e75d      	b.n	8006434 <__ieee754_powf+0x238>
 8006578:	d152      	bne.n	8006620 <__ieee754_powf+0x424>
 800657a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8006618 <__ieee754_powf+0x41c>
 800657e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006582:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8006586:	eef4 6ac7 	vcmpe.f32	s13, s14
 800658a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800658e:	f73f af29 	bgt.w	80063e4 <__ieee754_powf+0x1e8>
 8006592:	2386      	movs	r3, #134	@ 0x86
 8006594:	e048      	b.n	8006628 <__ieee754_powf+0x42c>
 8006596:	4a21      	ldr	r2, [pc, #132]	@ (800661c <__ieee754_powf+0x420>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d907      	bls.n	80065ac <__ieee754_powf+0x3b0>
 800659c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80065a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065a4:	bf4c      	ite	mi
 80065a6:	2001      	movmi	r0, #1
 80065a8:	2000      	movpl	r0, #0
 80065aa:	e6c7      	b.n	800633c <__ieee754_powf+0x140>
 80065ac:	d138      	bne.n	8006620 <__ieee754_powf+0x424>
 80065ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80065b2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80065b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ba:	dbea      	blt.n	8006592 <__ieee754_powf+0x396>
 80065bc:	e7ee      	b.n	800659c <__ieee754_powf+0x3a0>
 80065be:	bf00      	nop
 80065c0:	00000000 	.word	0x00000000
 80065c4:	3f7ffff3 	.word	0x3f7ffff3
 80065c8:	3f800007 	.word	0x3f800007
 80065cc:	3eaaaaab 	.word	0x3eaaaaab
 80065d0:	3fb8aa00 	.word	0x3fb8aa00
 80065d4:	3fb8aa3b 	.word	0x3fb8aa3b
 80065d8:	36eca570 	.word	0x36eca570
 80065dc:	4b800000 	.word	0x4b800000
 80065e0:	001cc471 	.word	0x001cc471
 80065e4:	005db3d6 	.word	0x005db3d6
 80065e8:	08006954 	.word	0x08006954
 80065ec:	fffff000 	.word	0xfffff000
 80065f0:	3e6c3255 	.word	0x3e6c3255
 80065f4:	3e53f142 	.word	0x3e53f142
 80065f8:	3e8ba305 	.word	0x3e8ba305
 80065fc:	3edb6db7 	.word	0x3edb6db7
 8006600:	3f19999a 	.word	0x3f19999a
 8006604:	08006944 	.word	0x08006944
 8006608:	3f76384f 	.word	0x3f76384f
 800660c:	3f763800 	.word	0x3f763800
 8006610:	369dc3a0 	.word	0x369dc3a0
 8006614:	0800694c 	.word	0x0800694c
 8006618:	3338aa3c 	.word	0x3338aa3c
 800661c:	43160000 	.word	0x43160000
 8006620:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8006624:	d96f      	bls.n	8006706 <__ieee754_powf+0x50a>
 8006626:	15db      	asrs	r3, r3, #23
 8006628:	3b7e      	subs	r3, #126	@ 0x7e
 800662a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800662e:	4118      	asrs	r0, r3
 8006630:	4408      	add	r0, r1
 8006632:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006636:	4a4e      	ldr	r2, [pc, #312]	@ (8006770 <__ieee754_powf+0x574>)
 8006638:	3b7f      	subs	r3, #127	@ 0x7f
 800663a:	411a      	asrs	r2, r3
 800663c:	4002      	ands	r2, r0
 800663e:	ee07 2a10 	vmov	s14, r2
 8006642:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8006646:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800664a:	f1c3 0317 	rsb	r3, r3, #23
 800664e:	4118      	asrs	r0, r3
 8006650:	2900      	cmp	r1, #0
 8006652:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006656:	bfb8      	it	lt
 8006658:	4240      	neglt	r0, r0
 800665a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800665e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8006774 <__ieee754_powf+0x578>
 8006662:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8006778 <__ieee754_powf+0x57c>
 8006666:	ee16 3a90 	vmov	r3, s13
 800666a:	f36f 030b 	bfc	r3, #0, #12
 800666e:	ee06 3a90 	vmov	s13, r3
 8006672:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006676:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800667a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800667e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800677c <__ieee754_powf+0x580>
 8006682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006686:	eee0 7a87 	vfma.f32	s15, s1, s14
 800668a:	eeb0 7a67 	vmov.f32	s14, s15
 800668e:	eea6 7a86 	vfma.f32	s14, s13, s12
 8006692:	eef0 5a47 	vmov.f32	s11, s14
 8006696:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800669a:	ee67 6a07 	vmul.f32	s13, s14, s14
 800669e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80066a2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8006780 <__ieee754_powf+0x584>
 80066a6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8006784 <__ieee754_powf+0x588>
 80066aa:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80066ae:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8006788 <__ieee754_powf+0x58c>
 80066b2:	eee6 5a26 	vfma.f32	s11, s12, s13
 80066b6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800678c <__ieee754_powf+0x590>
 80066ba:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80066be:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006790 <__ieee754_powf+0x594>
 80066c2:	eee6 5a26 	vfma.f32	s11, s12, s13
 80066c6:	eeb0 6a47 	vmov.f32	s12, s14
 80066ca:	eea5 6ae6 	vfms.f32	s12, s11, s13
 80066ce:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80066d2:	ee67 5a06 	vmul.f32	s11, s14, s12
 80066d6:	ee36 6a66 	vsub.f32	s12, s12, s13
 80066da:	eee7 7a27 	vfma.f32	s15, s14, s15
 80066de:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80066e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80066e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 80066ee:	ee10 3a10 	vmov	r3, s0
 80066f2:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80066f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80066fa:	da06      	bge.n	800670a <__ieee754_powf+0x50e>
 80066fc:	f000 f854 	bl	80067a8 <scalbnf>
 8006700:	ee20 0a08 	vmul.f32	s0, s0, s16
 8006704:	e592      	b.n	800622c <__ieee754_powf+0x30>
 8006706:	2000      	movs	r0, #0
 8006708:	e7a7      	b.n	800665a <__ieee754_powf+0x45e>
 800670a:	ee00 3a10 	vmov	s0, r3
 800670e:	e7f7      	b.n	8006700 <__ieee754_powf+0x504>
 8006710:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006714:	e58a      	b.n	800622c <__ieee754_powf+0x30>
 8006716:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8006794 <__ieee754_powf+0x598>
 800671a:	e587      	b.n	800622c <__ieee754_powf+0x30>
 800671c:	eeb0 0a48 	vmov.f32	s0, s16
 8006720:	e584      	b.n	800622c <__ieee754_powf+0x30>
 8006722:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8006726:	f43f adbb 	beq.w	80062a0 <__ieee754_powf+0xa4>
 800672a:	2502      	movs	r5, #2
 800672c:	eeb0 0a48 	vmov.f32	s0, s16
 8006730:	f000 f832 	bl	8006798 <fabsf>
 8006734:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8006738:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800673c:	4647      	mov	r7, r8
 800673e:	d003      	beq.n	8006748 <__ieee754_powf+0x54c>
 8006740:	f1b8 0f00 	cmp.w	r8, #0
 8006744:	f47f addb 	bne.w	80062fe <__ieee754_powf+0x102>
 8006748:	2c00      	cmp	r4, #0
 800674a:	bfbc      	itt	lt
 800674c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8006750:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006754:	2e00      	cmp	r6, #0
 8006756:	f6bf ad69 	bge.w	800622c <__ieee754_powf+0x30>
 800675a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800675e:	ea58 0805 	orrs.w	r8, r8, r5
 8006762:	f47f adc7 	bne.w	80062f4 <__ieee754_powf+0xf8>
 8006766:	ee70 7a40 	vsub.f32	s15, s0, s0
 800676a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800676e:	e55d      	b.n	800622c <__ieee754_powf+0x30>
 8006770:	ff800000 	.word	0xff800000
 8006774:	3f317218 	.word	0x3f317218
 8006778:	3f317200 	.word	0x3f317200
 800677c:	35bfbe8c 	.word	0x35bfbe8c
 8006780:	b5ddea0e 	.word	0xb5ddea0e
 8006784:	3331bb4c 	.word	0x3331bb4c
 8006788:	388ab355 	.word	0x388ab355
 800678c:	bb360b61 	.word	0xbb360b61
 8006790:	3e2aaaab 	.word	0x3e2aaaab
 8006794:	00000000 	.word	0x00000000

08006798 <fabsf>:
 8006798:	ee10 3a10 	vmov	r3, s0
 800679c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067a0:	ee00 3a10 	vmov	s0, r3
 80067a4:	4770      	bx	lr
	...

080067a8 <scalbnf>:
 80067a8:	ee10 3a10 	vmov	r3, s0
 80067ac:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80067b0:	d02b      	beq.n	800680a <scalbnf+0x62>
 80067b2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80067b6:	d302      	bcc.n	80067be <scalbnf+0x16>
 80067b8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80067bc:	4770      	bx	lr
 80067be:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80067c2:	d123      	bne.n	800680c <scalbnf+0x64>
 80067c4:	4b24      	ldr	r3, [pc, #144]	@ (8006858 <scalbnf+0xb0>)
 80067c6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800685c <scalbnf+0xb4>
 80067ca:	4298      	cmp	r0, r3
 80067cc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80067d0:	db17      	blt.n	8006802 <scalbnf+0x5a>
 80067d2:	ee10 3a10 	vmov	r3, s0
 80067d6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80067da:	3a19      	subs	r2, #25
 80067dc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80067e0:	4288      	cmp	r0, r1
 80067e2:	dd15      	ble.n	8006810 <scalbnf+0x68>
 80067e4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006860 <scalbnf+0xb8>
 80067e8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006864 <scalbnf+0xbc>
 80067ec:	ee10 3a10 	vmov	r3, s0
 80067f0:	eeb0 7a67 	vmov.f32	s14, s15
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bfb8      	it	lt
 80067f8:	eef0 7a66 	vmovlt.f32	s15, s13
 80067fc:	ee27 0a87 	vmul.f32	s0, s15, s14
 8006800:	4770      	bx	lr
 8006802:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006868 <scalbnf+0xc0>
 8006806:	ee27 0a80 	vmul.f32	s0, s15, s0
 800680a:	4770      	bx	lr
 800680c:	0dd2      	lsrs	r2, r2, #23
 800680e:	e7e5      	b.n	80067dc <scalbnf+0x34>
 8006810:	4410      	add	r0, r2
 8006812:	28fe      	cmp	r0, #254	@ 0xfe
 8006814:	dce6      	bgt.n	80067e4 <scalbnf+0x3c>
 8006816:	2800      	cmp	r0, #0
 8006818:	dd06      	ble.n	8006828 <scalbnf+0x80>
 800681a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800681e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006822:	ee00 3a10 	vmov	s0, r3
 8006826:	4770      	bx	lr
 8006828:	f110 0f16 	cmn.w	r0, #22
 800682c:	da09      	bge.n	8006842 <scalbnf+0x9a>
 800682e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006868 <scalbnf+0xc0>
 8006832:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800686c <scalbnf+0xc4>
 8006836:	ee10 3a10 	vmov	r3, s0
 800683a:	eeb0 7a67 	vmov.f32	s14, s15
 800683e:	2b00      	cmp	r3, #0
 8006840:	e7d9      	b.n	80067f6 <scalbnf+0x4e>
 8006842:	3019      	adds	r0, #25
 8006844:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006848:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800684c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006870 <scalbnf+0xc8>
 8006850:	ee07 3a90 	vmov	s15, r3
 8006854:	e7d7      	b.n	8006806 <scalbnf+0x5e>
 8006856:	bf00      	nop
 8006858:	ffff3cb0 	.word	0xffff3cb0
 800685c:	4c000000 	.word	0x4c000000
 8006860:	7149f2ca 	.word	0x7149f2ca
 8006864:	f149f2ca 	.word	0xf149f2ca
 8006868:	0da24260 	.word	0x0da24260
 800686c:	8da24260 	.word	0x8da24260
 8006870:	33000000 	.word	0x33000000

08006874 <with_errnof>:
 8006874:	b510      	push	{r4, lr}
 8006876:	ed2d 8b02 	vpush	{d8}
 800687a:	eeb0 8a40 	vmov.f32	s16, s0
 800687e:	4604      	mov	r4, r0
 8006880:	f7ff fc0c 	bl	800609c <__errno>
 8006884:	eeb0 0a48 	vmov.f32	s0, s16
 8006888:	ecbd 8b02 	vpop	{d8}
 800688c:	6004      	str	r4, [r0, #0]
 800688e:	bd10      	pop	{r4, pc}

08006890 <xflowf>:
 8006890:	b130      	cbz	r0, 80068a0 <xflowf+0x10>
 8006892:	eef1 7a40 	vneg.f32	s15, s0
 8006896:	ee27 0a80 	vmul.f32	s0, s15, s0
 800689a:	2022      	movs	r0, #34	@ 0x22
 800689c:	f7ff bfea 	b.w	8006874 <with_errnof>
 80068a0:	eef0 7a40 	vmov.f32	s15, s0
 80068a4:	e7f7      	b.n	8006896 <xflowf+0x6>
	...

080068a8 <__math_uflowf>:
 80068a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80068b0 <__math_uflowf+0x8>
 80068ac:	f7ff bff0 	b.w	8006890 <xflowf>
 80068b0:	10000000 	.word	0x10000000

080068b4 <__math_oflowf>:
 80068b4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80068bc <__math_oflowf+0x8>
 80068b8:	f7ff bfea 	b.w	8006890 <xflowf>
 80068bc:	70000000 	.word	0x70000000

080068c0 <__ieee754_sqrtf>:
 80068c0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80068c4:	4770      	bx	lr
	...

080068c8 <_init>:
 80068c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ca:	bf00      	nop
 80068cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ce:	bc08      	pop	{r3}
 80068d0:	469e      	mov	lr, r3
 80068d2:	4770      	bx	lr

080068d4 <_fini>:
 80068d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d6:	bf00      	nop
 80068d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068da:	bc08      	pop	{r3}
 80068dc:	469e      	mov	lr, r3
 80068de:	4770      	bx	lr
