Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,2364
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00007979814836289734
power__switching__total,0.000012121087820560206
power__leakage__total,0.0000015831220707696048
power__total,0.00009350236359750852
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25159916528989756
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2515640822413272
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1206381695352795
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.682436126924696
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120638
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.824575
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25217481594444624
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2516654178507658
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6331614856072348
timing__setup__ws__corner:nom_slow_1p08V_125C,13.197311172985076
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.633161
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.543724
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2517866264529073
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25158620343571847
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3061057327588743
timing__setup__ws__corner:nom_typ_1p20V_25C,14.142698079613874
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.306106
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.368504
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25159916528989756
clock__skew__worst_setup,0.2515640822413272
timing__hold__ws,0.1206381695352795
timing__setup__ws,13.197311172985076
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120638
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.543724
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,256
design__instance__area__stdcell,3957.21
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.136731
design__instance__utilization__stdcell,0.136731
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,10
design__instance__area__class:inverter,56.2464
design__instance__count__class:sequential_cell,30
design__instance__area__class:sequential_cell,1509.58
design__instance__count__class:multi_input_combinational_cell,164
design__instance__area__class:multi_input_combinational_cell,1518.65
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,42
design__instance__area__class:timing_repair_buffer,722.131
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4480.83
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,117.936
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,37
global_route__vias,1472
global_route__wirelength,7251
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,273
route__net__special,2
route__drc_errors__iter:0,41
route__wirelength__iter:0,4651
route__drc_errors__iter:1,8
route__wirelength__iter:1,4607
route__drc_errors__iter:2,13
route__wirelength__iter:2,4614
route__drc_errors__iter:3,0
route__wirelength__iter:3,4615
route__drc_errors,0
route__wirelength,4615
route__vias,1372
route__vias__singlecut,1372
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,136.485
design__instance__count__class:fill_cell,2108
design__instance__area__class:fill_cell,24984.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000958184
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000956066
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000150386
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000956066
design_powergrid__voltage__worst,0.0000956066
design_powergrid__voltage__worst__net:VPWR,1.1999
design_powergrid__drop__worst,0.0000958184
design_powergrid__drop__worst__net:VPWR,0.0000958184
design_powergrid__voltage__worst__net:VGND,0.0000956066
design_powergrid__drop__worst__net:VGND,0.0000956066
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000169999999999999998659926114807916519566788338124752044677734375
ir__drop__worst,0.0000957999999999999975706932442420793449855409562587738037109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
