\hypertarget{cpukit_2score_2cpu_2arm_2cpu_8c}{}\section{cpukit/score/cpu/arm/cpu.c File Reference}
\label{cpukit_2score_2cpu_2arm_2cpu_8c}\index{cpukit/score/cpu/arm/cpu.c@{cpukit/score/cpu/arm/cpu.c}}


A\+RM architecture support implementation.  


{\ttfamily \#include $<$rtems/score/assert.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/cpu.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/thread.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/tls.\+h$>$}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2arm_2cpu_8c_a025a59540551205c71d7ad4f1ebb3e16}\label{cpukit_2score_2cpu_2arm_2cpu_8c_a025a59540551205c71d7ad4f1ebb3e16}} 
{\bfseries R\+T\+E\+M\+S\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+A\+S\+S\+E\+RT} (sizeof(\mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}})==A\+R\+M\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+I\+ZE, A\+R\+M\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+I\+ZE)
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2arm_2cpu_8c_a1d4a9dc10529a905f1311ecbf100f88f}\label{cpukit_2score_2cpu_2arm_2cpu_8c_a1d4a9dc10529a905f1311ecbf100f88f}} 
{\bfseries R\+T\+E\+M\+S\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+A\+S\+S\+E\+RT} (sizeof(\mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}) \% \mbox{\hyperlink{v850_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}{C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}==0, C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+alignment)
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2arm_2cpu_8c_a6e4bd7ca2fb17ea50cd837c8b4e11b73}\label{cpukit_2score_2cpu_2arm_2cpu_8c_a6e4bd7ca2fb17ea50cd837c8b4e11b73}} 
{\bfseries R\+T\+E\+M\+S\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+A\+S\+S\+E\+RT} (offsetof(\mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}, register\+\_\+sp)==A\+R\+M\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+S\+P\+\_\+\+O\+F\+F\+S\+ET, A\+R\+M\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+S\+P\+\_\+\+O\+F\+F\+S\+ET)
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2arm_2cpu_8c_a78f319c029ed7f78adc3d281f2c8cec2}\label{cpukit_2score_2cpu_2arm_2cpu_8c_a78f319c029ed7f78adc3d281f2c8cec2}} 
{\bfseries R\+T\+E\+M\+S\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+A\+S\+S\+E\+RT} (sizeof(\mbox{\hyperlink{structARM__VFP__context}{A\+R\+M\+\_\+\+V\+F\+P\+\_\+context}})==A\+R\+M\+\_\+\+V\+F\+P\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE, A\+R\+M\+\_\+\+V\+F\+P\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+RM architecture support implementation. 

