// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="simons_dwt,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045ffg900-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.340000,HLS_SYN_LAT=1048606,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=27,HLS_SYN_FF=3556,HLS_SYN_LUT=4909}" *)

module simons_dwt (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream0_TDATA,
        outStream0_TVALID,
        outStream0_TREADY,
        outStream0_TKEEP,
        outStream0_TSTRB,
        outStream0_TUSER,
        outStream0_TLAST,
        outStream0_TID,
        outStream0_TDEST,
        outStream1_TDATA,
        outStream1_TVALID,
        outStream1_TREADY,
        outStream1_TKEEP,
        outStream1_TSTRB,
        outStream1_TUSER,
        outStream1_TLAST,
        outStream1_TID,
        outStream1_TDEST,
        outStream2_TDATA,
        outStream2_TVALID,
        outStream2_TREADY,
        outStream2_TKEEP,
        outStream2_TSTRB,
        outStream2_TUSER,
        outStream2_TLAST,
        outStream2_TID,
        outStream2_TDEST,
        outStream3_TDATA,
        outStream3_TVALID,
        outStream3_TREADY,
        outStream3_TKEEP,
        outStream3_TSTRB,
        outStream3_TUSER,
        outStream3_TLAST,
        outStream3_TID,
        outStream3_TDEST,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 3'b1;
parameter    ap_ST_fsm_pp0_stage0 = 3'b10;
parameter    ap_ST_fsm_state32 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_3F000000 = 32'b111111000000000000000000000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv21_100000 = 21'b100000000000000000000;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv12_800 = 12'b100000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_1FF = 10'b111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_7FF = 12'b11111111111;
parameter    ap_const_lv32_2 = 32'b10;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (C_S_AXI_CONTROL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [0:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [0:0] inStream_TID;
input  [0:0] inStream_TDEST;
output  [31:0] outStream0_TDATA;
output   outStream0_TVALID;
input   outStream0_TREADY;
output  [3:0] outStream0_TKEEP;
output  [3:0] outStream0_TSTRB;
output  [0:0] outStream0_TUSER;
output  [0:0] outStream0_TLAST;
output  [0:0] outStream0_TID;
output  [0:0] outStream0_TDEST;
output  [31:0] outStream1_TDATA;
output   outStream1_TVALID;
input   outStream1_TREADY;
output  [3:0] outStream1_TKEEP;
output  [3:0] outStream1_TSTRB;
output  [0:0] outStream1_TUSER;
output  [0:0] outStream1_TLAST;
output  [0:0] outStream1_TID;
output  [0:0] outStream1_TDEST;
output  [31:0] outStream2_TDATA;
output   outStream2_TVALID;
input   outStream2_TREADY;
output  [3:0] outStream2_TKEEP;
output  [3:0] outStream2_TSTRB;
output  [0:0] outStream2_TUSER;
output  [0:0] outStream2_TLAST;
output  [0:0] outStream2_TID;
output  [0:0] outStream2_TDEST;
output  [31:0] outStream3_TDATA;
output   outStream3_TVALID;
input   outStream3_TREADY;
output  [3:0] outStream3_TKEEP;
output  [3:0] outStream3_TSTRB;
output  [0:0] outStream3_TUSER;
output  [0:0] outStream3_TLAST;
output  [0:0] outStream3_TID;
output  [0:0] outStream3_TDEST;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] INPUT_STREAM_V_data_V_0_data_out;
wire    INPUT_STREAM_V_data_V_0_vld_in;
wire    INPUT_STREAM_V_data_V_0_vld_out;
wire    INPUT_STREAM_V_data_V_0_ack_in;
reg    INPUT_STREAM_V_data_V_0_ack_out;
reg   [31:0] INPUT_STREAM_V_data_V_0_payload_A;
reg   [31:0] INPUT_STREAM_V_data_V_0_payload_B;
reg    INPUT_STREAM_V_data_V_0_sel_rd;
reg    INPUT_STREAM_V_data_V_0_sel_wr;
wire    INPUT_STREAM_V_data_V_0_sel;
wire    INPUT_STREAM_V_data_V_0_load_A;
wire    INPUT_STREAM_V_data_V_0_load_B;
reg   [1:0] INPUT_STREAM_V_data_V_0_state;
wire    INPUT_STREAM_V_data_V_0_state_cmp_full;
reg   [3:0] INPUT_STREAM_V_keep_V_0_data_out;
wire    INPUT_STREAM_V_keep_V_0_vld_in;
wire    INPUT_STREAM_V_keep_V_0_vld_out;
wire    INPUT_STREAM_V_keep_V_0_ack_in;
reg    INPUT_STREAM_V_keep_V_0_ack_out;
reg   [3:0] INPUT_STREAM_V_keep_V_0_payload_A;
reg   [3:0] INPUT_STREAM_V_keep_V_0_payload_B;
reg    INPUT_STREAM_V_keep_V_0_sel_rd;
reg    INPUT_STREAM_V_keep_V_0_sel_wr;
wire    INPUT_STREAM_V_keep_V_0_sel;
wire    INPUT_STREAM_V_keep_V_0_load_A;
wire    INPUT_STREAM_V_keep_V_0_load_B;
reg   [1:0] INPUT_STREAM_V_keep_V_0_state;
wire    INPUT_STREAM_V_keep_V_0_state_cmp_full;
reg   [3:0] INPUT_STREAM_V_strb_V_0_data_out;
wire    INPUT_STREAM_V_strb_V_0_vld_in;
wire    INPUT_STREAM_V_strb_V_0_vld_out;
wire    INPUT_STREAM_V_strb_V_0_ack_in;
reg    INPUT_STREAM_V_strb_V_0_ack_out;
reg   [3:0] INPUT_STREAM_V_strb_V_0_payload_A;
reg   [3:0] INPUT_STREAM_V_strb_V_0_payload_B;
reg    INPUT_STREAM_V_strb_V_0_sel_rd;
reg    INPUT_STREAM_V_strb_V_0_sel_wr;
wire    INPUT_STREAM_V_strb_V_0_sel;
wire    INPUT_STREAM_V_strb_V_0_load_A;
wire    INPUT_STREAM_V_strb_V_0_load_B;
reg   [1:0] INPUT_STREAM_V_strb_V_0_state;
wire    INPUT_STREAM_V_strb_V_0_state_cmp_full;
reg   [0:0] INPUT_STREAM_V_id_V_0_data_out;
wire    INPUT_STREAM_V_id_V_0_vld_in;
wire    INPUT_STREAM_V_id_V_0_vld_out;
wire    INPUT_STREAM_V_id_V_0_ack_in;
reg    INPUT_STREAM_V_id_V_0_ack_out;
reg   [0:0] INPUT_STREAM_V_id_V_0_payload_A;
reg   [0:0] INPUT_STREAM_V_id_V_0_payload_B;
reg    INPUT_STREAM_V_id_V_0_sel_rd;
reg    INPUT_STREAM_V_id_V_0_sel_wr;
wire    INPUT_STREAM_V_id_V_0_sel;
wire    INPUT_STREAM_V_id_V_0_load_A;
wire    INPUT_STREAM_V_id_V_0_load_B;
reg   [1:0] INPUT_STREAM_V_id_V_0_state;
wire    INPUT_STREAM_V_id_V_0_state_cmp_full;
reg   [0:0] INPUT_STREAM_V_dest_V_0_data_out;
wire    INPUT_STREAM_V_dest_V_0_vld_in;
wire    INPUT_STREAM_V_dest_V_0_vld_out;
wire    INPUT_STREAM_V_dest_V_0_ack_in;
reg    INPUT_STREAM_V_dest_V_0_ack_out;
reg   [0:0] INPUT_STREAM_V_dest_V_0_payload_A;
reg   [0:0] INPUT_STREAM_V_dest_V_0_payload_B;
reg    INPUT_STREAM_V_dest_V_0_sel_rd;
reg    INPUT_STREAM_V_dest_V_0_sel_wr;
wire    INPUT_STREAM_V_dest_V_0_sel;
wire    INPUT_STREAM_V_dest_V_0_load_A;
wire    INPUT_STREAM_V_dest_V_0_load_B;
reg   [1:0] INPUT_STREAM_V_dest_V_0_state;
wire    INPUT_STREAM_V_dest_V_0_state_cmp_full;
reg   [31:0] OUTPUT_STREAM0_V_data_V_1_data_out;
reg    OUTPUT_STREAM0_V_data_V_1_vld_in;
wire    OUTPUT_STREAM0_V_data_V_1_vld_out;
wire    OUTPUT_STREAM0_V_data_V_1_ack_in;
wire    OUTPUT_STREAM0_V_data_V_1_ack_out;
reg   [31:0] OUTPUT_STREAM0_V_data_V_1_payload_A;
reg   [31:0] OUTPUT_STREAM0_V_data_V_1_payload_B;
reg    OUTPUT_STREAM0_V_data_V_1_sel_rd;
reg    OUTPUT_STREAM0_V_data_V_1_sel_wr;
wire    OUTPUT_STREAM0_V_data_V_1_sel;
wire    OUTPUT_STREAM0_V_data_V_1_load_A;
wire    OUTPUT_STREAM0_V_data_V_1_load_B;
reg   [1:0] OUTPUT_STREAM0_V_data_V_1_state;
wire    OUTPUT_STREAM0_V_data_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM0_V_keep_V_1_data_out;
reg    OUTPUT_STREAM0_V_keep_V_1_vld_in;
wire    OUTPUT_STREAM0_V_keep_V_1_vld_out;
wire    OUTPUT_STREAM0_V_keep_V_1_ack_in;
wire    OUTPUT_STREAM0_V_keep_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM0_V_keep_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM0_V_keep_V_1_payload_B;
reg    OUTPUT_STREAM0_V_keep_V_1_sel_rd;
reg    OUTPUT_STREAM0_V_keep_V_1_sel_wr;
wire    OUTPUT_STREAM0_V_keep_V_1_sel;
wire    OUTPUT_STREAM0_V_keep_V_1_load_A;
wire    OUTPUT_STREAM0_V_keep_V_1_load_B;
reg   [1:0] OUTPUT_STREAM0_V_keep_V_1_state;
wire    OUTPUT_STREAM0_V_keep_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM0_V_strb_V_1_data_out;
reg    OUTPUT_STREAM0_V_strb_V_1_vld_in;
wire    OUTPUT_STREAM0_V_strb_V_1_vld_out;
wire    OUTPUT_STREAM0_V_strb_V_1_ack_in;
wire    OUTPUT_STREAM0_V_strb_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM0_V_strb_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM0_V_strb_V_1_payload_B;
reg    OUTPUT_STREAM0_V_strb_V_1_sel_rd;
reg    OUTPUT_STREAM0_V_strb_V_1_sel_wr;
wire    OUTPUT_STREAM0_V_strb_V_1_sel;
wire    OUTPUT_STREAM0_V_strb_V_1_load_A;
wire    OUTPUT_STREAM0_V_strb_V_1_load_B;
reg   [1:0] OUTPUT_STREAM0_V_strb_V_1_state;
wire    OUTPUT_STREAM0_V_strb_V_1_state_cmp_full;
wire   [0:0] OUTPUT_STREAM0_V_user_V_1_data_out;
reg    OUTPUT_STREAM0_V_user_V_1_vld_in;
wire    OUTPUT_STREAM0_V_user_V_1_vld_out;
wire    OUTPUT_STREAM0_V_user_V_1_ack_in;
wire    OUTPUT_STREAM0_V_user_V_1_ack_out;
reg    OUTPUT_STREAM0_V_user_V_1_sel_rd;
wire    OUTPUT_STREAM0_V_user_V_1_sel;
reg   [1:0] OUTPUT_STREAM0_V_user_V_1_state;
reg   [0:0] OUTPUT_STREAM0_V_last_V_1_data_out;
reg    OUTPUT_STREAM0_V_last_V_1_vld_in;
wire    OUTPUT_STREAM0_V_last_V_1_vld_out;
wire    OUTPUT_STREAM0_V_last_V_1_ack_in;
wire    OUTPUT_STREAM0_V_last_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM0_V_last_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM0_V_last_V_1_payload_B;
reg    OUTPUT_STREAM0_V_last_V_1_sel_rd;
reg    OUTPUT_STREAM0_V_last_V_1_sel_wr;
wire    OUTPUT_STREAM0_V_last_V_1_sel;
wire    OUTPUT_STREAM0_V_last_V_1_load_A;
wire    OUTPUT_STREAM0_V_last_V_1_load_B;
reg   [1:0] OUTPUT_STREAM0_V_last_V_1_state;
wire    OUTPUT_STREAM0_V_last_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM0_V_id_V_1_data_out;
reg    OUTPUT_STREAM0_V_id_V_1_vld_in;
wire    OUTPUT_STREAM0_V_id_V_1_vld_out;
wire    OUTPUT_STREAM0_V_id_V_1_ack_in;
wire    OUTPUT_STREAM0_V_id_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM0_V_id_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM0_V_id_V_1_payload_B;
reg    OUTPUT_STREAM0_V_id_V_1_sel_rd;
reg    OUTPUT_STREAM0_V_id_V_1_sel_wr;
wire    OUTPUT_STREAM0_V_id_V_1_sel;
wire    OUTPUT_STREAM0_V_id_V_1_load_A;
wire    OUTPUT_STREAM0_V_id_V_1_load_B;
reg   [1:0] OUTPUT_STREAM0_V_id_V_1_state;
wire    OUTPUT_STREAM0_V_id_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM0_V_dest_V_1_data_out;
reg    OUTPUT_STREAM0_V_dest_V_1_vld_in;
wire    OUTPUT_STREAM0_V_dest_V_1_vld_out;
wire    OUTPUT_STREAM0_V_dest_V_1_ack_in;
wire    OUTPUT_STREAM0_V_dest_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM0_V_dest_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM0_V_dest_V_1_payload_B;
reg    OUTPUT_STREAM0_V_dest_V_1_sel_rd;
reg    OUTPUT_STREAM0_V_dest_V_1_sel_wr;
wire    OUTPUT_STREAM0_V_dest_V_1_sel;
wire    OUTPUT_STREAM0_V_dest_V_1_load_A;
wire    OUTPUT_STREAM0_V_dest_V_1_load_B;
reg   [1:0] OUTPUT_STREAM0_V_dest_V_1_state;
wire    OUTPUT_STREAM0_V_dest_V_1_state_cmp_full;
reg   [31:0] OUTPUT_STREAM1_V_data_V_1_data_out;
reg    OUTPUT_STREAM1_V_data_V_1_vld_in;
wire    OUTPUT_STREAM1_V_data_V_1_vld_out;
wire    OUTPUT_STREAM1_V_data_V_1_ack_in;
wire    OUTPUT_STREAM1_V_data_V_1_ack_out;
reg   [31:0] OUTPUT_STREAM1_V_data_V_1_payload_A;
reg   [31:0] OUTPUT_STREAM1_V_data_V_1_payload_B;
reg    OUTPUT_STREAM1_V_data_V_1_sel_rd;
reg    OUTPUT_STREAM1_V_data_V_1_sel_wr;
wire    OUTPUT_STREAM1_V_data_V_1_sel;
wire    OUTPUT_STREAM1_V_data_V_1_load_A;
wire    OUTPUT_STREAM1_V_data_V_1_load_B;
reg   [1:0] OUTPUT_STREAM1_V_data_V_1_state;
wire    OUTPUT_STREAM1_V_data_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM1_V_keep_V_1_data_out;
reg    OUTPUT_STREAM1_V_keep_V_1_vld_in;
wire    OUTPUT_STREAM1_V_keep_V_1_vld_out;
wire    OUTPUT_STREAM1_V_keep_V_1_ack_in;
wire    OUTPUT_STREAM1_V_keep_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM1_V_keep_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM1_V_keep_V_1_payload_B;
reg    OUTPUT_STREAM1_V_keep_V_1_sel_rd;
reg    OUTPUT_STREAM1_V_keep_V_1_sel_wr;
wire    OUTPUT_STREAM1_V_keep_V_1_sel;
wire    OUTPUT_STREAM1_V_keep_V_1_load_A;
wire    OUTPUT_STREAM1_V_keep_V_1_load_B;
reg   [1:0] OUTPUT_STREAM1_V_keep_V_1_state;
wire    OUTPUT_STREAM1_V_keep_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM1_V_strb_V_1_data_out;
reg    OUTPUT_STREAM1_V_strb_V_1_vld_in;
wire    OUTPUT_STREAM1_V_strb_V_1_vld_out;
wire    OUTPUT_STREAM1_V_strb_V_1_ack_in;
wire    OUTPUT_STREAM1_V_strb_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM1_V_strb_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM1_V_strb_V_1_payload_B;
reg    OUTPUT_STREAM1_V_strb_V_1_sel_rd;
reg    OUTPUT_STREAM1_V_strb_V_1_sel_wr;
wire    OUTPUT_STREAM1_V_strb_V_1_sel;
wire    OUTPUT_STREAM1_V_strb_V_1_load_A;
wire    OUTPUT_STREAM1_V_strb_V_1_load_B;
reg   [1:0] OUTPUT_STREAM1_V_strb_V_1_state;
wire    OUTPUT_STREAM1_V_strb_V_1_state_cmp_full;
wire   [0:0] OUTPUT_STREAM1_V_user_V_1_data_out;
reg    OUTPUT_STREAM1_V_user_V_1_vld_in;
wire    OUTPUT_STREAM1_V_user_V_1_vld_out;
wire    OUTPUT_STREAM1_V_user_V_1_ack_in;
wire    OUTPUT_STREAM1_V_user_V_1_ack_out;
reg    OUTPUT_STREAM1_V_user_V_1_sel_rd;
wire    OUTPUT_STREAM1_V_user_V_1_sel;
reg   [1:0] OUTPUT_STREAM1_V_user_V_1_state;
reg   [0:0] OUTPUT_STREAM1_V_last_V_1_data_out;
reg    OUTPUT_STREAM1_V_last_V_1_vld_in;
wire    OUTPUT_STREAM1_V_last_V_1_vld_out;
wire    OUTPUT_STREAM1_V_last_V_1_ack_in;
wire    OUTPUT_STREAM1_V_last_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM1_V_last_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM1_V_last_V_1_payload_B;
reg    OUTPUT_STREAM1_V_last_V_1_sel_rd;
reg    OUTPUT_STREAM1_V_last_V_1_sel_wr;
wire    OUTPUT_STREAM1_V_last_V_1_sel;
wire    OUTPUT_STREAM1_V_last_V_1_load_A;
wire    OUTPUT_STREAM1_V_last_V_1_load_B;
reg   [1:0] OUTPUT_STREAM1_V_last_V_1_state;
wire    OUTPUT_STREAM1_V_last_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM1_V_id_V_1_data_out;
reg    OUTPUT_STREAM1_V_id_V_1_vld_in;
wire    OUTPUT_STREAM1_V_id_V_1_vld_out;
wire    OUTPUT_STREAM1_V_id_V_1_ack_in;
wire    OUTPUT_STREAM1_V_id_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM1_V_id_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM1_V_id_V_1_payload_B;
reg    OUTPUT_STREAM1_V_id_V_1_sel_rd;
reg    OUTPUT_STREAM1_V_id_V_1_sel_wr;
wire    OUTPUT_STREAM1_V_id_V_1_sel;
wire    OUTPUT_STREAM1_V_id_V_1_load_A;
wire    OUTPUT_STREAM1_V_id_V_1_load_B;
reg   [1:0] OUTPUT_STREAM1_V_id_V_1_state;
wire    OUTPUT_STREAM1_V_id_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM1_V_dest_V_1_data_out;
reg    OUTPUT_STREAM1_V_dest_V_1_vld_in;
wire    OUTPUT_STREAM1_V_dest_V_1_vld_out;
wire    OUTPUT_STREAM1_V_dest_V_1_ack_in;
wire    OUTPUT_STREAM1_V_dest_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM1_V_dest_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM1_V_dest_V_1_payload_B;
reg    OUTPUT_STREAM1_V_dest_V_1_sel_rd;
reg    OUTPUT_STREAM1_V_dest_V_1_sel_wr;
wire    OUTPUT_STREAM1_V_dest_V_1_sel;
wire    OUTPUT_STREAM1_V_dest_V_1_load_A;
wire    OUTPUT_STREAM1_V_dest_V_1_load_B;
reg   [1:0] OUTPUT_STREAM1_V_dest_V_1_state;
wire    OUTPUT_STREAM1_V_dest_V_1_state_cmp_full;
reg   [31:0] OUTPUT_STREAM2_V_data_V_1_data_out;
reg    OUTPUT_STREAM2_V_data_V_1_vld_in;
wire    OUTPUT_STREAM2_V_data_V_1_vld_out;
wire    OUTPUT_STREAM2_V_data_V_1_ack_in;
wire    OUTPUT_STREAM2_V_data_V_1_ack_out;
reg   [31:0] OUTPUT_STREAM2_V_data_V_1_payload_A;
reg   [31:0] OUTPUT_STREAM2_V_data_V_1_payload_B;
reg    OUTPUT_STREAM2_V_data_V_1_sel_rd;
reg    OUTPUT_STREAM2_V_data_V_1_sel_wr;
wire    OUTPUT_STREAM2_V_data_V_1_sel;
wire    OUTPUT_STREAM2_V_data_V_1_load_A;
wire    OUTPUT_STREAM2_V_data_V_1_load_B;
reg   [1:0] OUTPUT_STREAM2_V_data_V_1_state;
wire    OUTPUT_STREAM2_V_data_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM2_V_keep_V_1_data_out;
reg    OUTPUT_STREAM2_V_keep_V_1_vld_in;
wire    OUTPUT_STREAM2_V_keep_V_1_vld_out;
wire    OUTPUT_STREAM2_V_keep_V_1_ack_in;
wire    OUTPUT_STREAM2_V_keep_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM2_V_keep_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM2_V_keep_V_1_payload_B;
reg    OUTPUT_STREAM2_V_keep_V_1_sel_rd;
reg    OUTPUT_STREAM2_V_keep_V_1_sel_wr;
wire    OUTPUT_STREAM2_V_keep_V_1_sel;
wire    OUTPUT_STREAM2_V_keep_V_1_load_A;
wire    OUTPUT_STREAM2_V_keep_V_1_load_B;
reg   [1:0] OUTPUT_STREAM2_V_keep_V_1_state;
wire    OUTPUT_STREAM2_V_keep_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM2_V_strb_V_1_data_out;
reg    OUTPUT_STREAM2_V_strb_V_1_vld_in;
wire    OUTPUT_STREAM2_V_strb_V_1_vld_out;
wire    OUTPUT_STREAM2_V_strb_V_1_ack_in;
wire    OUTPUT_STREAM2_V_strb_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM2_V_strb_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM2_V_strb_V_1_payload_B;
reg    OUTPUT_STREAM2_V_strb_V_1_sel_rd;
reg    OUTPUT_STREAM2_V_strb_V_1_sel_wr;
wire    OUTPUT_STREAM2_V_strb_V_1_sel;
wire    OUTPUT_STREAM2_V_strb_V_1_load_A;
wire    OUTPUT_STREAM2_V_strb_V_1_load_B;
reg   [1:0] OUTPUT_STREAM2_V_strb_V_1_state;
wire    OUTPUT_STREAM2_V_strb_V_1_state_cmp_full;
wire   [0:0] OUTPUT_STREAM2_V_user_V_1_data_out;
reg    OUTPUT_STREAM2_V_user_V_1_vld_in;
wire    OUTPUT_STREAM2_V_user_V_1_vld_out;
wire    OUTPUT_STREAM2_V_user_V_1_ack_in;
wire    OUTPUT_STREAM2_V_user_V_1_ack_out;
reg    OUTPUT_STREAM2_V_user_V_1_sel_rd;
wire    OUTPUT_STREAM2_V_user_V_1_sel;
reg   [1:0] OUTPUT_STREAM2_V_user_V_1_state;
reg   [0:0] OUTPUT_STREAM2_V_last_V_1_data_out;
reg    OUTPUT_STREAM2_V_last_V_1_vld_in;
wire    OUTPUT_STREAM2_V_last_V_1_vld_out;
wire    OUTPUT_STREAM2_V_last_V_1_ack_in;
wire    OUTPUT_STREAM2_V_last_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM2_V_last_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM2_V_last_V_1_payload_B;
reg    OUTPUT_STREAM2_V_last_V_1_sel_rd;
reg    OUTPUT_STREAM2_V_last_V_1_sel_wr;
wire    OUTPUT_STREAM2_V_last_V_1_sel;
wire    OUTPUT_STREAM2_V_last_V_1_load_A;
wire    OUTPUT_STREAM2_V_last_V_1_load_B;
reg   [1:0] OUTPUT_STREAM2_V_last_V_1_state;
wire    OUTPUT_STREAM2_V_last_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM2_V_id_V_1_data_out;
reg    OUTPUT_STREAM2_V_id_V_1_vld_in;
wire    OUTPUT_STREAM2_V_id_V_1_vld_out;
wire    OUTPUT_STREAM2_V_id_V_1_ack_in;
wire    OUTPUT_STREAM2_V_id_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM2_V_id_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM2_V_id_V_1_payload_B;
reg    OUTPUT_STREAM2_V_id_V_1_sel_rd;
reg    OUTPUT_STREAM2_V_id_V_1_sel_wr;
wire    OUTPUT_STREAM2_V_id_V_1_sel;
wire    OUTPUT_STREAM2_V_id_V_1_load_A;
wire    OUTPUT_STREAM2_V_id_V_1_load_B;
reg   [1:0] OUTPUT_STREAM2_V_id_V_1_state;
wire    OUTPUT_STREAM2_V_id_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM2_V_dest_V_1_data_out;
reg    OUTPUT_STREAM2_V_dest_V_1_vld_in;
wire    OUTPUT_STREAM2_V_dest_V_1_vld_out;
wire    OUTPUT_STREAM2_V_dest_V_1_ack_in;
wire    OUTPUT_STREAM2_V_dest_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM2_V_dest_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM2_V_dest_V_1_payload_B;
reg    OUTPUT_STREAM2_V_dest_V_1_sel_rd;
reg    OUTPUT_STREAM2_V_dest_V_1_sel_wr;
wire    OUTPUT_STREAM2_V_dest_V_1_sel;
wire    OUTPUT_STREAM2_V_dest_V_1_load_A;
wire    OUTPUT_STREAM2_V_dest_V_1_load_B;
reg   [1:0] OUTPUT_STREAM2_V_dest_V_1_state;
wire    OUTPUT_STREAM2_V_dest_V_1_state_cmp_full;
reg   [31:0] OUTPUT_STREAM3_V_data_V_1_data_out;
reg    OUTPUT_STREAM3_V_data_V_1_vld_in;
wire    OUTPUT_STREAM3_V_data_V_1_vld_out;
wire    OUTPUT_STREAM3_V_data_V_1_ack_in;
wire    OUTPUT_STREAM3_V_data_V_1_ack_out;
reg   [31:0] OUTPUT_STREAM3_V_data_V_1_payload_A;
reg   [31:0] OUTPUT_STREAM3_V_data_V_1_payload_B;
reg    OUTPUT_STREAM3_V_data_V_1_sel_rd;
reg    OUTPUT_STREAM3_V_data_V_1_sel_wr;
wire    OUTPUT_STREAM3_V_data_V_1_sel;
wire    OUTPUT_STREAM3_V_data_V_1_load_A;
wire    OUTPUT_STREAM3_V_data_V_1_load_B;
reg   [1:0] OUTPUT_STREAM3_V_data_V_1_state;
wire    OUTPUT_STREAM3_V_data_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM3_V_keep_V_1_data_out;
reg    OUTPUT_STREAM3_V_keep_V_1_vld_in;
wire    OUTPUT_STREAM3_V_keep_V_1_vld_out;
wire    OUTPUT_STREAM3_V_keep_V_1_ack_in;
wire    OUTPUT_STREAM3_V_keep_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM3_V_keep_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM3_V_keep_V_1_payload_B;
reg    OUTPUT_STREAM3_V_keep_V_1_sel_rd;
reg    OUTPUT_STREAM3_V_keep_V_1_sel_wr;
wire    OUTPUT_STREAM3_V_keep_V_1_sel;
wire    OUTPUT_STREAM3_V_keep_V_1_load_A;
wire    OUTPUT_STREAM3_V_keep_V_1_load_B;
reg   [1:0] OUTPUT_STREAM3_V_keep_V_1_state;
wire    OUTPUT_STREAM3_V_keep_V_1_state_cmp_full;
reg   [3:0] OUTPUT_STREAM3_V_strb_V_1_data_out;
reg    OUTPUT_STREAM3_V_strb_V_1_vld_in;
wire    OUTPUT_STREAM3_V_strb_V_1_vld_out;
wire    OUTPUT_STREAM3_V_strb_V_1_ack_in;
wire    OUTPUT_STREAM3_V_strb_V_1_ack_out;
reg   [3:0] OUTPUT_STREAM3_V_strb_V_1_payload_A;
reg   [3:0] OUTPUT_STREAM3_V_strb_V_1_payload_B;
reg    OUTPUT_STREAM3_V_strb_V_1_sel_rd;
reg    OUTPUT_STREAM3_V_strb_V_1_sel_wr;
wire    OUTPUT_STREAM3_V_strb_V_1_sel;
wire    OUTPUT_STREAM3_V_strb_V_1_load_A;
wire    OUTPUT_STREAM3_V_strb_V_1_load_B;
reg   [1:0] OUTPUT_STREAM3_V_strb_V_1_state;
wire    OUTPUT_STREAM3_V_strb_V_1_state_cmp_full;
wire   [0:0] OUTPUT_STREAM3_V_user_V_1_data_out;
reg    OUTPUT_STREAM3_V_user_V_1_vld_in;
wire    OUTPUT_STREAM3_V_user_V_1_vld_out;
wire    OUTPUT_STREAM3_V_user_V_1_ack_in;
wire    OUTPUT_STREAM3_V_user_V_1_ack_out;
reg    OUTPUT_STREAM3_V_user_V_1_sel_rd;
wire    OUTPUT_STREAM3_V_user_V_1_sel;
reg   [1:0] OUTPUT_STREAM3_V_user_V_1_state;
reg   [0:0] OUTPUT_STREAM3_V_last_V_1_data_out;
reg    OUTPUT_STREAM3_V_last_V_1_vld_in;
wire    OUTPUT_STREAM3_V_last_V_1_vld_out;
wire    OUTPUT_STREAM3_V_last_V_1_ack_in;
wire    OUTPUT_STREAM3_V_last_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM3_V_last_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM3_V_last_V_1_payload_B;
reg    OUTPUT_STREAM3_V_last_V_1_sel_rd;
reg    OUTPUT_STREAM3_V_last_V_1_sel_wr;
wire    OUTPUT_STREAM3_V_last_V_1_sel;
wire    OUTPUT_STREAM3_V_last_V_1_load_A;
wire    OUTPUT_STREAM3_V_last_V_1_load_B;
reg   [1:0] OUTPUT_STREAM3_V_last_V_1_state;
wire    OUTPUT_STREAM3_V_last_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM3_V_id_V_1_data_out;
reg    OUTPUT_STREAM3_V_id_V_1_vld_in;
wire    OUTPUT_STREAM3_V_id_V_1_vld_out;
wire    OUTPUT_STREAM3_V_id_V_1_ack_in;
wire    OUTPUT_STREAM3_V_id_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM3_V_id_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM3_V_id_V_1_payload_B;
reg    OUTPUT_STREAM3_V_id_V_1_sel_rd;
reg    OUTPUT_STREAM3_V_id_V_1_sel_wr;
wire    OUTPUT_STREAM3_V_id_V_1_sel;
wire    OUTPUT_STREAM3_V_id_V_1_load_A;
wire    OUTPUT_STREAM3_V_id_V_1_load_B;
reg   [1:0] OUTPUT_STREAM3_V_id_V_1_state;
wire    OUTPUT_STREAM3_V_id_V_1_state_cmp_full;
reg   [0:0] OUTPUT_STREAM3_V_dest_V_1_data_out;
reg    OUTPUT_STREAM3_V_dest_V_1_vld_in;
wire    OUTPUT_STREAM3_V_dest_V_1_vld_out;
wire    OUTPUT_STREAM3_V_dest_V_1_ack_in;
wire    OUTPUT_STREAM3_V_dest_V_1_ack_out;
reg   [0:0] OUTPUT_STREAM3_V_dest_V_1_payload_A;
reg   [0:0] OUTPUT_STREAM3_V_dest_V_1_payload_B;
reg    OUTPUT_STREAM3_V_dest_V_1_sel_rd;
reg    OUTPUT_STREAM3_V_dest_V_1_sel_wr;
wire    OUTPUT_STREAM3_V_dest_V_1_sel;
wire    OUTPUT_STREAM3_V_dest_V_1_load_A;
wire    OUTPUT_STREAM3_V_dest_V_1_load_B;
reg   [1:0] OUTPUT_STREAM3_V_dest_V_1_state;
wire    OUTPUT_STREAM3_V_dest_V_1_state_cmp_full;
reg    inStream_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_616;
reg    outStream0_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter28;
reg   [0:0] tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_reg_639;
reg   [0:0] tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_16_reg_648;
reg    ap_enable_reg_pp0_iter29;
reg   [0:0] ap_pipeline_reg_pp0_iter28_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter28_tmp_16_reg_648;
reg    outStream1_TDATA_blk_n;
reg    outStream2_TDATA_blk_n;
reg    outStream3_TDATA_blk_n;
reg   [20:0] indvar_flatten_reg_333;
reg   [9:0] rows_reg_344;
reg   [11:0] cols_reg_355;
wire   [31:0] grp_fu_366_p2;
reg   [31:0] reg_435;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_16_reg_648;
wire   [31:0] grp_fu_370_p2;
reg   [31:0] reg_440;
reg   [31:0] ap_pipeline_reg_pp0_iter9_reg_440;
reg   [31:0] ap_pipeline_reg_pp0_iter10_reg_440;
reg   [31:0] ap_pipeline_reg_pp0_iter11_reg_440;
reg   [31:0] ap_pipeline_reg_pp0_iter12_reg_440;
reg   [31:0] ap_pipeline_reg_pp0_iter13_reg_440;
reg   [31:0] ap_pipeline_reg_pp0_iter14_reg_440;
reg   [31:0] ap_pipeline_reg_pp0_iter15_reg_440;
wire   [31:0] grp_fu_390_p2;
reg   [31:0] reg_447;
reg    ap_enable_reg_pp0_iter13;
reg   [0:0] ap_pipeline_reg_pp0_iter12_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter12_tmp_16_reg_648;
reg   [31:0] ap_pipeline_reg_pp0_iter14_reg_447;
reg   [31:0] ap_pipeline_reg_pp0_iter15_reg_447;
wire   [0:0] exitcond_flatten_fu_454_p2;
wire   [20:0] indvar_flatten_next_fu_460_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] cols_mid2_fu_472_p3;
reg   [11:0] cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter1_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter2_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter3_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter4_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter5_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter6_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter7_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter8_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter9_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter10_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter11_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter12_cols_mid2_reg_625;
reg   [11:0] ap_pipeline_reg_pp0_iter13_cols_mid2_reg_625;
wire   [9:0] rows_cast3_mid2_v_fu_486_p3;
reg   [9:0] rows_cast3_mid2_v_reg_634;
wire   [0:0] tmp_fu_494_p1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter11_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter13_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter14_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter15_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter16_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter17_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter18_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter19_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter20_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter21_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter22_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter23_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter24_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter25_tmp_reg_639;
reg   [0:0] ap_pipeline_reg_pp0_iter26_tmp_reg_639;
wire   [0:0] tmp_3_mid2_fu_510_p3;
reg   [0:0] tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter11_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter12_tmp_3_mid2_reg_643;
reg   [0:0] ap_pipeline_reg_pp0_iter13_tmp_3_mid2_reg_643;
wire   [0:0] tmp_16_fu_518_p1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter11_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter13_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter14_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter15_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter16_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter17_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter18_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter19_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter20_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter21_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter22_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter23_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter24_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter25_tmp_16_reg_648;
reg   [0:0] ap_pipeline_reg_pp0_iter26_tmp_16_reg_648;
reg   [3:0] tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter2_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter3_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter4_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter5_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter6_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter7_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter8_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter9_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter10_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter11_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter12_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter13_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter14_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter15_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter16_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter17_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter18_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter19_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter20_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter21_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter22_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter23_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter24_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter25_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter26_tmp_keep_V_reg_652;
reg   [3:0] ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
reg   [3:0] tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter2_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter3_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter4_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter5_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter6_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter7_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter8_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter9_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter10_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter11_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter12_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter13_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter14_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter15_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter16_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter17_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter18_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter19_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter20_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter21_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter22_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter23_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter24_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter25_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter26_tmp_strb_V_reg_660;
reg   [3:0] ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
reg   [0:0] tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter11_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter12_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter13_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter14_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter15_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter16_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter17_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter18_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter19_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter20_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter21_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter22_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter23_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter24_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter25_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter26_tmp_id_V_reg_668;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
reg   [0:0] tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter11_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter12_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter13_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter14_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter15_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter16_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter17_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter18_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter19_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter20_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter21_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter22_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter23_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter24_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter25_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter26_tmp_dest_V_reg_676;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
wire   [31:0] prev_pixel_fu_542_p1;
wire   [11:0] cols_1_fu_549_p2;
wire   [0:0] tmp_last_V_fu_585_p2;
reg   [0:0] tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter15_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter16_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter17_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter18_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter19_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter20_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter21_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter22_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter23_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter24_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter25_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter26_tmp_last_V_reg_705;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
wire   [31:0] last_sum_diff_vec_q0;
reg   [31:0] output_sum_last_reg_713;
reg    ap_enable_reg_pp0_iter15;
wire   [31:0] last_sum_diff_vec_q1;
reg   [31:0] output_diff_last_reg_719;
wire   [31:0] grp_fu_374_p2;
reg   [31:0] tmp_11_reg_725;
wire   [31:0] grp_fu_378_p2;
reg   [31:0] tmp_12_reg_730;
wire   [31:0] grp_fu_382_p2;
reg   [31:0] tmp_13_reg_735;
wire   [31:0] grp_fu_386_p2;
reg   [31:0] tmp_14_reg_740;
wire   [31:0] tmp_data_V_1_fu_590_p1;
wire   [31:0] tmp_data_V_2_fu_595_p1;
wire   [31:0] tmp_data_V_3_fu_600_p1;
wire   [31:0] tmp_data_V_4_fu_605_p1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg   [10:0] last_sum_diff_vec_address0;
reg    last_sum_diff_vec_ce0;
reg    last_sum_diff_vec_we0;
reg   [10:0] last_sum_diff_vec_address1;
reg    last_sum_diff_vec_ce1;
reg    last_sum_diff_vec_we1;
reg   [9:0] rows_phi_fu_348_p4;
reg   [11:0] cols_phi_fu_359_p4;
wire   [63:0] tmp_s_fu_558_p1;
wire   [63:0] tmp_10_fu_563_p1;
wire   [63:0] tmp_7_fu_571_p1;
wire   [63:0] tmp_8_fu_576_p1;
reg   [31:0] pixelIn_fu_168;
wire   [0:0] tmp_3_fu_466_p2;
wire   [9:0] rows_s_fu_480_p2;
wire   [0:0] tmp_3_mid1_fu_498_p2;
wire   [0:0] tmp_4_fu_504_p2;
wire   [11:0] grp_fu_424_p2;
wire  signed [31:0] tmp_6_cast_fu_554_p1;
wire  signed [31:0] tmp_12_cast_fu_567_p1;
wire   [0:0] tmp_15_fu_580_p2;
wire   [31:0] grp_fu_395_p2;
wire   [31:0] grp_fu_400_p2;
wire   [31:0] grp_fu_405_p2;
wire   [31:0] grp_fu_410_p2;
reg    grp_fu_366_ce;
reg    grp_fu_370_ce;
reg    grp_fu_374_ce;
reg    grp_fu_378_ce;
reg    grp_fu_382_ce;
reg    grp_fu_386_ce;
reg    grp_fu_390_ce;
reg    grp_fu_395_ce;
reg    grp_fu_400_ce;
reg    grp_fu_405_ce;
reg    grp_fu_410_ce;
wire   [0:0] ap_CS_fsm_state32;
reg    ap_condition_3112;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'b1;
#0 INPUT_STREAM_V_data_V_0_sel_rd = 1'b0;
#0 INPUT_STREAM_V_data_V_0_sel_wr = 1'b0;
#0 INPUT_STREAM_V_data_V_0_state = 2'b00;
#0 INPUT_STREAM_V_keep_V_0_sel_rd = 1'b0;
#0 INPUT_STREAM_V_keep_V_0_sel_wr = 1'b0;
#0 INPUT_STREAM_V_keep_V_0_state = 2'b00;
#0 INPUT_STREAM_V_strb_V_0_sel_rd = 1'b0;
#0 INPUT_STREAM_V_strb_V_0_sel_wr = 1'b0;
#0 INPUT_STREAM_V_strb_V_0_state = 2'b00;
#0 INPUT_STREAM_V_id_V_0_sel_rd = 1'b0;
#0 INPUT_STREAM_V_id_V_0_sel_wr = 1'b0;
#0 INPUT_STREAM_V_id_V_0_state = 2'b00;
#0 INPUT_STREAM_V_dest_V_0_sel_rd = 1'b0;
#0 INPUT_STREAM_V_dest_V_0_sel_wr = 1'b0;
#0 INPUT_STREAM_V_dest_V_0_state = 2'b00;
#0 OUTPUT_STREAM0_V_data_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM0_V_data_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM0_V_data_V_1_state = 2'b00;
#0 OUTPUT_STREAM0_V_keep_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM0_V_keep_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM0_V_keep_V_1_state = 2'b00;
#0 OUTPUT_STREAM0_V_strb_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM0_V_strb_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM0_V_strb_V_1_state = 2'b00;
#0 OUTPUT_STREAM0_V_user_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM0_V_user_V_1_state = 2'b00;
#0 OUTPUT_STREAM0_V_last_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM0_V_last_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM0_V_last_V_1_state = 2'b00;
#0 OUTPUT_STREAM0_V_id_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM0_V_id_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM0_V_id_V_1_state = 2'b00;
#0 OUTPUT_STREAM0_V_dest_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM0_V_dest_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM0_V_dest_V_1_state = 2'b00;
#0 OUTPUT_STREAM1_V_data_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM1_V_data_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM1_V_data_V_1_state = 2'b00;
#0 OUTPUT_STREAM1_V_keep_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM1_V_keep_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM1_V_keep_V_1_state = 2'b00;
#0 OUTPUT_STREAM1_V_strb_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM1_V_strb_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM1_V_strb_V_1_state = 2'b00;
#0 OUTPUT_STREAM1_V_user_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM1_V_user_V_1_state = 2'b00;
#0 OUTPUT_STREAM1_V_last_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM1_V_last_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM1_V_last_V_1_state = 2'b00;
#0 OUTPUT_STREAM1_V_id_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM1_V_id_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM1_V_id_V_1_state = 2'b00;
#0 OUTPUT_STREAM1_V_dest_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM1_V_dest_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM1_V_dest_V_1_state = 2'b00;
#0 OUTPUT_STREAM2_V_data_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM2_V_data_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM2_V_data_V_1_state = 2'b00;
#0 OUTPUT_STREAM2_V_keep_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM2_V_keep_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM2_V_keep_V_1_state = 2'b00;
#0 OUTPUT_STREAM2_V_strb_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM2_V_strb_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM2_V_strb_V_1_state = 2'b00;
#0 OUTPUT_STREAM2_V_user_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM2_V_user_V_1_state = 2'b00;
#0 OUTPUT_STREAM2_V_last_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM2_V_last_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM2_V_last_V_1_state = 2'b00;
#0 OUTPUT_STREAM2_V_id_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM2_V_id_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM2_V_id_V_1_state = 2'b00;
#0 OUTPUT_STREAM2_V_dest_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM2_V_dest_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM2_V_dest_V_1_state = 2'b00;
#0 OUTPUT_STREAM3_V_data_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM3_V_data_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM3_V_data_V_1_state = 2'b00;
#0 OUTPUT_STREAM3_V_keep_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM3_V_keep_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM3_V_keep_V_1_state = 2'b00;
#0 OUTPUT_STREAM3_V_strb_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM3_V_strb_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM3_V_strb_V_1_state = 2'b00;
#0 OUTPUT_STREAM3_V_user_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM3_V_user_V_1_state = 2'b00;
#0 OUTPUT_STREAM3_V_last_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM3_V_last_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM3_V_last_V_1_state = 2'b00;
#0 OUTPUT_STREAM3_V_id_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM3_V_id_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM3_V_id_V_1_state = 2'b00;
#0 OUTPUT_STREAM3_V_dest_V_1_sel_rd = 1'b0;
#0 OUTPUT_STREAM3_V_dest_V_1_sel_wr = 1'b0;
#0 OUTPUT_STREAM3_V_dest_V_1_state = 2'b00;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
end

simons_dwt_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
simons_dwt_CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

simons_dwt_last_sbkb #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
last_sum_diff_vec_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(last_sum_diff_vec_address0),
    .ce0(last_sum_diff_vec_ce0),
    .we0(last_sum_diff_vec_we0),
    .d0(reg_447),
    .q0(last_sum_diff_vec_q0),
    .address1(last_sum_diff_vec_address1),
    .ce1(last_sum_diff_vec_ce1),
    .we1(last_sum_diff_vec_we1),
    .d1(ap_pipeline_reg_pp0_iter13_reg_440),
    .q1(last_sum_diff_vec_q1)
);

simons_dwt_fadd_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fadd_3cud_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(pixelIn_fu_168),
    .din1(prev_pixel_fu_542_p1),
    .ce(grp_fu_366_ce),
    .dout(grp_fu_366_p2)
);

simons_dwt_fsub_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fsub_3dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(pixelIn_fu_168),
    .din1(prev_pixel_fu_542_p1),
    .ce(grp_fu_370_ce),
    .dout(grp_fu_370_p2)
);

simons_dwt_fadd_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fadd_3cud_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(output_sum_last_reg_713),
    .din1(ap_pipeline_reg_pp0_iter15_reg_447),
    .ce(grp_fu_374_ce),
    .dout(grp_fu_374_p2)
);

simons_dwt_fsub_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fsub_3dEe_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(output_sum_last_reg_713),
    .din1(ap_pipeline_reg_pp0_iter15_reg_447),
    .ce(grp_fu_378_ce),
    .dout(grp_fu_378_p2)
);

simons_dwt_fadd_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fadd_3cud_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(output_diff_last_reg_719),
    .din1(ap_pipeline_reg_pp0_iter15_reg_440),
    .ce(grp_fu_382_ce),
    .dout(grp_fu_382_p2)
);

simons_dwt_fsub_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fsub_3dEe_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(output_diff_last_reg_719),
    .din1(ap_pipeline_reg_pp0_iter15_reg_440),
    .ce(grp_fu_386_ce),
    .dout(grp_fu_386_p2)
);

simons_dwt_fmul_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fmul_3eOg_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_435),
    .din1(ap_const_lv32_3F000000),
    .ce(grp_fu_390_ce),
    .dout(grp_fu_390_p2)
);

simons_dwt_fmul_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fmul_3eOg_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_11_reg_725),
    .din1(ap_const_lv32_3F000000),
    .ce(grp_fu_395_ce),
    .dout(grp_fu_395_p2)
);

simons_dwt_fmul_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fmul_3eOg_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_12_reg_730),
    .din1(ap_const_lv32_3F000000),
    .ce(grp_fu_400_ce),
    .dout(grp_fu_400_p2)
);

simons_dwt_fmul_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fmul_3eOg_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_13_reg_735),
    .din1(ap_const_lv32_3F000000),
    .ce(grp_fu_405_ce),
    .dout(grp_fu_405_p2)
);

simons_dwt_fmul_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
simons_dwt_fmul_3eOg_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_14_reg_740),
    .din1(ap_const_lv32_3F000000),
    .ce(grp_fu_410_ce),
    .dout(grp_fu_410_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_data_V_0_ack_out) & (1'b1 == INPUT_STREAM_V_data_V_0_vld_out))) begin
            INPUT_STREAM_V_data_V_0_sel_rd <= ~INPUT_STREAM_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_data_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_data_V_0_ack_in))) begin
            INPUT_STREAM_V_data_V_0_sel_wr <= ~INPUT_STREAM_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_data_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == INPUT_STREAM_V_data_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_data_V_0_ack_out) & (INPUT_STREAM_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == INPUT_STREAM_V_data_V_0_vld_in) & (INPUT_STREAM_V_data_V_0_state == ap_const_lv2_2)))) begin
            INPUT_STREAM_V_data_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == INPUT_STREAM_V_data_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_data_V_0_ack_out) & (INPUT_STREAM_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == INPUT_STREAM_V_data_V_0_ack_out) & (INPUT_STREAM_V_data_V_0_state == ap_const_lv2_1)))) begin
            INPUT_STREAM_V_data_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == INPUT_STREAM_V_data_V_0_vld_in) & (INPUT_STREAM_V_data_V_0_state == ap_const_lv2_2)) | ((1'b1 == INPUT_STREAM_V_data_V_0_ack_out) & (INPUT_STREAM_V_data_V_0_state == ap_const_lv2_1)) | ((INPUT_STREAM_V_data_V_0_state == ap_const_lv2_3) & ~((1'b1 == INPUT_STREAM_V_data_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_data_V_0_ack_out)) & ~((1'b0 == INPUT_STREAM_V_data_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_data_V_0_ack_out))))) begin
            INPUT_STREAM_V_data_V_0_state <= ap_const_lv2_3;
        end else begin
            INPUT_STREAM_V_data_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_dest_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_dest_V_0_ack_out) & (1'b1 == INPUT_STREAM_V_dest_V_0_vld_out))) begin
            INPUT_STREAM_V_dest_V_0_sel_rd <= ~INPUT_STREAM_V_dest_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_dest_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_dest_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_dest_V_0_ack_in))) begin
            INPUT_STREAM_V_dest_V_0_sel_wr <= ~INPUT_STREAM_V_dest_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_dest_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == INPUT_STREAM_V_dest_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_dest_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_dest_V_0_state)) | ((1'b0 == INPUT_STREAM_V_dest_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_dest_V_0_state)))) begin
            INPUT_STREAM_V_dest_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == INPUT_STREAM_V_dest_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_dest_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_dest_V_0_state)) | ((1'b0 == INPUT_STREAM_V_dest_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_dest_V_0_state)))) begin
            INPUT_STREAM_V_dest_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == INPUT_STREAM_V_dest_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_dest_V_0_state)) | ((1'b1 == INPUT_STREAM_V_dest_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_dest_V_0_state)) | ((ap_const_lv2_3 == INPUT_STREAM_V_dest_V_0_state) & ~((1'b1 == INPUT_STREAM_V_dest_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_dest_V_0_ack_out)) & ~((1'b0 == INPUT_STREAM_V_dest_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_dest_V_0_ack_out))))) begin
            INPUT_STREAM_V_dest_V_0_state <= ap_const_lv2_3;
        end else begin
            INPUT_STREAM_V_dest_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_id_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_id_V_0_ack_out) & (1'b1 == INPUT_STREAM_V_id_V_0_vld_out))) begin
            INPUT_STREAM_V_id_V_0_sel_rd <= ~INPUT_STREAM_V_id_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_id_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_id_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_id_V_0_ack_in))) begin
            INPUT_STREAM_V_id_V_0_sel_wr <= ~INPUT_STREAM_V_id_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_id_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == INPUT_STREAM_V_id_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_id_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_id_V_0_state)) | ((1'b0 == INPUT_STREAM_V_id_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_id_V_0_state)))) begin
            INPUT_STREAM_V_id_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == INPUT_STREAM_V_id_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_id_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_id_V_0_state)) | ((1'b0 == INPUT_STREAM_V_id_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_id_V_0_state)))) begin
            INPUT_STREAM_V_id_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == INPUT_STREAM_V_id_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_id_V_0_state)) | ((1'b1 == INPUT_STREAM_V_id_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_id_V_0_state)) | ((ap_const_lv2_3 == INPUT_STREAM_V_id_V_0_state) & ~((1'b1 == INPUT_STREAM_V_id_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_id_V_0_ack_out)) & ~((1'b0 == INPUT_STREAM_V_id_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_id_V_0_ack_out))))) begin
            INPUT_STREAM_V_id_V_0_state <= ap_const_lv2_3;
        end else begin
            INPUT_STREAM_V_id_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_keep_V_0_ack_out) & (1'b1 == INPUT_STREAM_V_keep_V_0_vld_out))) begin
            INPUT_STREAM_V_keep_V_0_sel_rd <= ~INPUT_STREAM_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_keep_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_keep_V_0_ack_in))) begin
            INPUT_STREAM_V_keep_V_0_sel_wr <= ~INPUT_STREAM_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_keep_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == INPUT_STREAM_V_keep_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_keep_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_keep_V_0_state)) | ((1'b0 == INPUT_STREAM_V_keep_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_keep_V_0_state)))) begin
            INPUT_STREAM_V_keep_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == INPUT_STREAM_V_keep_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_keep_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_keep_V_0_state)) | ((1'b0 == INPUT_STREAM_V_keep_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_keep_V_0_state)))) begin
            INPUT_STREAM_V_keep_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == INPUT_STREAM_V_keep_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_keep_V_0_state)) | ((1'b1 == INPUT_STREAM_V_keep_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_keep_V_0_state)) | ((ap_const_lv2_3 == INPUT_STREAM_V_keep_V_0_state) & ~((1'b1 == INPUT_STREAM_V_keep_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_keep_V_0_ack_out)) & ~((1'b0 == INPUT_STREAM_V_keep_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_keep_V_0_ack_out))))) begin
            INPUT_STREAM_V_keep_V_0_state <= ap_const_lv2_3;
        end else begin
            INPUT_STREAM_V_keep_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_strb_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_strb_V_0_ack_out) & (1'b1 == INPUT_STREAM_V_strb_V_0_vld_out))) begin
            INPUT_STREAM_V_strb_V_0_sel_rd <= ~INPUT_STREAM_V_strb_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_strb_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_STREAM_V_strb_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_strb_V_0_ack_in))) begin
            INPUT_STREAM_V_strb_V_0_sel_wr <= ~INPUT_STREAM_V_strb_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_STREAM_V_strb_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == INPUT_STREAM_V_strb_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_strb_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_strb_V_0_state)) | ((1'b0 == INPUT_STREAM_V_strb_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_strb_V_0_state)))) begin
            INPUT_STREAM_V_strb_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == INPUT_STREAM_V_strb_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_strb_V_0_ack_out) & (ap_const_lv2_3 == INPUT_STREAM_V_strb_V_0_state)) | ((1'b0 == INPUT_STREAM_V_strb_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_strb_V_0_state)))) begin
            INPUT_STREAM_V_strb_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == INPUT_STREAM_V_strb_V_0_vld_in) & (ap_const_lv2_2 == INPUT_STREAM_V_strb_V_0_state)) | ((1'b1 == INPUT_STREAM_V_strb_V_0_ack_out) & (ap_const_lv2_1 == INPUT_STREAM_V_strb_V_0_state)) | ((ap_const_lv2_3 == INPUT_STREAM_V_strb_V_0_state) & ~((1'b1 == INPUT_STREAM_V_strb_V_0_vld_in) & (1'b0 == INPUT_STREAM_V_strb_V_0_ack_out)) & ~((1'b0 == INPUT_STREAM_V_strb_V_0_vld_in) & (1'b1 == INPUT_STREAM_V_strb_V_0_ack_out))))) begin
            INPUT_STREAM_V_strb_V_0_state <= ap_const_lv2_3;
        end else begin
            INPUT_STREAM_V_strb_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_data_V_1_ack_out) & (1'b1 == OUTPUT_STREAM0_V_data_V_1_vld_out))) begin
            OUTPUT_STREAM0_V_data_V_1_sel_rd <= ~OUTPUT_STREAM0_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_data_V_1_ack_in))) begin
            OUTPUT_STREAM0_V_data_V_1_sel_wr <= ~OUTPUT_STREAM0_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM0_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_data_V_1_state)))) begin
            OUTPUT_STREAM0_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_data_V_1_state)))) begin
            OUTPUT_STREAM0_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_data_V_1_state)) | ((1'b1 == OUTPUT_STREAM0_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_data_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM0_V_data_V_1_state) & ~((1'b1 == OUTPUT_STREAM0_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM0_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_data_V_1_ack_out))))) begin
            OUTPUT_STREAM0_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM0_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_dest_V_1_ack_out) & (1'b1 == OUTPUT_STREAM0_V_dest_V_1_vld_out))) begin
            OUTPUT_STREAM0_V_dest_V_1_sel_rd <= ~OUTPUT_STREAM0_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_dest_V_1_ack_in))) begin
            OUTPUT_STREAM0_V_dest_V_1_sel_wr <= ~OUTPUT_STREAM0_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM0_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_dest_V_1_state)))) begin
            OUTPUT_STREAM0_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_dest_V_1_state)))) begin
            OUTPUT_STREAM0_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_dest_V_1_state)) | ((1'b1 == OUTPUT_STREAM0_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_dest_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM0_V_dest_V_1_state) & ~((1'b1 == OUTPUT_STREAM0_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_dest_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM0_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_dest_V_1_ack_out))))) begin
            OUTPUT_STREAM0_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM0_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_id_V_1_ack_out) & (1'b1 == OUTPUT_STREAM0_V_id_V_1_vld_out))) begin
            OUTPUT_STREAM0_V_id_V_1_sel_rd <= ~OUTPUT_STREAM0_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_id_V_1_ack_in))) begin
            OUTPUT_STREAM0_V_id_V_1_sel_wr <= ~OUTPUT_STREAM0_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM0_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_id_V_1_state)))) begin
            OUTPUT_STREAM0_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_id_V_1_state)))) begin
            OUTPUT_STREAM0_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_id_V_1_state)) | ((1'b1 == OUTPUT_STREAM0_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_id_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM0_V_id_V_1_state) & ~((1'b1 == OUTPUT_STREAM0_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_id_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM0_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_id_V_1_ack_out))))) begin
            OUTPUT_STREAM0_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM0_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_keep_V_1_ack_out) & (1'b1 == OUTPUT_STREAM0_V_keep_V_1_vld_out))) begin
            OUTPUT_STREAM0_V_keep_V_1_sel_rd <= ~OUTPUT_STREAM0_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_keep_V_1_ack_in))) begin
            OUTPUT_STREAM0_V_keep_V_1_sel_wr <= ~OUTPUT_STREAM0_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM0_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_keep_V_1_state)))) begin
            OUTPUT_STREAM0_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_keep_V_1_state)))) begin
            OUTPUT_STREAM0_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_keep_V_1_state)) | ((1'b1 == OUTPUT_STREAM0_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_keep_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM0_V_keep_V_1_state) & ~((1'b1 == OUTPUT_STREAM0_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_keep_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM0_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_keep_V_1_ack_out))))) begin
            OUTPUT_STREAM0_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM0_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_last_V_1_ack_out) & (1'b1 == OUTPUT_STREAM0_V_last_V_1_vld_out))) begin
            OUTPUT_STREAM0_V_last_V_1_sel_rd <= ~OUTPUT_STREAM0_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_last_V_1_ack_in))) begin
            OUTPUT_STREAM0_V_last_V_1_sel_wr <= ~OUTPUT_STREAM0_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM0_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_last_V_1_state)))) begin
            OUTPUT_STREAM0_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_last_V_1_state)))) begin
            OUTPUT_STREAM0_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_last_V_1_state)) | ((1'b1 == OUTPUT_STREAM0_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_last_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM0_V_last_V_1_state) & ~((1'b1 == OUTPUT_STREAM0_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_last_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM0_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_last_V_1_ack_out))))) begin
            OUTPUT_STREAM0_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM0_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_strb_V_1_ack_out) & (1'b1 == OUTPUT_STREAM0_V_strb_V_1_vld_out))) begin
            OUTPUT_STREAM0_V_strb_V_1_sel_rd <= ~OUTPUT_STREAM0_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_strb_V_1_ack_in))) begin
            OUTPUT_STREAM0_V_strb_V_1_sel_wr <= ~OUTPUT_STREAM0_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM0_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_strb_V_1_state)))) begin
            OUTPUT_STREAM0_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_strb_V_1_state)))) begin
            OUTPUT_STREAM0_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_strb_V_1_state)) | ((1'b1 == OUTPUT_STREAM0_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_strb_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM0_V_strb_V_1_state) & ~((1'b1 == OUTPUT_STREAM0_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_strb_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM0_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_strb_V_1_ack_out))))) begin
            OUTPUT_STREAM0_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM0_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM0_V_user_V_1_ack_out) & (1'b1 == OUTPUT_STREAM0_V_user_V_1_vld_out))) begin
            OUTPUT_STREAM0_V_user_V_1_sel_rd <= ~OUTPUT_STREAM0_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM0_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM0_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_user_V_1_state)))) begin
            OUTPUT_STREAM0_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM0_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM0_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_user_V_1_state)))) begin
            OUTPUT_STREAM0_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM0_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM0_V_user_V_1_state)) | ((1'b1 == OUTPUT_STREAM0_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM0_V_user_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM0_V_user_V_1_state) & ~((1'b1 == OUTPUT_STREAM0_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM0_V_user_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM0_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM0_V_user_V_1_ack_out))))) begin
            OUTPUT_STREAM0_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM0_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_data_V_1_ack_out) & (1'b1 == OUTPUT_STREAM1_V_data_V_1_vld_out))) begin
            OUTPUT_STREAM1_V_data_V_1_sel_rd <= ~OUTPUT_STREAM1_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_data_V_1_ack_in))) begin
            OUTPUT_STREAM1_V_data_V_1_sel_wr <= ~OUTPUT_STREAM1_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM1_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_data_V_1_state)))) begin
            OUTPUT_STREAM1_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_data_V_1_state)))) begin
            OUTPUT_STREAM1_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_data_V_1_state)) | ((1'b1 == OUTPUT_STREAM1_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_data_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM1_V_data_V_1_state) & ~((1'b1 == OUTPUT_STREAM1_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM1_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_data_V_1_ack_out))))) begin
            OUTPUT_STREAM1_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM1_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_dest_V_1_ack_out) & (1'b1 == OUTPUT_STREAM1_V_dest_V_1_vld_out))) begin
            OUTPUT_STREAM1_V_dest_V_1_sel_rd <= ~OUTPUT_STREAM1_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_dest_V_1_ack_in))) begin
            OUTPUT_STREAM1_V_dest_V_1_sel_wr <= ~OUTPUT_STREAM1_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM1_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_dest_V_1_state)))) begin
            OUTPUT_STREAM1_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_dest_V_1_state)))) begin
            OUTPUT_STREAM1_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_dest_V_1_state)) | ((1'b1 == OUTPUT_STREAM1_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_dest_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM1_V_dest_V_1_state) & ~((1'b1 == OUTPUT_STREAM1_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_dest_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM1_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_dest_V_1_ack_out))))) begin
            OUTPUT_STREAM1_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM1_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_id_V_1_ack_out) & (1'b1 == OUTPUT_STREAM1_V_id_V_1_vld_out))) begin
            OUTPUT_STREAM1_V_id_V_1_sel_rd <= ~OUTPUT_STREAM1_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_id_V_1_ack_in))) begin
            OUTPUT_STREAM1_V_id_V_1_sel_wr <= ~OUTPUT_STREAM1_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM1_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_id_V_1_state)))) begin
            OUTPUT_STREAM1_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_id_V_1_state)))) begin
            OUTPUT_STREAM1_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_id_V_1_state)) | ((1'b1 == OUTPUT_STREAM1_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_id_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM1_V_id_V_1_state) & ~((1'b1 == OUTPUT_STREAM1_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_id_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM1_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_id_V_1_ack_out))))) begin
            OUTPUT_STREAM1_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM1_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_keep_V_1_ack_out) & (1'b1 == OUTPUT_STREAM1_V_keep_V_1_vld_out))) begin
            OUTPUT_STREAM1_V_keep_V_1_sel_rd <= ~OUTPUT_STREAM1_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_keep_V_1_ack_in))) begin
            OUTPUT_STREAM1_V_keep_V_1_sel_wr <= ~OUTPUT_STREAM1_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM1_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_keep_V_1_state)))) begin
            OUTPUT_STREAM1_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_keep_V_1_state)))) begin
            OUTPUT_STREAM1_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_keep_V_1_state)) | ((1'b1 == OUTPUT_STREAM1_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_keep_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM1_V_keep_V_1_state) & ~((1'b1 == OUTPUT_STREAM1_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_keep_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM1_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_keep_V_1_ack_out))))) begin
            OUTPUT_STREAM1_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM1_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_last_V_1_ack_out) & (1'b1 == OUTPUT_STREAM1_V_last_V_1_vld_out))) begin
            OUTPUT_STREAM1_V_last_V_1_sel_rd <= ~OUTPUT_STREAM1_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_last_V_1_ack_in))) begin
            OUTPUT_STREAM1_V_last_V_1_sel_wr <= ~OUTPUT_STREAM1_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM1_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_last_V_1_state)))) begin
            OUTPUT_STREAM1_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_last_V_1_state)))) begin
            OUTPUT_STREAM1_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_last_V_1_state)) | ((1'b1 == OUTPUT_STREAM1_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_last_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM1_V_last_V_1_state) & ~((1'b1 == OUTPUT_STREAM1_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_last_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM1_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_last_V_1_ack_out))))) begin
            OUTPUT_STREAM1_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM1_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_strb_V_1_ack_out) & (1'b1 == OUTPUT_STREAM1_V_strb_V_1_vld_out))) begin
            OUTPUT_STREAM1_V_strb_V_1_sel_rd <= ~OUTPUT_STREAM1_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_strb_V_1_ack_in))) begin
            OUTPUT_STREAM1_V_strb_V_1_sel_wr <= ~OUTPUT_STREAM1_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM1_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_strb_V_1_state)))) begin
            OUTPUT_STREAM1_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_strb_V_1_state)))) begin
            OUTPUT_STREAM1_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_strb_V_1_state)) | ((1'b1 == OUTPUT_STREAM1_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_strb_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM1_V_strb_V_1_state) & ~((1'b1 == OUTPUT_STREAM1_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_strb_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM1_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_strb_V_1_ack_out))))) begin
            OUTPUT_STREAM1_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM1_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM1_V_user_V_1_ack_out) & (1'b1 == OUTPUT_STREAM1_V_user_V_1_vld_out))) begin
            OUTPUT_STREAM1_V_user_V_1_sel_rd <= ~OUTPUT_STREAM1_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM1_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM1_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_user_V_1_state)))) begin
            OUTPUT_STREAM1_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM1_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM1_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_user_V_1_state)))) begin
            OUTPUT_STREAM1_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM1_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM1_V_user_V_1_state)) | ((1'b1 == OUTPUT_STREAM1_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM1_V_user_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM1_V_user_V_1_state) & ~((1'b1 == OUTPUT_STREAM1_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM1_V_user_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM1_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM1_V_user_V_1_ack_out))))) begin
            OUTPUT_STREAM1_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM1_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_data_V_1_ack_out) & (1'b1 == OUTPUT_STREAM2_V_data_V_1_vld_out))) begin
            OUTPUT_STREAM2_V_data_V_1_sel_rd <= ~OUTPUT_STREAM2_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_data_V_1_ack_in))) begin
            OUTPUT_STREAM2_V_data_V_1_sel_wr <= ~OUTPUT_STREAM2_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM2_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_data_V_1_state)))) begin
            OUTPUT_STREAM2_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_data_V_1_state)))) begin
            OUTPUT_STREAM2_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_data_V_1_state)) | ((1'b1 == OUTPUT_STREAM2_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_data_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM2_V_data_V_1_state) & ~((1'b1 == OUTPUT_STREAM2_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM2_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_data_V_1_ack_out))))) begin
            OUTPUT_STREAM2_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM2_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_dest_V_1_ack_out) & (1'b1 == OUTPUT_STREAM2_V_dest_V_1_vld_out))) begin
            OUTPUT_STREAM2_V_dest_V_1_sel_rd <= ~OUTPUT_STREAM2_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_dest_V_1_ack_in))) begin
            OUTPUT_STREAM2_V_dest_V_1_sel_wr <= ~OUTPUT_STREAM2_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM2_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_dest_V_1_state)))) begin
            OUTPUT_STREAM2_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_dest_V_1_state)))) begin
            OUTPUT_STREAM2_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_dest_V_1_state)) | ((1'b1 == OUTPUT_STREAM2_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_dest_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM2_V_dest_V_1_state) & ~((1'b1 == OUTPUT_STREAM2_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_dest_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM2_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_dest_V_1_ack_out))))) begin
            OUTPUT_STREAM2_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM2_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_id_V_1_ack_out) & (1'b1 == OUTPUT_STREAM2_V_id_V_1_vld_out))) begin
            OUTPUT_STREAM2_V_id_V_1_sel_rd <= ~OUTPUT_STREAM2_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_id_V_1_ack_in))) begin
            OUTPUT_STREAM2_V_id_V_1_sel_wr <= ~OUTPUT_STREAM2_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM2_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_id_V_1_state)))) begin
            OUTPUT_STREAM2_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_id_V_1_state)))) begin
            OUTPUT_STREAM2_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_id_V_1_state)) | ((1'b1 == OUTPUT_STREAM2_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_id_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM2_V_id_V_1_state) & ~((1'b1 == OUTPUT_STREAM2_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_id_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM2_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_id_V_1_ack_out))))) begin
            OUTPUT_STREAM2_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM2_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_keep_V_1_ack_out) & (1'b1 == OUTPUT_STREAM2_V_keep_V_1_vld_out))) begin
            OUTPUT_STREAM2_V_keep_V_1_sel_rd <= ~OUTPUT_STREAM2_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_keep_V_1_ack_in))) begin
            OUTPUT_STREAM2_V_keep_V_1_sel_wr <= ~OUTPUT_STREAM2_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM2_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_keep_V_1_state)))) begin
            OUTPUT_STREAM2_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_keep_V_1_state)))) begin
            OUTPUT_STREAM2_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_keep_V_1_state)) | ((1'b1 == OUTPUT_STREAM2_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_keep_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM2_V_keep_V_1_state) & ~((1'b1 == OUTPUT_STREAM2_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_keep_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM2_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_keep_V_1_ack_out))))) begin
            OUTPUT_STREAM2_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM2_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_last_V_1_ack_out) & (1'b1 == OUTPUT_STREAM2_V_last_V_1_vld_out))) begin
            OUTPUT_STREAM2_V_last_V_1_sel_rd <= ~OUTPUT_STREAM2_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_last_V_1_ack_in))) begin
            OUTPUT_STREAM2_V_last_V_1_sel_wr <= ~OUTPUT_STREAM2_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM2_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_last_V_1_state)))) begin
            OUTPUT_STREAM2_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_last_V_1_state)))) begin
            OUTPUT_STREAM2_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_last_V_1_state)) | ((1'b1 == OUTPUT_STREAM2_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_last_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM2_V_last_V_1_state) & ~((1'b1 == OUTPUT_STREAM2_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_last_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM2_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_last_V_1_ack_out))))) begin
            OUTPUT_STREAM2_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM2_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_strb_V_1_ack_out) & (1'b1 == OUTPUT_STREAM2_V_strb_V_1_vld_out))) begin
            OUTPUT_STREAM2_V_strb_V_1_sel_rd <= ~OUTPUT_STREAM2_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_strb_V_1_ack_in))) begin
            OUTPUT_STREAM2_V_strb_V_1_sel_wr <= ~OUTPUT_STREAM2_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM2_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_strb_V_1_state)))) begin
            OUTPUT_STREAM2_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_strb_V_1_state)))) begin
            OUTPUT_STREAM2_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_strb_V_1_state)) | ((1'b1 == OUTPUT_STREAM2_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_strb_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM2_V_strb_V_1_state) & ~((1'b1 == OUTPUT_STREAM2_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_strb_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM2_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_strb_V_1_ack_out))))) begin
            OUTPUT_STREAM2_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM2_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM2_V_user_V_1_ack_out) & (1'b1 == OUTPUT_STREAM2_V_user_V_1_vld_out))) begin
            OUTPUT_STREAM2_V_user_V_1_sel_rd <= ~OUTPUT_STREAM2_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM2_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM2_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_user_V_1_state)))) begin
            OUTPUT_STREAM2_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM2_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM2_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_user_V_1_state)))) begin
            OUTPUT_STREAM2_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM2_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM2_V_user_V_1_state)) | ((1'b1 == OUTPUT_STREAM2_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM2_V_user_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM2_V_user_V_1_state) & ~((1'b1 == OUTPUT_STREAM2_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM2_V_user_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM2_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM2_V_user_V_1_ack_out))))) begin
            OUTPUT_STREAM2_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM2_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_data_V_1_ack_out) & (1'b1 == OUTPUT_STREAM3_V_data_V_1_vld_out))) begin
            OUTPUT_STREAM3_V_data_V_1_sel_rd <= ~OUTPUT_STREAM3_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_data_V_1_ack_in))) begin
            OUTPUT_STREAM3_V_data_V_1_sel_wr <= ~OUTPUT_STREAM3_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM3_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_data_V_1_state)))) begin
            OUTPUT_STREAM3_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_data_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_data_V_1_state)))) begin
            OUTPUT_STREAM3_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_data_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_data_V_1_state)) | ((1'b1 == OUTPUT_STREAM3_V_data_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_data_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM3_V_data_V_1_state) & ~((1'b1 == OUTPUT_STREAM3_V_data_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM3_V_data_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_data_V_1_ack_out))))) begin
            OUTPUT_STREAM3_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM3_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_dest_V_1_ack_out) & (1'b1 == OUTPUT_STREAM3_V_dest_V_1_vld_out))) begin
            OUTPUT_STREAM3_V_dest_V_1_sel_rd <= ~OUTPUT_STREAM3_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_dest_V_1_ack_in))) begin
            OUTPUT_STREAM3_V_dest_V_1_sel_wr <= ~OUTPUT_STREAM3_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM3_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_dest_V_1_state)))) begin
            OUTPUT_STREAM3_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_dest_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_dest_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_dest_V_1_state)))) begin
            OUTPUT_STREAM3_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_dest_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_dest_V_1_state)) | ((1'b1 == OUTPUT_STREAM3_V_dest_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_dest_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM3_V_dest_V_1_state) & ~((1'b1 == OUTPUT_STREAM3_V_dest_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_dest_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM3_V_dest_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_dest_V_1_ack_out))))) begin
            OUTPUT_STREAM3_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM3_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_id_V_1_ack_out) & (1'b1 == OUTPUT_STREAM3_V_id_V_1_vld_out))) begin
            OUTPUT_STREAM3_V_id_V_1_sel_rd <= ~OUTPUT_STREAM3_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_id_V_1_ack_in))) begin
            OUTPUT_STREAM3_V_id_V_1_sel_wr <= ~OUTPUT_STREAM3_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM3_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_id_V_1_state)))) begin
            OUTPUT_STREAM3_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_id_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_id_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_id_V_1_state)))) begin
            OUTPUT_STREAM3_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_id_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_id_V_1_state)) | ((1'b1 == OUTPUT_STREAM3_V_id_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_id_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM3_V_id_V_1_state) & ~((1'b1 == OUTPUT_STREAM3_V_id_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_id_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM3_V_id_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_id_V_1_ack_out))))) begin
            OUTPUT_STREAM3_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM3_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_keep_V_1_ack_out) & (1'b1 == OUTPUT_STREAM3_V_keep_V_1_vld_out))) begin
            OUTPUT_STREAM3_V_keep_V_1_sel_rd <= ~OUTPUT_STREAM3_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_keep_V_1_ack_in))) begin
            OUTPUT_STREAM3_V_keep_V_1_sel_wr <= ~OUTPUT_STREAM3_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM3_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_keep_V_1_state)))) begin
            OUTPUT_STREAM3_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_keep_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_keep_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_keep_V_1_state)))) begin
            OUTPUT_STREAM3_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_keep_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_keep_V_1_state)) | ((1'b1 == OUTPUT_STREAM3_V_keep_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_keep_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM3_V_keep_V_1_state) & ~((1'b1 == OUTPUT_STREAM3_V_keep_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_keep_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM3_V_keep_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_keep_V_1_ack_out))))) begin
            OUTPUT_STREAM3_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM3_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_last_V_1_ack_out) & (1'b1 == OUTPUT_STREAM3_V_last_V_1_vld_out))) begin
            OUTPUT_STREAM3_V_last_V_1_sel_rd <= ~OUTPUT_STREAM3_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_last_V_1_ack_in))) begin
            OUTPUT_STREAM3_V_last_V_1_sel_wr <= ~OUTPUT_STREAM3_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM3_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_last_V_1_state)))) begin
            OUTPUT_STREAM3_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_last_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_last_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_last_V_1_state)))) begin
            OUTPUT_STREAM3_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_last_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_last_V_1_state)) | ((1'b1 == OUTPUT_STREAM3_V_last_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_last_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM3_V_last_V_1_state) & ~((1'b1 == OUTPUT_STREAM3_V_last_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_last_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM3_V_last_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_last_V_1_ack_out))))) begin
            OUTPUT_STREAM3_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM3_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_strb_V_1_ack_out) & (1'b1 == OUTPUT_STREAM3_V_strb_V_1_vld_out))) begin
            OUTPUT_STREAM3_V_strb_V_1_sel_rd <= ~OUTPUT_STREAM3_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_strb_V_1_ack_in))) begin
            OUTPUT_STREAM3_V_strb_V_1_sel_wr <= ~OUTPUT_STREAM3_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM3_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_strb_V_1_state)))) begin
            OUTPUT_STREAM3_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_strb_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_strb_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_strb_V_1_state)))) begin
            OUTPUT_STREAM3_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_strb_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_strb_V_1_state)) | ((1'b1 == OUTPUT_STREAM3_V_strb_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_strb_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM3_V_strb_V_1_state) & ~((1'b1 == OUTPUT_STREAM3_V_strb_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_strb_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM3_V_strb_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_strb_V_1_ack_out))))) begin
            OUTPUT_STREAM3_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM3_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_STREAM3_V_user_V_1_ack_out) & (1'b1 == OUTPUT_STREAM3_V_user_V_1_vld_out))) begin
            OUTPUT_STREAM3_V_user_V_1_sel_rd <= ~OUTPUT_STREAM3_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_STREAM3_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == OUTPUT_STREAM3_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_user_V_1_state)))) begin
            OUTPUT_STREAM3_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_user_V_1_ack_out) & (ap_const_lv2_3 == OUTPUT_STREAM3_V_user_V_1_state)) | ((1'b0 == OUTPUT_STREAM3_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_user_V_1_state)))) begin
            OUTPUT_STREAM3_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == OUTPUT_STREAM3_V_user_V_1_vld_in) & (ap_const_lv2_2 == OUTPUT_STREAM3_V_user_V_1_state)) | ((1'b1 == OUTPUT_STREAM3_V_user_V_1_ack_out) & (ap_const_lv2_1 == OUTPUT_STREAM3_V_user_V_1_state)) | ((ap_const_lv2_3 == OUTPUT_STREAM3_V_user_V_1_state) & ~((1'b1 == OUTPUT_STREAM3_V_user_V_1_vld_in) & (1'b0 == OUTPUT_STREAM3_V_user_V_1_ack_out)) & ~((1'b0 == OUTPUT_STREAM3_V_user_V_1_vld_in) & (1'b1 == OUTPUT_STREAM3_V_user_V_1_ack_out))))) begin
            OUTPUT_STREAM3_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            OUTPUT_STREAM3_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b0 == exitcond_flatten_fu_454_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == exitcond_flatten_fu_454_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b0 == exitcond_flatten_fu_454_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter29 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        cols_reg_355 <= cols_1_fu_549_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        cols_reg_355 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_454_p2))) begin
        indvar_flatten_reg_333 <= indvar_flatten_next_fu_460_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_333 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        rows_reg_344 <= rows_cast3_mid2_v_reg_634;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        rows_reg_344 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_data_V_0_load_A)) begin
        INPUT_STREAM_V_data_V_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_data_V_0_load_B)) begin
        INPUT_STREAM_V_data_V_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_dest_V_0_load_A)) begin
        INPUT_STREAM_V_dest_V_0_payload_A <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_dest_V_0_load_B)) begin
        INPUT_STREAM_V_dest_V_0_payload_B <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_id_V_0_load_A)) begin
        INPUT_STREAM_V_id_V_0_payload_A <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_id_V_0_load_B)) begin
        INPUT_STREAM_V_id_V_0_payload_B <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_keep_V_0_load_A)) begin
        INPUT_STREAM_V_keep_V_0_payload_A <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_keep_V_0_load_B)) begin
        INPUT_STREAM_V_keep_V_0_payload_B <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_strb_V_0_load_A)) begin
        INPUT_STREAM_V_strb_V_0_payload_A <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_STREAM_V_strb_V_0_load_B)) begin
        INPUT_STREAM_V_strb_V_0_payload_B <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_data_V_1_load_A)) begin
        OUTPUT_STREAM0_V_data_V_1_payload_A <= tmp_data_V_1_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_data_V_1_load_B)) begin
        OUTPUT_STREAM0_V_data_V_1_payload_B <= tmp_data_V_1_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_dest_V_1_load_A)) begin
        OUTPUT_STREAM0_V_dest_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_dest_V_1_load_B)) begin
        OUTPUT_STREAM0_V_dest_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_id_V_1_load_A)) begin
        OUTPUT_STREAM0_V_id_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_id_V_1_load_B)) begin
        OUTPUT_STREAM0_V_id_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_keep_V_1_load_A)) begin
        OUTPUT_STREAM0_V_keep_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_keep_V_1_load_B)) begin
        OUTPUT_STREAM0_V_keep_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_last_V_1_load_A)) begin
        OUTPUT_STREAM0_V_last_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_last_V_1_load_B)) begin
        OUTPUT_STREAM0_V_last_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_strb_V_1_load_A)) begin
        OUTPUT_STREAM0_V_strb_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM0_V_strb_V_1_load_B)) begin
        OUTPUT_STREAM0_V_strb_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_data_V_1_load_A)) begin
        OUTPUT_STREAM1_V_data_V_1_payload_A <= tmp_data_V_2_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_data_V_1_load_B)) begin
        OUTPUT_STREAM1_V_data_V_1_payload_B <= tmp_data_V_2_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_dest_V_1_load_A)) begin
        OUTPUT_STREAM1_V_dest_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_dest_V_1_load_B)) begin
        OUTPUT_STREAM1_V_dest_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_id_V_1_load_A)) begin
        OUTPUT_STREAM1_V_id_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_id_V_1_load_B)) begin
        OUTPUT_STREAM1_V_id_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_keep_V_1_load_A)) begin
        OUTPUT_STREAM1_V_keep_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_keep_V_1_load_B)) begin
        OUTPUT_STREAM1_V_keep_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_last_V_1_load_A)) begin
        OUTPUT_STREAM1_V_last_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_last_V_1_load_B)) begin
        OUTPUT_STREAM1_V_last_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_strb_V_1_load_A)) begin
        OUTPUT_STREAM1_V_strb_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM1_V_strb_V_1_load_B)) begin
        OUTPUT_STREAM1_V_strb_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_data_V_1_load_A)) begin
        OUTPUT_STREAM2_V_data_V_1_payload_A <= tmp_data_V_3_fu_600_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_data_V_1_load_B)) begin
        OUTPUT_STREAM2_V_data_V_1_payload_B <= tmp_data_V_3_fu_600_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_dest_V_1_load_A)) begin
        OUTPUT_STREAM2_V_dest_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_dest_V_1_load_B)) begin
        OUTPUT_STREAM2_V_dest_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_id_V_1_load_A)) begin
        OUTPUT_STREAM2_V_id_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_id_V_1_load_B)) begin
        OUTPUT_STREAM2_V_id_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_keep_V_1_load_A)) begin
        OUTPUT_STREAM2_V_keep_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_keep_V_1_load_B)) begin
        OUTPUT_STREAM2_V_keep_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_last_V_1_load_A)) begin
        OUTPUT_STREAM2_V_last_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_last_V_1_load_B)) begin
        OUTPUT_STREAM2_V_last_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_strb_V_1_load_A)) begin
        OUTPUT_STREAM2_V_strb_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM2_V_strb_V_1_load_B)) begin
        OUTPUT_STREAM2_V_strb_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_data_V_1_load_A)) begin
        OUTPUT_STREAM3_V_data_V_1_payload_A <= tmp_data_V_4_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_data_V_1_load_B)) begin
        OUTPUT_STREAM3_V_data_V_1_payload_B <= tmp_data_V_4_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_dest_V_1_load_A)) begin
        OUTPUT_STREAM3_V_dest_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_dest_V_1_load_B)) begin
        OUTPUT_STREAM3_V_dest_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_id_V_1_load_A)) begin
        OUTPUT_STREAM3_V_id_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_id_V_1_load_B)) begin
        OUTPUT_STREAM3_V_id_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_keep_V_1_load_A)) begin
        OUTPUT_STREAM3_V_keep_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_keep_V_1_load_B)) begin
        OUTPUT_STREAM3_V_keep_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_last_V_1_load_A)) begin
        OUTPUT_STREAM3_V_last_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_last_V_1_load_B)) begin
        OUTPUT_STREAM3_V_last_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_strb_V_1_load_A)) begin
        OUTPUT_STREAM3_V_strb_V_1_payload_A <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_STREAM3_V_strb_V_1_load_B)) begin
        OUTPUT_STREAM3_V_strb_V_1_payload_B <= ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))))) begin
        ap_pipeline_reg_pp0_iter10_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter9_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter10_reg_440 <= ap_pipeline_reg_pp0_iter9_reg_440;
        ap_pipeline_reg_pp0_iter10_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter9_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter10_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter9_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter10_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter9_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter10_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter9_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter10_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter9_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter10_tmp_reg_639 <= ap_pipeline_reg_pp0_iter9_tmp_reg_639;
        ap_pipeline_reg_pp0_iter10_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter9_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter11_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter10_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter11_reg_440 <= ap_pipeline_reg_pp0_iter10_reg_440;
        ap_pipeline_reg_pp0_iter11_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter10_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter11_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter10_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter11_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter10_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter11_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter10_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter11_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter10_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter11_tmp_reg_639 <= ap_pipeline_reg_pp0_iter10_tmp_reg_639;
        ap_pipeline_reg_pp0_iter11_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter10_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter12_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter11_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter12_reg_440 <= ap_pipeline_reg_pp0_iter11_reg_440;
        ap_pipeline_reg_pp0_iter12_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter11_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter12_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter11_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter12_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter11_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter12_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter11_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter12_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter11_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter12_tmp_reg_639 <= ap_pipeline_reg_pp0_iter11_tmp_reg_639;
        ap_pipeline_reg_pp0_iter12_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter11_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter13_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter12_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter13_reg_440 <= ap_pipeline_reg_pp0_iter12_reg_440;
        ap_pipeline_reg_pp0_iter13_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter12_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter13_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter12_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter13_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter12_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter13_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter12_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter13_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter12_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter13_tmp_reg_639 <= ap_pipeline_reg_pp0_iter12_tmp_reg_639;
        ap_pipeline_reg_pp0_iter13_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter12_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter14_reg_440 <= ap_pipeline_reg_pp0_iter13_reg_440;
        ap_pipeline_reg_pp0_iter14_reg_447 <= reg_447;
        ap_pipeline_reg_pp0_iter14_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter13_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter14_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter13_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter14_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter13_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter14_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter13_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter14_tmp_reg_639 <= ap_pipeline_reg_pp0_iter13_tmp_reg_639;
        ap_pipeline_reg_pp0_iter14_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter13_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter15_reg_440 <= ap_pipeline_reg_pp0_iter14_reg_440;
        ap_pipeline_reg_pp0_iter15_reg_447 <= ap_pipeline_reg_pp0_iter14_reg_447;
        ap_pipeline_reg_pp0_iter15_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter14_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter15_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter14_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter15_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter14_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter15_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter14_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter15_tmp_last_V_reg_705 <= tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter15_tmp_reg_639 <= ap_pipeline_reg_pp0_iter14_tmp_reg_639;
        ap_pipeline_reg_pp0_iter15_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter14_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter16_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter15_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter16_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter15_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter16_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter15_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter16_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter15_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter16_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter15_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter16_tmp_reg_639 <= ap_pipeline_reg_pp0_iter15_tmp_reg_639;
        ap_pipeline_reg_pp0_iter16_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter15_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter17_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter16_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter17_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter16_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter17_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter16_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter17_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter16_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter17_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter16_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter17_tmp_reg_639 <= ap_pipeline_reg_pp0_iter16_tmp_reg_639;
        ap_pipeline_reg_pp0_iter17_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter16_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter18_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter17_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter18_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter17_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter18_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter17_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter18_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter17_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter18_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter17_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter18_tmp_reg_639 <= ap_pipeline_reg_pp0_iter17_tmp_reg_639;
        ap_pipeline_reg_pp0_iter18_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter17_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter19_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter18_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter19_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter18_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter19_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter18_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter19_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter18_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter19_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter18_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter19_tmp_reg_639 <= ap_pipeline_reg_pp0_iter18_tmp_reg_639;
        ap_pipeline_reg_pp0_iter19_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter18_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter20_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter19_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter20_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter19_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter20_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter19_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter20_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter19_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter20_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter19_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter20_tmp_reg_639 <= ap_pipeline_reg_pp0_iter19_tmp_reg_639;
        ap_pipeline_reg_pp0_iter20_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter19_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter21_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter20_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter21_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter20_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter21_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter20_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter21_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter20_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter21_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter20_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter21_tmp_reg_639 <= ap_pipeline_reg_pp0_iter20_tmp_reg_639;
        ap_pipeline_reg_pp0_iter21_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter20_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter22_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter21_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter22_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter21_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter22_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter21_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter22_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter21_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter22_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter21_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter22_tmp_reg_639 <= ap_pipeline_reg_pp0_iter21_tmp_reg_639;
        ap_pipeline_reg_pp0_iter22_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter21_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter23_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter22_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter23_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter22_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter23_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter22_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter23_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter22_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter23_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter22_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter23_tmp_reg_639 <= ap_pipeline_reg_pp0_iter22_tmp_reg_639;
        ap_pipeline_reg_pp0_iter23_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter22_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter24_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter23_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter24_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter23_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter24_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter23_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter24_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter23_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter24_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter23_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter24_tmp_reg_639 <= ap_pipeline_reg_pp0_iter23_tmp_reg_639;
        ap_pipeline_reg_pp0_iter24_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter23_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter25_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter24_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter25_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter24_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter25_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter24_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter25_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter24_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter25_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter24_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter25_tmp_reg_639 <= ap_pipeline_reg_pp0_iter24_tmp_reg_639;
        ap_pipeline_reg_pp0_iter25_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter24_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter26_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter25_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter26_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter25_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter26_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter25_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter26_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter25_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter26_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter25_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter26_tmp_reg_639 <= ap_pipeline_reg_pp0_iter25_tmp_reg_639;
        ap_pipeline_reg_pp0_iter26_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter25_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter27_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter26_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter27_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter26_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter27_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter26_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter27_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter26_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter27_tmp_last_V_reg_705 <= ap_pipeline_reg_pp0_iter26_tmp_last_V_reg_705;
        ap_pipeline_reg_pp0_iter27_tmp_reg_639 <= ap_pipeline_reg_pp0_iter26_tmp_reg_639;
        ap_pipeline_reg_pp0_iter27_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter26_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter28_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter27_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter28_tmp_reg_639 <= ap_pipeline_reg_pp0_iter27_tmp_reg_639;
        ap_pipeline_reg_pp0_iter2_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter1_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter2_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter1_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter2_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter2_tmp_dest_V_reg_676 <= tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter2_tmp_id_V_reg_668 <= tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter2_tmp_keep_V_reg_652 <= tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter2_tmp_reg_639 <= ap_pipeline_reg_pp0_iter1_tmp_reg_639;
        ap_pipeline_reg_pp0_iter2_tmp_strb_V_reg_660 <= tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter3_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter2_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter3_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter2_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter3_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter2_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter3_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter2_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter3_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter2_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter3_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter2_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter3_tmp_reg_639 <= ap_pipeline_reg_pp0_iter2_tmp_reg_639;
        ap_pipeline_reg_pp0_iter3_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter2_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter4_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter3_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter4_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter3_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter4_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter3_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter4_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter3_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter4_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter3_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter4_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter3_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter4_tmp_reg_639 <= ap_pipeline_reg_pp0_iter3_tmp_reg_639;
        ap_pipeline_reg_pp0_iter4_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter3_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter5_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter4_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter5_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter4_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter5_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter4_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter5_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter4_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter5_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter4_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter5_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter4_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter5_tmp_reg_639 <= ap_pipeline_reg_pp0_iter4_tmp_reg_639;
        ap_pipeline_reg_pp0_iter5_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter4_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter6_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter5_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter6_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter5_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter6_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter5_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter6_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter5_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter6_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter5_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter6_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter5_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter6_tmp_reg_639 <= ap_pipeline_reg_pp0_iter5_tmp_reg_639;
        ap_pipeline_reg_pp0_iter6_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter5_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter7_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter6_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter7_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter6_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter7_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter6_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter7_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter6_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter7_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter6_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter7_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter6_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter7_tmp_reg_639 <= ap_pipeline_reg_pp0_iter6_tmp_reg_639;
        ap_pipeline_reg_pp0_iter7_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter6_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter8_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter7_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter8_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter7_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter8_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter7_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter8_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter7_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter8_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter7_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter8_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter7_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter8_tmp_reg_639 <= ap_pipeline_reg_pp0_iter7_tmp_reg_639;
        ap_pipeline_reg_pp0_iter8_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter7_tmp_strb_V_reg_660;
        ap_pipeline_reg_pp0_iter9_cols_mid2_reg_625 <= ap_pipeline_reg_pp0_iter8_cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter9_reg_440 <= reg_440;
        ap_pipeline_reg_pp0_iter9_tmp_16_reg_648 <= ap_pipeline_reg_pp0_iter8_tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter9_tmp_3_mid2_reg_643 <= ap_pipeline_reg_pp0_iter8_tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter9_tmp_dest_V_reg_676 <= ap_pipeline_reg_pp0_iter8_tmp_dest_V_reg_676;
        ap_pipeline_reg_pp0_iter9_tmp_id_V_reg_668 <= ap_pipeline_reg_pp0_iter8_tmp_id_V_reg_668;
        ap_pipeline_reg_pp0_iter9_tmp_keep_V_reg_652 <= ap_pipeline_reg_pp0_iter8_tmp_keep_V_reg_652;
        ap_pipeline_reg_pp0_iter9_tmp_reg_639 <= ap_pipeline_reg_pp0_iter8_tmp_reg_639;
        ap_pipeline_reg_pp0_iter9_tmp_strb_V_reg_660 <= ap_pipeline_reg_pp0_iter8_tmp_strb_V_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        ap_pipeline_reg_pp0_iter1_cols_mid2_reg_625 <= cols_mid2_reg_625;
        ap_pipeline_reg_pp0_iter1_tmp_16_reg_648 <= tmp_16_reg_648;
        ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_643 <= tmp_3_mid2_reg_643;
        ap_pipeline_reg_pp0_iter1_tmp_reg_639 <= tmp_reg_639;
        exitcond_flatten_reg_616 <= exitcond_flatten_fu_454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == exitcond_flatten_fu_454_p2))) begin
        cols_mid2_reg_625 <= cols_mid2_fu_472_p3;
        tmp_16_reg_648 <= tmp_16_fu_518_p1;
        tmp_3_mid2_reg_643 <= tmp_3_mid2_fu_510_p3;
        tmp_reg_639 <= tmp_fu_494_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter15) & ~(1'b0 == ap_pipeline_reg_pp0_iter14_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter14_tmp_16_reg_648))) begin
        output_diff_last_reg_719 <= last_sum_diff_vec_q1;
        output_sum_last_reg_713 <= last_sum_diff_vec_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == tmp_reg_639) & (1'b0 == tmp_16_reg_648)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == tmp_16_reg_648) & ~(1'b0 == tmp_reg_639)))) begin
        pixelIn_fu_168 <= prev_pixel_fu_542_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_tmp_16_reg_648)) | (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter8) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_tmp_16_reg_648) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_tmp_reg_639)))) begin
        reg_435 <= grp_fu_366_p2;
        reg_440 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_pipeline_reg_pp0_iter12_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter12_tmp_16_reg_648)) | (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter13) & ~(1'b0 == ap_pipeline_reg_pp0_iter12_tmp_16_reg_648) & ~(1'b0 == ap_pipeline_reg_pp0_iter12_tmp_reg_639)))) begin
        reg_447 <= grp_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_454_p2))) begin
        rows_cast3_mid2_v_reg_634 <= rows_cast3_mid2_v_fu_486_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b0 == ap_pipeline_reg_pp0_iter22_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter22_tmp_16_reg_648))) begin
        tmp_11_reg_725 <= grp_fu_374_p2;
        tmp_12_reg_730 <= grp_fu_378_p2;
        tmp_13_reg_735 <= grp_fu_382_p2;
        tmp_14_reg_740 <= grp_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        tmp_dest_V_reg_676 <= INPUT_STREAM_V_dest_V_0_data_out;
        tmp_id_V_reg_668 <= INPUT_STREAM_V_id_V_0_data_out;
        tmp_keep_V_reg_652 <= INPUT_STREAM_V_keep_V_0_data_out;
        tmp_strb_V_reg_660 <= INPUT_STREAM_V_strb_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648))) begin
        tmp_last_V_reg_705 <= tmp_last_V_fu_585_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        INPUT_STREAM_V_data_V_0_ack_out = 1'b1;
    end else begin
        INPUT_STREAM_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == INPUT_STREAM_V_data_V_0_sel)) begin
        INPUT_STREAM_V_data_V_0_data_out = INPUT_STREAM_V_data_V_0_payload_B;
    end else begin
        INPUT_STREAM_V_data_V_0_data_out = INPUT_STREAM_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        INPUT_STREAM_V_dest_V_0_ack_out = 1'b1;
    end else begin
        INPUT_STREAM_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == INPUT_STREAM_V_dest_V_0_sel)) begin
        INPUT_STREAM_V_dest_V_0_data_out = INPUT_STREAM_V_dest_V_0_payload_B;
    end else begin
        INPUT_STREAM_V_dest_V_0_data_out = INPUT_STREAM_V_dest_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        INPUT_STREAM_V_id_V_0_ack_out = 1'b1;
    end else begin
        INPUT_STREAM_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == INPUT_STREAM_V_id_V_0_sel)) begin
        INPUT_STREAM_V_id_V_0_data_out = INPUT_STREAM_V_id_V_0_payload_B;
    end else begin
        INPUT_STREAM_V_id_V_0_data_out = INPUT_STREAM_V_id_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        INPUT_STREAM_V_keep_V_0_ack_out = 1'b1;
    end else begin
        INPUT_STREAM_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == INPUT_STREAM_V_keep_V_0_sel)) begin
        INPUT_STREAM_V_keep_V_0_data_out = INPUT_STREAM_V_keep_V_0_payload_B;
    end else begin
        INPUT_STREAM_V_keep_V_0_data_out = INPUT_STREAM_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        INPUT_STREAM_V_strb_V_0_ack_out = 1'b1;
    end else begin
        INPUT_STREAM_V_strb_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == INPUT_STREAM_V_strb_V_0_sel)) begin
        INPUT_STREAM_V_strb_V_0_data_out = INPUT_STREAM_V_strb_V_0_payload_B;
    end else begin
        INPUT_STREAM_V_strb_V_0_data_out = INPUT_STREAM_V_strb_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM0_V_data_V_1_sel)) begin
        OUTPUT_STREAM0_V_data_V_1_data_out = OUTPUT_STREAM0_V_data_V_1_payload_B;
    end else begin
        OUTPUT_STREAM0_V_data_V_1_data_out = OUTPUT_STREAM0_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM0_V_data_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM0_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM0_V_dest_V_1_sel)) begin
        OUTPUT_STREAM0_V_dest_V_1_data_out = OUTPUT_STREAM0_V_dest_V_1_payload_B;
    end else begin
        OUTPUT_STREAM0_V_dest_V_1_data_out = OUTPUT_STREAM0_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM0_V_dest_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM0_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM0_V_id_V_1_sel)) begin
        OUTPUT_STREAM0_V_id_V_1_data_out = OUTPUT_STREAM0_V_id_V_1_payload_B;
    end else begin
        OUTPUT_STREAM0_V_id_V_1_data_out = OUTPUT_STREAM0_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM0_V_id_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM0_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM0_V_keep_V_1_sel)) begin
        OUTPUT_STREAM0_V_keep_V_1_data_out = OUTPUT_STREAM0_V_keep_V_1_payload_B;
    end else begin
        OUTPUT_STREAM0_V_keep_V_1_data_out = OUTPUT_STREAM0_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM0_V_keep_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM0_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM0_V_last_V_1_sel)) begin
        OUTPUT_STREAM0_V_last_V_1_data_out = OUTPUT_STREAM0_V_last_V_1_payload_B;
    end else begin
        OUTPUT_STREAM0_V_last_V_1_data_out = OUTPUT_STREAM0_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM0_V_last_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM0_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM0_V_strb_V_1_sel)) begin
        OUTPUT_STREAM0_V_strb_V_1_data_out = OUTPUT_STREAM0_V_strb_V_1_payload_B;
    end else begin
        OUTPUT_STREAM0_V_strb_V_1_data_out = OUTPUT_STREAM0_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM0_V_strb_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM0_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM0_V_user_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM0_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM1_V_data_V_1_sel)) begin
        OUTPUT_STREAM1_V_data_V_1_data_out = OUTPUT_STREAM1_V_data_V_1_payload_B;
    end else begin
        OUTPUT_STREAM1_V_data_V_1_data_out = OUTPUT_STREAM1_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM1_V_data_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM1_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM1_V_dest_V_1_sel)) begin
        OUTPUT_STREAM1_V_dest_V_1_data_out = OUTPUT_STREAM1_V_dest_V_1_payload_B;
    end else begin
        OUTPUT_STREAM1_V_dest_V_1_data_out = OUTPUT_STREAM1_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM1_V_dest_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM1_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM1_V_id_V_1_sel)) begin
        OUTPUT_STREAM1_V_id_V_1_data_out = OUTPUT_STREAM1_V_id_V_1_payload_B;
    end else begin
        OUTPUT_STREAM1_V_id_V_1_data_out = OUTPUT_STREAM1_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM1_V_id_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM1_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM1_V_keep_V_1_sel)) begin
        OUTPUT_STREAM1_V_keep_V_1_data_out = OUTPUT_STREAM1_V_keep_V_1_payload_B;
    end else begin
        OUTPUT_STREAM1_V_keep_V_1_data_out = OUTPUT_STREAM1_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM1_V_keep_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM1_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM1_V_last_V_1_sel)) begin
        OUTPUT_STREAM1_V_last_V_1_data_out = OUTPUT_STREAM1_V_last_V_1_payload_B;
    end else begin
        OUTPUT_STREAM1_V_last_V_1_data_out = OUTPUT_STREAM1_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM1_V_last_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM1_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM1_V_strb_V_1_sel)) begin
        OUTPUT_STREAM1_V_strb_V_1_data_out = OUTPUT_STREAM1_V_strb_V_1_payload_B;
    end else begin
        OUTPUT_STREAM1_V_strb_V_1_data_out = OUTPUT_STREAM1_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM1_V_strb_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM1_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM1_V_user_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM1_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM2_V_data_V_1_sel)) begin
        OUTPUT_STREAM2_V_data_V_1_data_out = OUTPUT_STREAM2_V_data_V_1_payload_B;
    end else begin
        OUTPUT_STREAM2_V_data_V_1_data_out = OUTPUT_STREAM2_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM2_V_data_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM2_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM2_V_dest_V_1_sel)) begin
        OUTPUT_STREAM2_V_dest_V_1_data_out = OUTPUT_STREAM2_V_dest_V_1_payload_B;
    end else begin
        OUTPUT_STREAM2_V_dest_V_1_data_out = OUTPUT_STREAM2_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM2_V_dest_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM2_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM2_V_id_V_1_sel)) begin
        OUTPUT_STREAM2_V_id_V_1_data_out = OUTPUT_STREAM2_V_id_V_1_payload_B;
    end else begin
        OUTPUT_STREAM2_V_id_V_1_data_out = OUTPUT_STREAM2_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM2_V_id_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM2_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM2_V_keep_V_1_sel)) begin
        OUTPUT_STREAM2_V_keep_V_1_data_out = OUTPUT_STREAM2_V_keep_V_1_payload_B;
    end else begin
        OUTPUT_STREAM2_V_keep_V_1_data_out = OUTPUT_STREAM2_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM2_V_keep_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM2_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM2_V_last_V_1_sel)) begin
        OUTPUT_STREAM2_V_last_V_1_data_out = OUTPUT_STREAM2_V_last_V_1_payload_B;
    end else begin
        OUTPUT_STREAM2_V_last_V_1_data_out = OUTPUT_STREAM2_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM2_V_last_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM2_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM2_V_strb_V_1_sel)) begin
        OUTPUT_STREAM2_V_strb_V_1_data_out = OUTPUT_STREAM2_V_strb_V_1_payload_B;
    end else begin
        OUTPUT_STREAM2_V_strb_V_1_data_out = OUTPUT_STREAM2_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM2_V_strb_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM2_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM2_V_user_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM2_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM3_V_data_V_1_sel)) begin
        OUTPUT_STREAM3_V_data_V_1_data_out = OUTPUT_STREAM3_V_data_V_1_payload_B;
    end else begin
        OUTPUT_STREAM3_V_data_V_1_data_out = OUTPUT_STREAM3_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM3_V_data_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM3_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM3_V_dest_V_1_sel)) begin
        OUTPUT_STREAM3_V_dest_V_1_data_out = OUTPUT_STREAM3_V_dest_V_1_payload_B;
    end else begin
        OUTPUT_STREAM3_V_dest_V_1_data_out = OUTPUT_STREAM3_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM3_V_dest_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM3_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM3_V_id_V_1_sel)) begin
        OUTPUT_STREAM3_V_id_V_1_data_out = OUTPUT_STREAM3_V_id_V_1_payload_B;
    end else begin
        OUTPUT_STREAM3_V_id_V_1_data_out = OUTPUT_STREAM3_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM3_V_id_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM3_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM3_V_keep_V_1_sel)) begin
        OUTPUT_STREAM3_V_keep_V_1_data_out = OUTPUT_STREAM3_V_keep_V_1_payload_B;
    end else begin
        OUTPUT_STREAM3_V_keep_V_1_data_out = OUTPUT_STREAM3_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM3_V_keep_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM3_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM3_V_last_V_1_sel)) begin
        OUTPUT_STREAM3_V_last_V_1_data_out = OUTPUT_STREAM3_V_last_V_1_payload_B;
    end else begin
        OUTPUT_STREAM3_V_last_V_1_data_out = OUTPUT_STREAM3_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM3_V_last_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM3_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_STREAM3_V_strb_V_1_sel)) begin
        OUTPUT_STREAM3_V_strb_V_1_data_out = OUTPUT_STREAM3_V_strb_V_1_payload_B;
    end else begin
        OUTPUT_STREAM3_V_strb_V_1_data_out = OUTPUT_STREAM3_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM3_V_strb_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM3_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        OUTPUT_STREAM3_V_user_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_STREAM3_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & ~(ap_condition_3112 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & ~(ap_condition_3112 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616))) begin
        cols_phi_fu_359_p4 = cols_1_fu_549_p2;
    end else begin
        cols_phi_fu_359_p4 = cols_reg_355;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_366_ce = 1'b1;
    end else begin
        grp_fu_366_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_370_ce = 1'b1;
    end else begin
        grp_fu_370_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_374_ce = 1'b1;
    end else begin
        grp_fu_374_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_378_ce = 1'b1;
    end else begin
        grp_fu_378_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_382_ce = 1'b1;
    end else begin
        grp_fu_382_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_386_ce = 1'b1;
    end else begin
        grp_fu_386_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_390_ce = 1'b1;
    end else begin
        grp_fu_390_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_395_ce = 1'b1;
    end else begin
        grp_fu_395_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_400_ce = 1'b1;
    end else begin
        grp_fu_400_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_405_ce = 1'b1;
    end else begin
        grp_fu_405_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))))) begin
        grp_fu_410_ce = 1'b1;
    end else begin
        grp_fu_410_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616))) begin
        inStream_TDATA_blk_n = INPUT_STREAM_V_data_V_0_state[1'b0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        if (~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639)) begin
            last_sum_diff_vec_address0 = tmp_7_fu_571_p1;
        end else if ((1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639)) begin
            last_sum_diff_vec_address0 = tmp_s_fu_558_p1;
        end else begin
            last_sum_diff_vec_address0 = 'bx;
        end
    end else begin
        last_sum_diff_vec_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        if (~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639)) begin
            last_sum_diff_vec_address1 = tmp_8_fu_576_p1;
        end else if ((1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639)) begin
            last_sum_diff_vec_address1 = tmp_10_fu_563_p1;
        end else begin
            last_sum_diff_vec_address1 = 'bx;
        end
    end else begin
        last_sum_diff_vec_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14)) | (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14)))) begin
        last_sum_diff_vec_ce0 = 1'b1;
    end else begin
        last_sum_diff_vec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14)) | (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14)))) begin
        last_sum_diff_vec_ce1 = 1'b1;
    end else begin
        last_sum_diff_vec_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        last_sum_diff_vec_we0 = 1'b1;
    end else begin
        last_sum_diff_vec_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b0 == ap_pipeline_reg_pp0_iter13_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter13_tmp_16_reg_648) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        last_sum_diff_vec_we1 = 1'b1;
    end else begin
        last_sum_diff_vec_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648)) | ((1'b1 == ap_enable_reg_pp0_iter29) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648)))) begin
        outStream0_TDATA_blk_n = OUTPUT_STREAM0_V_data_V_1_state[1'b1];
    end else begin
        outStream0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648)) | ((1'b1 == ap_enable_reg_pp0_iter29) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648)))) begin
        outStream1_TDATA_blk_n = OUTPUT_STREAM1_V_data_V_1_state[1'b1];
    end else begin
        outStream1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648)) | ((1'b1 == ap_enable_reg_pp0_iter29) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648)))) begin
        outStream2_TDATA_blk_n = OUTPUT_STREAM2_V_data_V_1_state[1'b1];
    end else begin
        outStream2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter28) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648)) | ((1'b1 == ap_enable_reg_pp0_iter29) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648)))) begin
        outStream3_TDATA_blk_n = OUTPUT_STREAM3_V_data_V_1_state[1'b1];
    end else begin
        outStream3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616))) begin
        rows_phi_fu_348_p4 = rows_cast3_mid2_v_reg_634;
    end else begin
        rows_phi_fu_348_p4 = rows_reg_344;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter29) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b1 == ap_enable_reg_pp0_iter28)) & ~(~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_454_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter29) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & ~(1'b1 == ap_enable_reg_pp0_iter28)) | (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_616) & (INPUT_STREAM_V_data_V_0_vld_out == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter28) & ((~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter27_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in)))) | ((1'b1 == ap_enable_reg_pp0_iter29) & ((~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM0_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM1_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM2_V_data_V_1_ack_in)) | (~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_reg_639) & ~(1'b0 == ap_pipeline_reg_pp0_iter28_tmp_16_reg_648) & (1'b0 == OUTPUT_STREAM3_V_data_V_1_ack_in))))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_454_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state32 : begin
            if (~(ap_condition_3112 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign INPUT_STREAM_V_data_V_0_ack_in = INPUT_STREAM_V_data_V_0_state[1'b1];

assign INPUT_STREAM_V_data_V_0_load_A = (INPUT_STREAM_V_data_V_0_state_cmp_full & ~INPUT_STREAM_V_data_V_0_sel_wr);

assign INPUT_STREAM_V_data_V_0_load_B = (INPUT_STREAM_V_data_V_0_sel_wr & INPUT_STREAM_V_data_V_0_state_cmp_full);

assign INPUT_STREAM_V_data_V_0_sel = INPUT_STREAM_V_data_V_0_sel_rd;

assign INPUT_STREAM_V_data_V_0_state_cmp_full = ((INPUT_STREAM_V_data_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign INPUT_STREAM_V_data_V_0_vld_in = inStream_TVALID;

assign INPUT_STREAM_V_data_V_0_vld_out = INPUT_STREAM_V_data_V_0_state[1'b0];

assign INPUT_STREAM_V_dest_V_0_ack_in = INPUT_STREAM_V_dest_V_0_state[1'b1];

assign INPUT_STREAM_V_dest_V_0_load_A = (INPUT_STREAM_V_dest_V_0_state_cmp_full & ~INPUT_STREAM_V_dest_V_0_sel_wr);

assign INPUT_STREAM_V_dest_V_0_load_B = (INPUT_STREAM_V_dest_V_0_sel_wr & INPUT_STREAM_V_dest_V_0_state_cmp_full);

assign INPUT_STREAM_V_dest_V_0_sel = INPUT_STREAM_V_dest_V_0_sel_rd;

assign INPUT_STREAM_V_dest_V_0_state_cmp_full = ((INPUT_STREAM_V_dest_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign INPUT_STREAM_V_dest_V_0_vld_in = inStream_TVALID;

assign INPUT_STREAM_V_dest_V_0_vld_out = INPUT_STREAM_V_dest_V_0_state[1'b0];

assign INPUT_STREAM_V_id_V_0_ack_in = INPUT_STREAM_V_id_V_0_state[1'b1];

assign INPUT_STREAM_V_id_V_0_load_A = (INPUT_STREAM_V_id_V_0_state_cmp_full & ~INPUT_STREAM_V_id_V_0_sel_wr);

assign INPUT_STREAM_V_id_V_0_load_B = (INPUT_STREAM_V_id_V_0_sel_wr & INPUT_STREAM_V_id_V_0_state_cmp_full);

assign INPUT_STREAM_V_id_V_0_sel = INPUT_STREAM_V_id_V_0_sel_rd;

assign INPUT_STREAM_V_id_V_0_state_cmp_full = ((INPUT_STREAM_V_id_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign INPUT_STREAM_V_id_V_0_vld_in = inStream_TVALID;

assign INPUT_STREAM_V_id_V_0_vld_out = INPUT_STREAM_V_id_V_0_state[1'b0];

assign INPUT_STREAM_V_keep_V_0_ack_in = INPUT_STREAM_V_keep_V_0_state[1'b1];

assign INPUT_STREAM_V_keep_V_0_load_A = (INPUT_STREAM_V_keep_V_0_state_cmp_full & ~INPUT_STREAM_V_keep_V_0_sel_wr);

assign INPUT_STREAM_V_keep_V_0_load_B = (INPUT_STREAM_V_keep_V_0_sel_wr & INPUT_STREAM_V_keep_V_0_state_cmp_full);

assign INPUT_STREAM_V_keep_V_0_sel = INPUT_STREAM_V_keep_V_0_sel_rd;

assign INPUT_STREAM_V_keep_V_0_state_cmp_full = ((INPUT_STREAM_V_keep_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign INPUT_STREAM_V_keep_V_0_vld_in = inStream_TVALID;

assign INPUT_STREAM_V_keep_V_0_vld_out = INPUT_STREAM_V_keep_V_0_state[1'b0];

assign INPUT_STREAM_V_strb_V_0_ack_in = INPUT_STREAM_V_strb_V_0_state[1'b1];

assign INPUT_STREAM_V_strb_V_0_load_A = (INPUT_STREAM_V_strb_V_0_state_cmp_full & ~INPUT_STREAM_V_strb_V_0_sel_wr);

assign INPUT_STREAM_V_strb_V_0_load_B = (INPUT_STREAM_V_strb_V_0_sel_wr & INPUT_STREAM_V_strb_V_0_state_cmp_full);

assign INPUT_STREAM_V_strb_V_0_sel = INPUT_STREAM_V_strb_V_0_sel_rd;

assign INPUT_STREAM_V_strb_V_0_state_cmp_full = ((INPUT_STREAM_V_strb_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign INPUT_STREAM_V_strb_V_0_vld_in = inStream_TVALID;

assign INPUT_STREAM_V_strb_V_0_vld_out = INPUT_STREAM_V_strb_V_0_state[1'b0];

assign OUTPUT_STREAM0_V_data_V_1_ack_in = OUTPUT_STREAM0_V_data_V_1_state[1'b1];

assign OUTPUT_STREAM0_V_data_V_1_ack_out = outStream0_TREADY;

assign OUTPUT_STREAM0_V_data_V_1_load_A = (OUTPUT_STREAM0_V_data_V_1_state_cmp_full & ~OUTPUT_STREAM0_V_data_V_1_sel_wr);

assign OUTPUT_STREAM0_V_data_V_1_load_B = (OUTPUT_STREAM0_V_data_V_1_sel_wr & OUTPUT_STREAM0_V_data_V_1_state_cmp_full);

assign OUTPUT_STREAM0_V_data_V_1_sel = OUTPUT_STREAM0_V_data_V_1_sel_rd;

assign OUTPUT_STREAM0_V_data_V_1_state_cmp_full = ((OUTPUT_STREAM0_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM0_V_data_V_1_vld_out = OUTPUT_STREAM0_V_data_V_1_state[1'b0];

assign OUTPUT_STREAM0_V_dest_V_1_ack_in = OUTPUT_STREAM0_V_dest_V_1_state[1'b1];

assign OUTPUT_STREAM0_V_dest_V_1_ack_out = outStream0_TREADY;

assign OUTPUT_STREAM0_V_dest_V_1_load_A = (OUTPUT_STREAM0_V_dest_V_1_state_cmp_full & ~OUTPUT_STREAM0_V_dest_V_1_sel_wr);

assign OUTPUT_STREAM0_V_dest_V_1_load_B = (OUTPUT_STREAM0_V_dest_V_1_sel_wr & OUTPUT_STREAM0_V_dest_V_1_state_cmp_full);

assign OUTPUT_STREAM0_V_dest_V_1_sel = OUTPUT_STREAM0_V_dest_V_1_sel_rd;

assign OUTPUT_STREAM0_V_dest_V_1_state_cmp_full = ((OUTPUT_STREAM0_V_dest_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM0_V_dest_V_1_vld_out = OUTPUT_STREAM0_V_dest_V_1_state[1'b0];

assign OUTPUT_STREAM0_V_id_V_1_ack_in = OUTPUT_STREAM0_V_id_V_1_state[1'b1];

assign OUTPUT_STREAM0_V_id_V_1_ack_out = outStream0_TREADY;

assign OUTPUT_STREAM0_V_id_V_1_load_A = (OUTPUT_STREAM0_V_id_V_1_state_cmp_full & ~OUTPUT_STREAM0_V_id_V_1_sel_wr);

assign OUTPUT_STREAM0_V_id_V_1_load_B = (OUTPUT_STREAM0_V_id_V_1_sel_wr & OUTPUT_STREAM0_V_id_V_1_state_cmp_full);

assign OUTPUT_STREAM0_V_id_V_1_sel = OUTPUT_STREAM0_V_id_V_1_sel_rd;

assign OUTPUT_STREAM0_V_id_V_1_state_cmp_full = ((OUTPUT_STREAM0_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM0_V_id_V_1_vld_out = OUTPUT_STREAM0_V_id_V_1_state[1'b0];

assign OUTPUT_STREAM0_V_keep_V_1_ack_in = OUTPUT_STREAM0_V_keep_V_1_state[1'b1];

assign OUTPUT_STREAM0_V_keep_V_1_ack_out = outStream0_TREADY;

assign OUTPUT_STREAM0_V_keep_V_1_load_A = (OUTPUT_STREAM0_V_keep_V_1_state_cmp_full & ~OUTPUT_STREAM0_V_keep_V_1_sel_wr);

assign OUTPUT_STREAM0_V_keep_V_1_load_B = (OUTPUT_STREAM0_V_keep_V_1_sel_wr & OUTPUT_STREAM0_V_keep_V_1_state_cmp_full);

assign OUTPUT_STREAM0_V_keep_V_1_sel = OUTPUT_STREAM0_V_keep_V_1_sel_rd;

assign OUTPUT_STREAM0_V_keep_V_1_state_cmp_full = ((OUTPUT_STREAM0_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM0_V_keep_V_1_vld_out = OUTPUT_STREAM0_V_keep_V_1_state[1'b0];

assign OUTPUT_STREAM0_V_last_V_1_ack_in = OUTPUT_STREAM0_V_last_V_1_state[1'b1];

assign OUTPUT_STREAM0_V_last_V_1_ack_out = outStream0_TREADY;

assign OUTPUT_STREAM0_V_last_V_1_load_A = (OUTPUT_STREAM0_V_last_V_1_state_cmp_full & ~OUTPUT_STREAM0_V_last_V_1_sel_wr);

assign OUTPUT_STREAM0_V_last_V_1_load_B = (OUTPUT_STREAM0_V_last_V_1_sel_wr & OUTPUT_STREAM0_V_last_V_1_state_cmp_full);

assign OUTPUT_STREAM0_V_last_V_1_sel = OUTPUT_STREAM0_V_last_V_1_sel_rd;

assign OUTPUT_STREAM0_V_last_V_1_state_cmp_full = ((OUTPUT_STREAM0_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM0_V_last_V_1_vld_out = OUTPUT_STREAM0_V_last_V_1_state[1'b0];

assign OUTPUT_STREAM0_V_strb_V_1_ack_in = OUTPUT_STREAM0_V_strb_V_1_state[1'b1];

assign OUTPUT_STREAM0_V_strb_V_1_ack_out = outStream0_TREADY;

assign OUTPUT_STREAM0_V_strb_V_1_load_A = (OUTPUT_STREAM0_V_strb_V_1_state_cmp_full & ~OUTPUT_STREAM0_V_strb_V_1_sel_wr);

assign OUTPUT_STREAM0_V_strb_V_1_load_B = (OUTPUT_STREAM0_V_strb_V_1_sel_wr & OUTPUT_STREAM0_V_strb_V_1_state_cmp_full);

assign OUTPUT_STREAM0_V_strb_V_1_sel = OUTPUT_STREAM0_V_strb_V_1_sel_rd;

assign OUTPUT_STREAM0_V_strb_V_1_state_cmp_full = ((OUTPUT_STREAM0_V_strb_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM0_V_strb_V_1_vld_out = OUTPUT_STREAM0_V_strb_V_1_state[1'b0];

assign OUTPUT_STREAM0_V_user_V_1_ack_in = OUTPUT_STREAM0_V_user_V_1_state[1'b1];

assign OUTPUT_STREAM0_V_user_V_1_ack_out = outStream0_TREADY;

assign OUTPUT_STREAM0_V_user_V_1_data_out = 1'b1;

assign OUTPUT_STREAM0_V_user_V_1_sel = OUTPUT_STREAM0_V_user_V_1_sel_rd;

assign OUTPUT_STREAM0_V_user_V_1_vld_out = OUTPUT_STREAM0_V_user_V_1_state[1'b0];

assign OUTPUT_STREAM1_V_data_V_1_ack_in = OUTPUT_STREAM1_V_data_V_1_state[1'b1];

assign OUTPUT_STREAM1_V_data_V_1_ack_out = outStream1_TREADY;

assign OUTPUT_STREAM1_V_data_V_1_load_A = (OUTPUT_STREAM1_V_data_V_1_state_cmp_full & ~OUTPUT_STREAM1_V_data_V_1_sel_wr);

assign OUTPUT_STREAM1_V_data_V_1_load_B = (OUTPUT_STREAM1_V_data_V_1_sel_wr & OUTPUT_STREAM1_V_data_V_1_state_cmp_full);

assign OUTPUT_STREAM1_V_data_V_1_sel = OUTPUT_STREAM1_V_data_V_1_sel_rd;

assign OUTPUT_STREAM1_V_data_V_1_state_cmp_full = ((OUTPUT_STREAM1_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM1_V_data_V_1_vld_out = OUTPUT_STREAM1_V_data_V_1_state[1'b0];

assign OUTPUT_STREAM1_V_dest_V_1_ack_in = OUTPUT_STREAM1_V_dest_V_1_state[1'b1];

assign OUTPUT_STREAM1_V_dest_V_1_ack_out = outStream1_TREADY;

assign OUTPUT_STREAM1_V_dest_V_1_load_A = (OUTPUT_STREAM1_V_dest_V_1_state_cmp_full & ~OUTPUT_STREAM1_V_dest_V_1_sel_wr);

assign OUTPUT_STREAM1_V_dest_V_1_load_B = (OUTPUT_STREAM1_V_dest_V_1_sel_wr & OUTPUT_STREAM1_V_dest_V_1_state_cmp_full);

assign OUTPUT_STREAM1_V_dest_V_1_sel = OUTPUT_STREAM1_V_dest_V_1_sel_rd;

assign OUTPUT_STREAM1_V_dest_V_1_state_cmp_full = ((OUTPUT_STREAM1_V_dest_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM1_V_dest_V_1_vld_out = OUTPUT_STREAM1_V_dest_V_1_state[1'b0];

assign OUTPUT_STREAM1_V_id_V_1_ack_in = OUTPUT_STREAM1_V_id_V_1_state[1'b1];

assign OUTPUT_STREAM1_V_id_V_1_ack_out = outStream1_TREADY;

assign OUTPUT_STREAM1_V_id_V_1_load_A = (OUTPUT_STREAM1_V_id_V_1_state_cmp_full & ~OUTPUT_STREAM1_V_id_V_1_sel_wr);

assign OUTPUT_STREAM1_V_id_V_1_load_B = (OUTPUT_STREAM1_V_id_V_1_sel_wr & OUTPUT_STREAM1_V_id_V_1_state_cmp_full);

assign OUTPUT_STREAM1_V_id_V_1_sel = OUTPUT_STREAM1_V_id_V_1_sel_rd;

assign OUTPUT_STREAM1_V_id_V_1_state_cmp_full = ((OUTPUT_STREAM1_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM1_V_id_V_1_vld_out = OUTPUT_STREAM1_V_id_V_1_state[1'b0];

assign OUTPUT_STREAM1_V_keep_V_1_ack_in = OUTPUT_STREAM1_V_keep_V_1_state[1'b1];

assign OUTPUT_STREAM1_V_keep_V_1_ack_out = outStream1_TREADY;

assign OUTPUT_STREAM1_V_keep_V_1_load_A = (OUTPUT_STREAM1_V_keep_V_1_state_cmp_full & ~OUTPUT_STREAM1_V_keep_V_1_sel_wr);

assign OUTPUT_STREAM1_V_keep_V_1_load_B = (OUTPUT_STREAM1_V_keep_V_1_sel_wr & OUTPUT_STREAM1_V_keep_V_1_state_cmp_full);

assign OUTPUT_STREAM1_V_keep_V_1_sel = OUTPUT_STREAM1_V_keep_V_1_sel_rd;

assign OUTPUT_STREAM1_V_keep_V_1_state_cmp_full = ((OUTPUT_STREAM1_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM1_V_keep_V_1_vld_out = OUTPUT_STREAM1_V_keep_V_1_state[1'b0];

assign OUTPUT_STREAM1_V_last_V_1_ack_in = OUTPUT_STREAM1_V_last_V_1_state[1'b1];

assign OUTPUT_STREAM1_V_last_V_1_ack_out = outStream1_TREADY;

assign OUTPUT_STREAM1_V_last_V_1_load_A = (OUTPUT_STREAM1_V_last_V_1_state_cmp_full & ~OUTPUT_STREAM1_V_last_V_1_sel_wr);

assign OUTPUT_STREAM1_V_last_V_1_load_B = (OUTPUT_STREAM1_V_last_V_1_sel_wr & OUTPUT_STREAM1_V_last_V_1_state_cmp_full);

assign OUTPUT_STREAM1_V_last_V_1_sel = OUTPUT_STREAM1_V_last_V_1_sel_rd;

assign OUTPUT_STREAM1_V_last_V_1_state_cmp_full = ((OUTPUT_STREAM1_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM1_V_last_V_1_vld_out = OUTPUT_STREAM1_V_last_V_1_state[1'b0];

assign OUTPUT_STREAM1_V_strb_V_1_ack_in = OUTPUT_STREAM1_V_strb_V_1_state[1'b1];

assign OUTPUT_STREAM1_V_strb_V_1_ack_out = outStream1_TREADY;

assign OUTPUT_STREAM1_V_strb_V_1_load_A = (OUTPUT_STREAM1_V_strb_V_1_state_cmp_full & ~OUTPUT_STREAM1_V_strb_V_1_sel_wr);

assign OUTPUT_STREAM1_V_strb_V_1_load_B = (OUTPUT_STREAM1_V_strb_V_1_sel_wr & OUTPUT_STREAM1_V_strb_V_1_state_cmp_full);

assign OUTPUT_STREAM1_V_strb_V_1_sel = OUTPUT_STREAM1_V_strb_V_1_sel_rd;

assign OUTPUT_STREAM1_V_strb_V_1_state_cmp_full = ((OUTPUT_STREAM1_V_strb_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM1_V_strb_V_1_vld_out = OUTPUT_STREAM1_V_strb_V_1_state[1'b0];

assign OUTPUT_STREAM1_V_user_V_1_ack_in = OUTPUT_STREAM1_V_user_V_1_state[1'b1];

assign OUTPUT_STREAM1_V_user_V_1_ack_out = outStream1_TREADY;

assign OUTPUT_STREAM1_V_user_V_1_data_out = 1'b1;

assign OUTPUT_STREAM1_V_user_V_1_sel = OUTPUT_STREAM1_V_user_V_1_sel_rd;

assign OUTPUT_STREAM1_V_user_V_1_vld_out = OUTPUT_STREAM1_V_user_V_1_state[1'b0];

assign OUTPUT_STREAM2_V_data_V_1_ack_in = OUTPUT_STREAM2_V_data_V_1_state[1'b1];

assign OUTPUT_STREAM2_V_data_V_1_ack_out = outStream2_TREADY;

assign OUTPUT_STREAM2_V_data_V_1_load_A = (OUTPUT_STREAM2_V_data_V_1_state_cmp_full & ~OUTPUT_STREAM2_V_data_V_1_sel_wr);

assign OUTPUT_STREAM2_V_data_V_1_load_B = (OUTPUT_STREAM2_V_data_V_1_sel_wr & OUTPUT_STREAM2_V_data_V_1_state_cmp_full);

assign OUTPUT_STREAM2_V_data_V_1_sel = OUTPUT_STREAM2_V_data_V_1_sel_rd;

assign OUTPUT_STREAM2_V_data_V_1_state_cmp_full = ((OUTPUT_STREAM2_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM2_V_data_V_1_vld_out = OUTPUT_STREAM2_V_data_V_1_state[1'b0];

assign OUTPUT_STREAM2_V_dest_V_1_ack_in = OUTPUT_STREAM2_V_dest_V_1_state[1'b1];

assign OUTPUT_STREAM2_V_dest_V_1_ack_out = outStream2_TREADY;

assign OUTPUT_STREAM2_V_dest_V_1_load_A = (OUTPUT_STREAM2_V_dest_V_1_state_cmp_full & ~OUTPUT_STREAM2_V_dest_V_1_sel_wr);

assign OUTPUT_STREAM2_V_dest_V_1_load_B = (OUTPUT_STREAM2_V_dest_V_1_sel_wr & OUTPUT_STREAM2_V_dest_V_1_state_cmp_full);

assign OUTPUT_STREAM2_V_dest_V_1_sel = OUTPUT_STREAM2_V_dest_V_1_sel_rd;

assign OUTPUT_STREAM2_V_dest_V_1_state_cmp_full = ((OUTPUT_STREAM2_V_dest_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM2_V_dest_V_1_vld_out = OUTPUT_STREAM2_V_dest_V_1_state[1'b0];

assign OUTPUT_STREAM2_V_id_V_1_ack_in = OUTPUT_STREAM2_V_id_V_1_state[1'b1];

assign OUTPUT_STREAM2_V_id_V_1_ack_out = outStream2_TREADY;

assign OUTPUT_STREAM2_V_id_V_1_load_A = (OUTPUT_STREAM2_V_id_V_1_state_cmp_full & ~OUTPUT_STREAM2_V_id_V_1_sel_wr);

assign OUTPUT_STREAM2_V_id_V_1_load_B = (OUTPUT_STREAM2_V_id_V_1_sel_wr & OUTPUT_STREAM2_V_id_V_1_state_cmp_full);

assign OUTPUT_STREAM2_V_id_V_1_sel = OUTPUT_STREAM2_V_id_V_1_sel_rd;

assign OUTPUT_STREAM2_V_id_V_1_state_cmp_full = ((OUTPUT_STREAM2_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM2_V_id_V_1_vld_out = OUTPUT_STREAM2_V_id_V_1_state[1'b0];

assign OUTPUT_STREAM2_V_keep_V_1_ack_in = OUTPUT_STREAM2_V_keep_V_1_state[1'b1];

assign OUTPUT_STREAM2_V_keep_V_1_ack_out = outStream2_TREADY;

assign OUTPUT_STREAM2_V_keep_V_1_load_A = (OUTPUT_STREAM2_V_keep_V_1_state_cmp_full & ~OUTPUT_STREAM2_V_keep_V_1_sel_wr);

assign OUTPUT_STREAM2_V_keep_V_1_load_B = (OUTPUT_STREAM2_V_keep_V_1_sel_wr & OUTPUT_STREAM2_V_keep_V_1_state_cmp_full);

assign OUTPUT_STREAM2_V_keep_V_1_sel = OUTPUT_STREAM2_V_keep_V_1_sel_rd;

assign OUTPUT_STREAM2_V_keep_V_1_state_cmp_full = ((OUTPUT_STREAM2_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM2_V_keep_V_1_vld_out = OUTPUT_STREAM2_V_keep_V_1_state[1'b0];

assign OUTPUT_STREAM2_V_last_V_1_ack_in = OUTPUT_STREAM2_V_last_V_1_state[1'b1];

assign OUTPUT_STREAM2_V_last_V_1_ack_out = outStream2_TREADY;

assign OUTPUT_STREAM2_V_last_V_1_load_A = (OUTPUT_STREAM2_V_last_V_1_state_cmp_full & ~OUTPUT_STREAM2_V_last_V_1_sel_wr);

assign OUTPUT_STREAM2_V_last_V_1_load_B = (OUTPUT_STREAM2_V_last_V_1_sel_wr & OUTPUT_STREAM2_V_last_V_1_state_cmp_full);

assign OUTPUT_STREAM2_V_last_V_1_sel = OUTPUT_STREAM2_V_last_V_1_sel_rd;

assign OUTPUT_STREAM2_V_last_V_1_state_cmp_full = ((OUTPUT_STREAM2_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM2_V_last_V_1_vld_out = OUTPUT_STREAM2_V_last_V_1_state[1'b0];

assign OUTPUT_STREAM2_V_strb_V_1_ack_in = OUTPUT_STREAM2_V_strb_V_1_state[1'b1];

assign OUTPUT_STREAM2_V_strb_V_1_ack_out = outStream2_TREADY;

assign OUTPUT_STREAM2_V_strb_V_1_load_A = (OUTPUT_STREAM2_V_strb_V_1_state_cmp_full & ~OUTPUT_STREAM2_V_strb_V_1_sel_wr);

assign OUTPUT_STREAM2_V_strb_V_1_load_B = (OUTPUT_STREAM2_V_strb_V_1_sel_wr & OUTPUT_STREAM2_V_strb_V_1_state_cmp_full);

assign OUTPUT_STREAM2_V_strb_V_1_sel = OUTPUT_STREAM2_V_strb_V_1_sel_rd;

assign OUTPUT_STREAM2_V_strb_V_1_state_cmp_full = ((OUTPUT_STREAM2_V_strb_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM2_V_strb_V_1_vld_out = OUTPUT_STREAM2_V_strb_V_1_state[1'b0];

assign OUTPUT_STREAM2_V_user_V_1_ack_in = OUTPUT_STREAM2_V_user_V_1_state[1'b1];

assign OUTPUT_STREAM2_V_user_V_1_ack_out = outStream2_TREADY;

assign OUTPUT_STREAM2_V_user_V_1_data_out = 1'b1;

assign OUTPUT_STREAM2_V_user_V_1_sel = OUTPUT_STREAM2_V_user_V_1_sel_rd;

assign OUTPUT_STREAM2_V_user_V_1_vld_out = OUTPUT_STREAM2_V_user_V_1_state[1'b0];

assign OUTPUT_STREAM3_V_data_V_1_ack_in = OUTPUT_STREAM3_V_data_V_1_state[1'b1];

assign OUTPUT_STREAM3_V_data_V_1_ack_out = outStream3_TREADY;

assign OUTPUT_STREAM3_V_data_V_1_load_A = (OUTPUT_STREAM3_V_data_V_1_state_cmp_full & ~OUTPUT_STREAM3_V_data_V_1_sel_wr);

assign OUTPUT_STREAM3_V_data_V_1_load_B = (OUTPUT_STREAM3_V_data_V_1_sel_wr & OUTPUT_STREAM3_V_data_V_1_state_cmp_full);

assign OUTPUT_STREAM3_V_data_V_1_sel = OUTPUT_STREAM3_V_data_V_1_sel_rd;

assign OUTPUT_STREAM3_V_data_V_1_state_cmp_full = ((OUTPUT_STREAM3_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM3_V_data_V_1_vld_out = OUTPUT_STREAM3_V_data_V_1_state[1'b0];

assign OUTPUT_STREAM3_V_dest_V_1_ack_in = OUTPUT_STREAM3_V_dest_V_1_state[1'b1];

assign OUTPUT_STREAM3_V_dest_V_1_ack_out = outStream3_TREADY;

assign OUTPUT_STREAM3_V_dest_V_1_load_A = (OUTPUT_STREAM3_V_dest_V_1_state_cmp_full & ~OUTPUT_STREAM3_V_dest_V_1_sel_wr);

assign OUTPUT_STREAM3_V_dest_V_1_load_B = (OUTPUT_STREAM3_V_dest_V_1_sel_wr & OUTPUT_STREAM3_V_dest_V_1_state_cmp_full);

assign OUTPUT_STREAM3_V_dest_V_1_sel = OUTPUT_STREAM3_V_dest_V_1_sel_rd;

assign OUTPUT_STREAM3_V_dest_V_1_state_cmp_full = ((OUTPUT_STREAM3_V_dest_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM3_V_dest_V_1_vld_out = OUTPUT_STREAM3_V_dest_V_1_state[1'b0];

assign OUTPUT_STREAM3_V_id_V_1_ack_in = OUTPUT_STREAM3_V_id_V_1_state[1'b1];

assign OUTPUT_STREAM3_V_id_V_1_ack_out = outStream3_TREADY;

assign OUTPUT_STREAM3_V_id_V_1_load_A = (OUTPUT_STREAM3_V_id_V_1_state_cmp_full & ~OUTPUT_STREAM3_V_id_V_1_sel_wr);

assign OUTPUT_STREAM3_V_id_V_1_load_B = (OUTPUT_STREAM3_V_id_V_1_sel_wr & OUTPUT_STREAM3_V_id_V_1_state_cmp_full);

assign OUTPUT_STREAM3_V_id_V_1_sel = OUTPUT_STREAM3_V_id_V_1_sel_rd;

assign OUTPUT_STREAM3_V_id_V_1_state_cmp_full = ((OUTPUT_STREAM3_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM3_V_id_V_1_vld_out = OUTPUT_STREAM3_V_id_V_1_state[1'b0];

assign OUTPUT_STREAM3_V_keep_V_1_ack_in = OUTPUT_STREAM3_V_keep_V_1_state[1'b1];

assign OUTPUT_STREAM3_V_keep_V_1_ack_out = outStream3_TREADY;

assign OUTPUT_STREAM3_V_keep_V_1_load_A = (OUTPUT_STREAM3_V_keep_V_1_state_cmp_full & ~OUTPUT_STREAM3_V_keep_V_1_sel_wr);

assign OUTPUT_STREAM3_V_keep_V_1_load_B = (OUTPUT_STREAM3_V_keep_V_1_sel_wr & OUTPUT_STREAM3_V_keep_V_1_state_cmp_full);

assign OUTPUT_STREAM3_V_keep_V_1_sel = OUTPUT_STREAM3_V_keep_V_1_sel_rd;

assign OUTPUT_STREAM3_V_keep_V_1_state_cmp_full = ((OUTPUT_STREAM3_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM3_V_keep_V_1_vld_out = OUTPUT_STREAM3_V_keep_V_1_state[1'b0];

assign OUTPUT_STREAM3_V_last_V_1_ack_in = OUTPUT_STREAM3_V_last_V_1_state[1'b1];

assign OUTPUT_STREAM3_V_last_V_1_ack_out = outStream3_TREADY;

assign OUTPUT_STREAM3_V_last_V_1_load_A = (OUTPUT_STREAM3_V_last_V_1_state_cmp_full & ~OUTPUT_STREAM3_V_last_V_1_sel_wr);

assign OUTPUT_STREAM3_V_last_V_1_load_B = (OUTPUT_STREAM3_V_last_V_1_sel_wr & OUTPUT_STREAM3_V_last_V_1_state_cmp_full);

assign OUTPUT_STREAM3_V_last_V_1_sel = OUTPUT_STREAM3_V_last_V_1_sel_rd;

assign OUTPUT_STREAM3_V_last_V_1_state_cmp_full = ((OUTPUT_STREAM3_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM3_V_last_V_1_vld_out = OUTPUT_STREAM3_V_last_V_1_state[1'b0];

assign OUTPUT_STREAM3_V_strb_V_1_ack_in = OUTPUT_STREAM3_V_strb_V_1_state[1'b1];

assign OUTPUT_STREAM3_V_strb_V_1_ack_out = outStream3_TREADY;

assign OUTPUT_STREAM3_V_strb_V_1_load_A = (OUTPUT_STREAM3_V_strb_V_1_state_cmp_full & ~OUTPUT_STREAM3_V_strb_V_1_sel_wr);

assign OUTPUT_STREAM3_V_strb_V_1_load_B = (OUTPUT_STREAM3_V_strb_V_1_sel_wr & OUTPUT_STREAM3_V_strb_V_1_state_cmp_full);

assign OUTPUT_STREAM3_V_strb_V_1_sel = OUTPUT_STREAM3_V_strb_V_1_sel_rd;

assign OUTPUT_STREAM3_V_strb_V_1_state_cmp_full = ((OUTPUT_STREAM3_V_strb_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign OUTPUT_STREAM3_V_strb_V_1_vld_out = OUTPUT_STREAM3_V_strb_V_1_state[1'b0];

assign OUTPUT_STREAM3_V_user_V_1_ack_in = OUTPUT_STREAM3_V_user_V_1_state[1'b1];

assign OUTPUT_STREAM3_V_user_V_1_ack_out = outStream3_TREADY;

assign OUTPUT_STREAM3_V_user_V_1_data_out = 1'b1;

assign OUTPUT_STREAM3_V_user_V_1_sel = OUTPUT_STREAM3_V_user_V_1_sel_rd;

assign OUTPUT_STREAM3_V_user_V_1_vld_out = OUTPUT_STREAM3_V_user_V_1_state[1'b0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state32 = ap_CS_fsm[ap_const_lv32_2];

always @ (*) begin
    ap_condition_3112 = ((OUTPUT_STREAM0_V_data_V_1_ack_in == 1'b0) | (OUTPUT_STREAM0_V_keep_V_1_ack_in == 1'b0) | (OUTPUT_STREAM0_V_strb_V_1_ack_in == 1'b0) | (OUTPUT_STREAM0_V_user_V_1_ack_in == 1'b0) | (OUTPUT_STREAM0_V_last_V_1_ack_in == 1'b0) | (OUTPUT_STREAM0_V_id_V_1_ack_in == 1'b0) | (OUTPUT_STREAM0_V_dest_V_1_ack_in == 1'b0) | (OUTPUT_STREAM1_V_data_V_1_ack_in == 1'b0) | (OUTPUT_STREAM1_V_keep_V_1_ack_in == 1'b0) | (OUTPUT_STREAM1_V_strb_V_1_ack_in == 1'b0) | (OUTPUT_STREAM1_V_user_V_1_ack_in == 1'b0) | (OUTPUT_STREAM1_V_last_V_1_ack_in == 1'b0) | (OUTPUT_STREAM1_V_id_V_1_ack_in == 1'b0) | (OUTPUT_STREAM1_V_dest_V_1_ack_in == 1'b0) | (OUTPUT_STREAM2_V_data_V_1_ack_in == 1'b0) | (OUTPUT_STREAM2_V_keep_V_1_ack_in == 1'b0) | (OUTPUT_STREAM2_V_strb_V_1_ack_in == 1'b0) | (OUTPUT_STREAM2_V_user_V_1_ack_in == 1'b0) | (OUTPUT_STREAM2_V_last_V_1_ack_in == 1'b0) | (OUTPUT_STREAM2_V_id_V_1_ack_in == 1'b0) | (OUTPUT_STREAM2_V_dest_V_1_ack_in == 1'b0) | (OUTPUT_STREAM3_V_data_V_1_ack_in == 1'b0) | (OUTPUT_STREAM3_V_keep_V_1_ack_in == 1'b0) | (OUTPUT_STREAM3_V_strb_V_1_ack_in == 1'b0) | (OUTPUT_STREAM3_V_user_V_1_ack_in == 1'b0) | (OUTPUT_STREAM3_V_last_V_1_ack_in == 1'b0) | (OUTPUT_STREAM3_V_id_V_1_ack_in == 1'b0) | (OUTPUT_STREAM3_V_dest_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cols_1_fu_549_p2 = (cols_mid2_reg_625 + ap_const_lv12_1);

assign cols_mid2_fu_472_p3 = ((tmp_3_fu_466_p2[0:0] === 1'b1) ? ap_const_lv12_0 : cols_phi_fu_359_p4);

assign exitcond_flatten_fu_454_p2 = ((indvar_flatten_reg_333 == ap_const_lv21_100000) ? 1'b1 : 1'b0);

assign grp_fu_424_p2 = ($signed(ap_pipeline_reg_pp0_iter13_cols_mid2_reg_625) + $signed(ap_const_lv12_FFF));

assign inStream_TREADY = INPUT_STREAM_V_dest_V_0_state[1'b1];

assign indvar_flatten_next_fu_460_p2 = (indvar_flatten_reg_333 + ap_const_lv21_1);

assign outStream0_TDATA = OUTPUT_STREAM0_V_data_V_1_data_out;

assign outStream0_TDEST = OUTPUT_STREAM0_V_dest_V_1_data_out;

assign outStream0_TID = OUTPUT_STREAM0_V_id_V_1_data_out;

assign outStream0_TKEEP = OUTPUT_STREAM0_V_keep_V_1_data_out;

assign outStream0_TLAST = OUTPUT_STREAM0_V_last_V_1_data_out;

assign outStream0_TSTRB = OUTPUT_STREAM0_V_strb_V_1_data_out;

assign outStream0_TUSER = OUTPUT_STREAM0_V_user_V_1_data_out;

assign outStream0_TVALID = OUTPUT_STREAM0_V_dest_V_1_state[1'b0];

assign outStream1_TDATA = OUTPUT_STREAM1_V_data_V_1_data_out;

assign outStream1_TDEST = OUTPUT_STREAM1_V_dest_V_1_data_out;

assign outStream1_TID = OUTPUT_STREAM1_V_id_V_1_data_out;

assign outStream1_TKEEP = OUTPUT_STREAM1_V_keep_V_1_data_out;

assign outStream1_TLAST = OUTPUT_STREAM1_V_last_V_1_data_out;

assign outStream1_TSTRB = OUTPUT_STREAM1_V_strb_V_1_data_out;

assign outStream1_TUSER = OUTPUT_STREAM1_V_user_V_1_data_out;

assign outStream1_TVALID = OUTPUT_STREAM1_V_dest_V_1_state[1'b0];

assign outStream2_TDATA = OUTPUT_STREAM2_V_data_V_1_data_out;

assign outStream2_TDEST = OUTPUT_STREAM2_V_dest_V_1_data_out;

assign outStream2_TID = OUTPUT_STREAM2_V_id_V_1_data_out;

assign outStream2_TKEEP = OUTPUT_STREAM2_V_keep_V_1_data_out;

assign outStream2_TLAST = OUTPUT_STREAM2_V_last_V_1_data_out;

assign outStream2_TSTRB = OUTPUT_STREAM2_V_strb_V_1_data_out;

assign outStream2_TUSER = OUTPUT_STREAM2_V_user_V_1_data_out;

assign outStream2_TVALID = OUTPUT_STREAM2_V_dest_V_1_state[1'b0];

assign outStream3_TDATA = OUTPUT_STREAM3_V_data_V_1_data_out;

assign outStream3_TDEST = OUTPUT_STREAM3_V_dest_V_1_data_out;

assign outStream3_TID = OUTPUT_STREAM3_V_id_V_1_data_out;

assign outStream3_TKEEP = OUTPUT_STREAM3_V_keep_V_1_data_out;

assign outStream3_TLAST = OUTPUT_STREAM3_V_last_V_1_data_out;

assign outStream3_TSTRB = OUTPUT_STREAM3_V_strb_V_1_data_out;

assign outStream3_TUSER = OUTPUT_STREAM3_V_user_V_1_data_out;

assign outStream3_TVALID = OUTPUT_STREAM3_V_dest_V_1_state[1'b0];

assign prev_pixel_fu_542_p1 = INPUT_STREAM_V_data_V_0_data_out;

assign rows_cast3_mid2_v_fu_486_p3 = ((tmp_3_fu_466_p2[0:0] === 1'b1) ? rows_s_fu_480_p2 : rows_phi_fu_348_p4);

assign rows_s_fu_480_p2 = (ap_const_lv10_1 + rows_phi_fu_348_p4);

assign tmp_10_fu_563_p1 = ap_pipeline_reg_pp0_iter13_cols_mid2_reg_625;

assign tmp_12_cast_fu_567_p1 = $signed(grp_fu_424_p2);

assign tmp_15_fu_580_p2 = ((ap_pipeline_reg_pp0_iter13_cols_mid2_reg_625 == ap_const_lv12_7FF) ? 1'b1 : 1'b0);

assign tmp_16_fu_518_p1 = cols_mid2_fu_472_p3[0:0];

assign tmp_3_fu_466_p2 = ((cols_phi_fu_359_p4 == ap_const_lv12_800) ? 1'b1 : 1'b0);

assign tmp_3_mid1_fu_498_p2 = ((rows_s_fu_480_p2 == ap_const_lv10_1FF) ? 1'b1 : 1'b0);

assign tmp_3_mid2_fu_510_p3 = ((tmp_3_fu_466_p2[0:0] === 1'b1) ? tmp_3_mid1_fu_498_p2 : tmp_4_fu_504_p2);

assign tmp_4_fu_504_p2 = ((rows_phi_fu_348_p4 == ap_const_lv10_1FF) ? 1'b1 : 1'b0);

assign tmp_6_cast_fu_554_p1 = $signed(grp_fu_424_p2);

assign tmp_7_fu_571_p1 = $unsigned(tmp_12_cast_fu_567_p1);

assign tmp_8_fu_576_p1 = ap_pipeline_reg_pp0_iter13_cols_mid2_reg_625;

assign tmp_data_V_1_fu_590_p1 = grp_fu_395_p2;

assign tmp_data_V_2_fu_595_p1 = grp_fu_400_p2;

assign tmp_data_V_3_fu_600_p1 = grp_fu_405_p2;

assign tmp_data_V_4_fu_605_p1 = grp_fu_410_p2;

assign tmp_fu_494_p1 = rows_cast3_mid2_v_fu_486_p3[0:0];

assign tmp_last_V_fu_585_p2 = (ap_pipeline_reg_pp0_iter13_tmp_3_mid2_reg_643 & tmp_15_fu_580_p2);

assign tmp_s_fu_558_p1 = $unsigned(tmp_6_cast_fu_554_p1);

endmodule //simons_dwt
