
printf_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e70  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08003010  08003010  00004010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003068  08003068  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003068  08003068  00004068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003070  08003070  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003070  08003070  00004070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003074  08003074  00004074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003078  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000068  080030e0  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  080030e0  00005240  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007c58  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015f5  00000000  00000000  0000ccf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000710  00000000  00000000  0000e2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000558  00000000  00000000  0000e9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016271  00000000  00000000  0000ef50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008991  00000000  00000000  000251c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008758e  00000000  00000000  0002db52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b50e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000233c  00000000  00000000  000b5124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000b7460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002ff8 	.word	0x08002ff8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002ff8 	.word	0x08002ff8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  for (int DataIdx = 0; DataIdx < len; DataIdx++)
 800057c:	2300      	movs	r3, #0
 800057e:	617b      	str	r3, [r7, #20]
 8000580:	e00f      	b.n	80005a2 <_write+0x32>
  {
 while(!(USART2->SR & USART_SR_TXE));
 8000582:	bf00      	nop
 8000584:	4b10      	ldr	r3, [pc, #64]	@ (80005c8 <_write+0x58>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800058c:	2b00      	cmp	r3, #0
 800058e:	d0f9      	beq.n	8000584 <_write+0x14>
 //USART2->DR=(uint8_t*)ptr[DataIdx];
 USART2->DR=(uint8_t)ptr[DataIdx];
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	68ba      	ldr	r2, [r7, #8]
 8000594:	4413      	add	r3, r2
 8000596:	781a      	ldrb	r2, [r3, #0]
 8000598:	4b0b      	ldr	r3, [pc, #44]	@ (80005c8 <_write+0x58>)
 800059a:	605a      	str	r2, [r3, #4]
  for (int DataIdx = 0; DataIdx < len; DataIdx++)
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	3301      	adds	r3, #1
 80005a0:	617b      	str	r3, [r7, #20]
 80005a2:	697a      	ldr	r2, [r7, #20]
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	dbeb      	blt.n	8000582 <_write+0x12>
  }
  SET_BIT(USART2->CR1, USART_CR1_TXEIE);
 80005aa:	4b07      	ldr	r3, [pc, #28]	@ (80005c8 <_write+0x58>)
 80005ac:	68db      	ldr	r3, [r3, #12]
 80005ae:	4a06      	ldr	r2, [pc, #24]	@ (80005c8 <_write+0x58>)
 80005b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005b4:	60d3      	str	r3, [r2, #12]
     HAL_Delay(100);
 80005b6:	2064      	movs	r0, #100	@ 0x64
 80005b8:	f000 fba4 	bl	8000d04 <HAL_Delay>
  return len;
 80005bc:	687b      	ldr	r3, [r7, #4]
}
 80005be:	4618      	mov	r0, r3
 80005c0:	3718      	adds	r7, #24
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40004400 	.word	0x40004400

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int number=4;
 80005d2:	2304      	movs	r3, #4
 80005d4:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d6:	f000 fb23 	bl	8000c20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005da:	f000 f823 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005de:	f000 f8b3 	bl	8000748 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e2:	f000 f887 	bl	80006f4 <MX_USART2_UART_Init>
  	  //printf("Hello%d\n\r",number++);
  	  //HAL_Delay(1000);

  	/* 4- Enable UART Receive Data Register Not Empty */
  	   //SET_BIT(USART2->CR1, USART_CR1_RXNEIE);
  	   USART2->CR1 |= USART_CR1_RXNEIE;
 80005e6:	4b0d      	ldr	r3, [pc, #52]	@ (800061c <main+0x50>)
 80005e8:	68db      	ldr	r3, [r3, #12]
 80005ea:	4a0c      	ldr	r2, [pc, #48]	@ (800061c <main+0x50>)
 80005ec:	f043 0320 	orr.w	r3, r3, #32
 80005f0:	60d3      	str	r3, [r2, #12]

  	   //SET_BIT(USART2->CR1, USART_CR1_TXEIE);

  	   /* 5 - Enable UART Interrupt in NVIC */

  	    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2100      	movs	r1, #0
 80005f6:	2026      	movs	r0, #38	@ 0x26
 80005f8:	f000 fc83 	bl	8000f02 <HAL_NVIC_SetPriority>
  	    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80005fc:	2026      	movs	r0, #38	@ 0x26
 80005fe:	f000 fc9c 	bl	8000f3a <HAL_NVIC_EnableIRQ>
	  //HAL_GPIO_WritePin(LED15_GPIO_Port, LED15_Pin, GPIO_PIN_SET);
	  //USART2->DR = '3';
	  //printf("Hello%d\n\r",number++);
	  //printf("H");
	  //HAL_Delay(1000);
	  printf("Hello%d\n\r",number++);
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	1c5a      	adds	r2, r3, #1
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	4619      	mov	r1, r3
 800060a:	4805      	ldr	r0, [pc, #20]	@ (8000620 <main+0x54>)
 800060c:	f001 fe86 	bl	800231c <iprintf>
	   	  HAL_Delay(1000);
 8000610:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000614:	f000 fb76 	bl	8000d04 <HAL_Delay>
	  printf("Hello%d\n\r",number++);
 8000618:	bf00      	nop
 800061a:	e7f2      	b.n	8000602 <main+0x36>
 800061c:	40004400 	.word	0x40004400
 8000620:	08003010 	.word	0x08003010

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	@ 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0320 	add.w	r3, r7, #32
 800062e:	2230      	movs	r2, #48	@ 0x30
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f001 fec7 	bl	80023c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	f107 030c 	add.w	r3, r7, #12
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000648:	2300      	movs	r3, #0
 800064a:	60bb      	str	r3, [r7, #8]
 800064c:	4b27      	ldr	r3, [pc, #156]	@ (80006ec <SystemClock_Config+0xc8>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000650:	4a26      	ldr	r2, [pc, #152]	@ (80006ec <SystemClock_Config+0xc8>)
 8000652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000656:	6413      	str	r3, [r2, #64]	@ 0x40
 8000658:	4b24      	ldr	r3, [pc, #144]	@ (80006ec <SystemClock_Config+0xc8>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000664:	2300      	movs	r3, #0
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	4b21      	ldr	r3, [pc, #132]	@ (80006f0 <SystemClock_Config+0xcc>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a20      	ldr	r2, [pc, #128]	@ (80006f0 <SystemClock_Config+0xcc>)
 800066e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000672:	6013      	str	r3, [r2, #0]
 8000674:	4b1e      	ldr	r3, [pc, #120]	@ (80006f0 <SystemClock_Config+0xcc>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800067c:	607b      	str	r3, [r7, #4]
 800067e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000680:	2301      	movs	r3, #1
 8000682:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000684:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000688:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068a:	2302      	movs	r3, #2
 800068c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800068e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000692:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000694:	2304      	movs	r3, #4
 8000696:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000698:	23c0      	movs	r3, #192	@ 0xc0
 800069a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800069c:	2304      	movs	r3, #4
 800069e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80006a0:	2308      	movs	r3, #8
 80006a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	f107 0320 	add.w	r3, r7, #32
 80006a8:	4618      	mov	r0, r3
 80006aa:	f000 fe19 	bl	80012e0 <HAL_RCC_OscConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006b4:	f000 f94c 	bl	8000950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b8:	230f      	movs	r3, #15
 80006ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006bc:	2302      	movs	r3, #2
 80006be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006c4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	2103      	movs	r1, #3
 80006d4:	4618      	mov	r0, r3
 80006d6:	f001 f87b 	bl	80017d0 <HAL_RCC_ClockConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006e0:	f000 f936 	bl	8000950 <Error_Handler>
  }
}
 80006e4:	bf00      	nop
 80006e6:	3750      	adds	r7, #80	@ 0x50
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f8:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 80006fa:	4a12      	ldr	r2, [pc, #72]	@ (8000744 <MX_USART2_UART_Init+0x50>)
 80006fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80006fe:	4b10      	ldr	r3, [pc, #64]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000700:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000706:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800070c:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000712:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000718:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 800071a:	220c      	movs	r2, #12
 800071c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071e:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000724:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 800072c:	f001 fa70 	bl	8001c10 <HAL_UART_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000736:	f000 f90b 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	20000084 	.word	0x20000084
 8000744:	40004400 	.word	0x40004400

08000748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074e:	f107 030c 	add.w	r3, r7, #12
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	60bb      	str	r3, [r7, #8]
 8000762:	4b20      	ldr	r3, [pc, #128]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a1f      	ldr	r2, [pc, #124]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 8000768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b1d      	ldr	r3, [pc, #116]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a18      	ldr	r2, [pc, #96]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b16      	ldr	r3, [pc, #88]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	603b      	str	r3, [r7, #0]
 800079a:	4b12      	ldr	r3, [pc, #72]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a11      	ldr	r2, [pc, #68]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 80007a0:	f043 0308 	orr.w	r3, r3, #8
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_GPIO_Init+0x9c>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0308 	and.w	r3, r3, #8
 80007ae:	603b      	str	r3, [r7, #0]
 80007b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80007b8:	480b      	ldr	r0, [pc, #44]	@ (80007e8 <MX_GPIO_Init+0xa0>)
 80007ba:	f000 fd5d 	bl	8001278 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 80007be:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80007c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c4:	2301      	movs	r3, #1
 80007c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	4619      	mov	r1, r3
 80007d6:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_GPIO_Init+0xa0>)
 80007d8:	f000 fbca 	bl	8000f70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007dc:	bf00      	nop
 80007de:	3720      	adds	r7, #32
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020c00 	.word	0x40020c00

080007ec <USART2_IRQHandler>:
   e.g. write a character to the USART1 and Loop until the end of transmission
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
   return ch;
}*/

void USART2_IRQHandler(void) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
	uint32_t isrflags = USART2->SR;
 80007f2:	4b50      	ldr	r3, [pc, #320]	@ (8000934 <USART2_IRQHandler+0x148>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	607b      	str	r3, [r7, #4]
	uint32_t control_reg1 = USART2->CR1;
 80007f8:	4b4e      	ldr	r3, [pc, #312]	@ (8000934 <USART2_IRQHandler+0x148>)
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	603b      	str	r3, [r7, #0]
	//data_TXE = USART2->SR & USART_SR_TC;
	 /*if(data_TXE ==1){
		 HAL_GPIO_WritePin(LED15_GPIO_Port,LED15_Pin,GPIO_PIN_SET);
	 }*/
	/* UART in mode Receiver */
	if (((isrflags & USART_SR_RXNE) != RESET) && ((control_reg1 & USART_CR1_RXNEIE) != RESET)) {
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	f003 0320 	and.w	r3, r3, #32
 8000804:	2b00      	cmp	r3, #0
 8000806:	d069      	beq.n	80008dc <USART2_IRQHandler+0xf0>
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	f003 0320 	and.w	r3, r3, #32
 800080e:	2b00      	cmp	r3, #0
 8000810:	d064      	beq.n	80008dc <USART2_IRQHandler+0xf0>
		//HAL_GPIO_TogglePin(LED14_GPIO_Port,LED14_Pin);
		rx_data = (uint8_t) USART2->DR;
 8000812:	4b48      	ldr	r3, [pc, #288]	@ (8000934 <USART2_IRQHandler+0x148>)
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	461a      	mov	r2, r3
 800081a:	4b47      	ldr	r3, [pc, #284]	@ (8000938 <USART2_IRQHandler+0x14c>)
 800081c:	601a      	str	r2, [r3, #0]
		if(control>=0 && (control<5)){
 800081e:	4b47      	ldr	r3, [pc, #284]	@ (800093c <USART2_IRQHandler+0x150>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b04      	cmp	r3, #4
 8000824:	d80e      	bhi.n	8000844 <USART2_IRQHandler+0x58>
		array5[control]=rx_data;
 8000826:	4b45      	ldr	r3, [pc, #276]	@ (800093c <USART2_IRQHandler+0x150>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	4619      	mov	r1, r3
 800082c:	4b42      	ldr	r3, [pc, #264]	@ (8000938 <USART2_IRQHandler+0x14c>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a43      	ldr	r2, [pc, #268]	@ (8000940 <USART2_IRQHandler+0x154>)
 8000832:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		control++;
 8000836:	4b41      	ldr	r3, [pc, #260]	@ (800093c <USART2_IRQHandler+0x150>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	3301      	adds	r3, #1
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4b3f      	ldr	r3, [pc, #252]	@ (800093c <USART2_IRQHandler+0x150>)
 8000840:	701a      	strb	r2, [r3, #0]
 8000842:	e00a      	b.n	800085a <USART2_IRQHandler+0x6e>
		} else {
			control = 0;
 8000844:	4b3d      	ldr	r3, [pc, #244]	@ (800093c <USART2_IRQHandler+0x150>)
 8000846:	2200      	movs	r2, #0
 8000848:	701a      	strb	r2, [r3, #0]
			array5[control] = rx_data;
 800084a:	4b3c      	ldr	r3, [pc, #240]	@ (800093c <USART2_IRQHandler+0x150>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	4619      	mov	r1, r3
 8000850:	4b39      	ldr	r3, [pc, #228]	@ (8000938 <USART2_IRQHandler+0x14c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a3a      	ldr	r2, [pc, #232]	@ (8000940 <USART2_IRQHandler+0x154>)
 8000856:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		}

		if (rx_data == 'A') {
 800085a:	4b37      	ldr	r3, [pc, #220]	@ (8000938 <USART2_IRQHandler+0x14c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2b41      	cmp	r3, #65	@ 0x41
 8000860:	d131      	bne.n	80008c6 <USART2_IRQHandler+0xda>
			lenght = sizeof(array5) / sizeof(array5[0]);
 8000862:	4b38      	ldr	r3, [pc, #224]	@ (8000944 <USART2_IRQHandler+0x158>)
 8000864:	2205      	movs	r2, #5
 8000866:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LED15_GPIO_Port,LED15_Pin,GPIO_PIN_SET);
 8000868:	2201      	movs	r2, #1
 800086a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800086e:	4836      	ldr	r0, [pc, #216]	@ (8000948 <USART2_IRQHandler+0x15c>)
 8000870:	f000 fd02 	bl	8001278 <HAL_GPIO_WritePin>
			//time1();
			//HAL_GPIO_WritePin(LED15_GPIO_Port,LED15_Pin,GPIO_PIN_RESET);
			while ((USART2->SR & USART_SR_TXE) == 0)
 8000874:	bf00      	nop
 8000876:	4b2f      	ldr	r3, [pc, #188]	@ (8000934 <USART2_IRQHandler+0x148>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087e:	2b00      	cmp	r3, #0
 8000880:	d0f9      	beq.n	8000876 <USART2_IRQHandler+0x8a>
				;
			USART2->DR = 'K';
 8000882:	4b2c      	ldr	r3, [pc, #176]	@ (8000934 <USART2_IRQHandler+0x148>)
 8000884:	224b      	movs	r2, #75	@ 0x4b
 8000886:	605a      	str	r2, [r3, #4]
			while ((USART2->SR & USART_SR_TXE) == 0)
 8000888:	bf00      	nop
 800088a:	4b2a      	ldr	r3, [pc, #168]	@ (8000934 <USART2_IRQHandler+0x148>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0f9      	beq.n	800088a <USART2_IRQHandler+0x9e>
				;
			USART2->DR = 'T';
 8000896:	4b27      	ldr	r3, [pc, #156]	@ (8000934 <USART2_IRQHandler+0x148>)
 8000898:	2254      	movs	r2, #84	@ 0x54
 800089a:	605a      	str	r2, [r3, #4]
			while ((USART2->SR & USART_SR_TXE) == 0)
 800089c:	bf00      	nop
 800089e:	4b25      	ldr	r3, [pc, #148]	@ (8000934 <USART2_IRQHandler+0x148>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d0f9      	beq.n	800089e <USART2_IRQHandler+0xb2>
				;
			USART2->DR = 'E';
 80008aa:	4b22      	ldr	r3, [pc, #136]	@ (8000934 <USART2_IRQHandler+0x148>)
 80008ac:	2245      	movs	r2, #69	@ 0x45
 80008ae:	605a      	str	r2, [r3, #4]
			while ((USART2->SR & USART_SR_TXE) == 0)
 80008b0:	bf00      	nop
 80008b2:	4b20      	ldr	r3, [pc, #128]	@ (8000934 <USART2_IRQHandler+0x148>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d0f9      	beq.n	80008b2 <USART2_IRQHandler+0xc6>
				;
			USART2->DR = 'P';
 80008be:	4b1d      	ldr	r3, [pc, #116]	@ (8000934 <USART2_IRQHandler+0x148>)
 80008c0:	2250      	movs	r2, #80	@ 0x50
 80008c2:	605a      	str	r2, [r3, #4]
		}

		else if (rx_data == 'B') {
			HAL_GPIO_WritePin(LED15_GPIO_Port, LED15_Pin, GPIO_PIN_RESET);
		}
		return;
 80008c4:	e032      	b.n	800092c <USART2_IRQHandler+0x140>
		else if (rx_data == 'B') {
 80008c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000938 <USART2_IRQHandler+0x14c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b42      	cmp	r3, #66	@ 0x42
 80008cc:	d12e      	bne.n	800092c <USART2_IRQHandler+0x140>
			HAL_GPIO_WritePin(LED15_GPIO_Port, LED15_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008d4:	481c      	ldr	r0, [pc, #112]	@ (8000948 <USART2_IRQHandler+0x15c>)
 80008d6:	f000 fccf 	bl	8001278 <HAL_GPIO_WritePin>
		return;
 80008da:	e027      	b.n	800092c <USART2_IRQHandler+0x140>
	}

	/* UART in mode Transmitter */
	if (((isrflags & USART_SR_TXE) != RESET) && ((control_reg1 & USART_CR1_TXEIE) != RESET)) {
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d023      	beq.n	800092e <USART2_IRQHandler+0x142>
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d01e      	beq.n	800092e <USART2_IRQHandler+0x142>
		//USART2->CR1 &=~(USART_CR1_TXEIE);
		HAL_GPIO_TogglePin(LED14_GPIO_Port,LED14_Pin);
 80008f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008f4:	4814      	ldr	r0, [pc, #80]	@ (8000948 <USART2_IRQHandler+0x15c>)
 80008f6:	f000 fcd8 	bl	80012aa <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80008fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008fe:	f000 fa01 	bl	8000d04 <HAL_Delay>
		//HAL_GPIO_WritePin(LED14_GPIO_Port,LED14_Pin,GPIO_PIN_SET);
		gelen_data = USART2->DR;
 8000902:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <USART2_IRQHandler+0x148>)
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	4a11      	ldr	r2, [pc, #68]	@ (800094c <USART2_IRQHandler+0x160>)
 8000908:	6013      	str	r3, [r2, #0]
		if(gelen_data == 51){
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <USART2_IRQHandler+0x160>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2b33      	cmp	r3, #51	@ 0x33
 8000910:	d105      	bne.n	800091e <USART2_IRQHandler+0x132>
		HAL_GPIO_WritePin(LED15_GPIO_Port,LED15_Pin,GPIO_PIN_SET);
 8000912:	2201      	movs	r2, #1
 8000914:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000918:	480b      	ldr	r0, [pc, #44]	@ (8000948 <USART2_IRQHandler+0x15c>)
 800091a:	f000 fcad 	bl	8001278 <HAL_GPIO_WritePin>
		//USART2->CR1 |= USART_CR1_RXNEIE;
		//USART2->CR1 &=~(USART_CR1_TXEIE);
		}
		CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE);
 800091e:	4b05      	ldr	r3, [pc, #20]	@ (8000934 <USART2_IRQHandler+0x148>)
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	4a04      	ldr	r2, [pc, #16]	@ (8000934 <USART2_IRQHandler+0x148>)
 8000924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000928:	60d3      	str	r3, [r2, #12]
		return;
 800092a:	e000      	b.n	800092e <USART2_IRQHandler+0x142>
		return;
 800092c:	bf00      	nop
	}
}
 800092e:	3708      	adds	r7, #8
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40004400 	.word	0x40004400
 8000938:	200000cc 	.word	0x200000cc
 800093c:	200000e4 	.word	0x200000e4
 8000940:	200000d0 	.word	0x200000d0
 8000944:	200000e5 	.word	0x200000e5
 8000948:	40020c00 	.word	0x40020c00
 800094c:	200000e8 	.word	0x200000e8

08000950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
}
 8000956:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <Error_Handler+0x8>

0800095c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800096a:	4a0f      	ldr	r2, [pc, #60]	@ (80009a8 <HAL_MspInit+0x4c>)
 800096c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000970:	6453      	str	r3, [r2, #68]	@ 0x44
 8000972:	4b0d      	ldr	r3, [pc, #52]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	603b      	str	r3, [r7, #0]
 8000982:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	4a08      	ldr	r2, [pc, #32]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800098c:	6413      	str	r3, [r2, #64]	@ 0x40
 800098e:	4b06      	ldr	r3, [pc, #24]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000996:	603b      	str	r3, [r7, #0]
 8000998:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800099a:	2007      	movs	r0, #7
 800099c:	f000 faa6 	bl	8000eec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800

080009ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08a      	sub	sp, #40	@ 0x28
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b4:	f107 0314 	add.w	r3, r7, #20
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]
 80009c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a19      	ldr	r2, [pc, #100]	@ (8000a30 <HAL_UART_MspInit+0x84>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d12b      	bne.n	8000a26 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	613b      	str	r3, [r7, #16]
 80009d2:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d6:	4a17      	ldr	r2, [pc, #92]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80009de:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4b11      	ldr	r3, [pc, #68]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a10      	ldr	r2, [pc, #64]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a06:	230c      	movs	r3, #12
 8000a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a12:	2303      	movs	r3, #3
 8000a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a16:	2307      	movs	r3, #7
 8000a18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4805      	ldr	r0, [pc, #20]	@ (8000a38 <HAL_UART_MspInit+0x8c>)
 8000a22:	f000 faa5 	bl	8000f70 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a26:	bf00      	nop
 8000a28:	3728      	adds	r7, #40	@ 0x28
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40004400 	.word	0x40004400
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40020000 	.word	0x40020000

08000a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <NMI_Handler+0x4>

08000a44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <HardFault_Handler+0x4>

08000a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <MemManage_Handler+0x4>

08000a54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a92:	f000 f917 	bl	8000cc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b086      	sub	sp, #24
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	60f8      	str	r0, [r7, #12]
 8000aa2:	60b9      	str	r1, [r7, #8]
 8000aa4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]
 8000aaa:	e00a      	b.n	8000ac2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aac:	f3af 8000 	nop.w
 8000ab0:	4601      	mov	r1, r0
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	1c5a      	adds	r2, r3, #1
 8000ab6:	60ba      	str	r2, [r7, #8]
 8000ab8:	b2ca      	uxtb	r2, r1
 8000aba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	dbf0      	blt.n	8000aac <_read+0x12>
  }

  return len;
 8000aca:	687b      	ldr	r3, [r7, #4]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000afc:	605a      	str	r2, [r3, #4]
  return 0;
 8000afe:	2300      	movs	r3, #0
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	370c      	adds	r7, #12
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr

08000b0c <_isatty>:

int _isatty(int file)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b14:	2301      	movs	r3, #1
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b22:	b480      	push	{r7}
 8000b24:	b085      	sub	sp, #20
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	60f8      	str	r0, [r7, #12]
 8000b2a:	60b9      	str	r1, [r7, #8]
 8000b2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b2e:	2300      	movs	r3, #0
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3714      	adds	r7, #20
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b44:	4a14      	ldr	r2, [pc, #80]	@ (8000b98 <_sbrk+0x5c>)
 8000b46:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <_sbrk+0x60>)
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b50:	4b13      	ldr	r3, [pc, #76]	@ (8000ba0 <_sbrk+0x64>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d102      	bne.n	8000b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b58:	4b11      	ldr	r3, [pc, #68]	@ (8000ba0 <_sbrk+0x64>)
 8000b5a:	4a12      	ldr	r2, [pc, #72]	@ (8000ba4 <_sbrk+0x68>)
 8000b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <_sbrk+0x64>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d207      	bcs.n	8000b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b6c:	f001 fc7a 	bl	8002464 <__errno>
 8000b70:	4603      	mov	r3, r0
 8000b72:	220c      	movs	r2, #12
 8000b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b76:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7a:	e009      	b.n	8000b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <_sbrk+0x64>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b82:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <_sbrk+0x64>)
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ba0 <_sbrk+0x64>)
 8000b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b8e:	68fb      	ldr	r3, [r7, #12]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20020000 	.word	0x20020000
 8000b9c:	00000400 	.word	0x00000400
 8000ba0:	200000ec 	.word	0x200000ec
 8000ba4:	20000240 	.word	0x20000240

08000ba8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <SystemInit+0x20>)
 8000bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bb2:	4a05      	ldr	r2, [pc, #20]	@ (8000bc8 <SystemInit+0x20>)
 8000bb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c04 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bd0:	f7ff ffea 	bl	8000ba8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bd4:	480c      	ldr	r0, [pc, #48]	@ (8000c08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bd6:	490d      	ldr	r1, [pc, #52]	@ (8000c0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bdc:	e002      	b.n	8000be4 <LoopCopyDataInit>

08000bde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be2:	3304      	adds	r3, #4

08000be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000be6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000be8:	d3f9      	bcc.n	8000bde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bec:	4c0a      	ldr	r4, [pc, #40]	@ (8000c18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf0:	e001      	b.n	8000bf6 <LoopFillZerobss>

08000bf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf4:	3204      	adds	r2, #4

08000bf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bf8:	d3fb      	bcc.n	8000bf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bfa:	f001 fc39 	bl	8002470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bfe:	f7ff fce5 	bl	80005cc <main>
  bx  lr    
 8000c02:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c0c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c10:	08003078 	.word	0x08003078
  ldr r2, =_sbss
 8000c14:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c18:	20000240 	.word	0x20000240

08000c1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c1c:	e7fe      	b.n	8000c1c <ADC_IRQHandler>
	...

08000c20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c24:	4b0e      	ldr	r3, [pc, #56]	@ (8000c60 <HAL_Init+0x40>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <HAL_Init+0x40>)
 8000c2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c30:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <HAL_Init+0x40>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <HAL_Init+0x40>)
 8000c36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <HAL_Init+0x40>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a07      	ldr	r2, [pc, #28]	@ (8000c60 <HAL_Init+0x40>)
 8000c42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c48:	2003      	movs	r0, #3
 8000c4a:	f000 f94f 	bl	8000eec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c4e:	2000      	movs	r0, #0
 8000c50:	f000 f808 	bl	8000c64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c54:	f7ff fe82 	bl	800095c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40023c00 	.word	0x40023c00

08000c64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c6c:	4b12      	ldr	r3, [pc, #72]	@ (8000cb8 <HAL_InitTick+0x54>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <HAL_InitTick+0x58>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	4619      	mov	r1, r3
 8000c76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c82:	4618      	mov	r0, r3
 8000c84:	f000 f967 	bl	8000f56 <HAL_SYSTICK_Config>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e00e      	b.n	8000cb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2b0f      	cmp	r3, #15
 8000c96:	d80a      	bhi.n	8000cae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	6879      	ldr	r1, [r7, #4]
 8000c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca0:	f000 f92f 	bl	8000f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ca4:	4a06      	ldr	r2, [pc, #24]	@ (8000cc0 <HAL_InitTick+0x5c>)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000caa:	2300      	movs	r3, #0
 8000cac:	e000      	b.n	8000cb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20000000 	.word	0x20000000
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	20000004 	.word	0x20000004

08000cc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <HAL_IncTick+0x20>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <HAL_IncTick+0x24>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <HAL_IncTick+0x24>)
 8000cd6:	6013      	str	r3, [r2, #0]
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20000008 	.word	0x20000008
 8000ce8:	200000f0 	.word	0x200000f0

08000cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf0:	4b03      	ldr	r3, [pc, #12]	@ (8000d00 <HAL_GetTick+0x14>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	200000f0 	.word	0x200000f0

08000d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d0c:	f7ff ffee 	bl	8000cec <HAL_GetTick>
 8000d10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d1c:	d005      	beq.n	8000d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <HAL_Delay+0x44>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	461a      	mov	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4413      	add	r3, r2
 8000d28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d2a:	bf00      	nop
 8000d2c:	f7ff ffde 	bl	8000cec <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d8f7      	bhi.n	8000d2c <HAL_Delay+0x28>
  {
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	bf00      	nop
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000008 	.word	0x20000008

08000d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d7e:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	60d3      	str	r3, [r2, #12]
}
 8000d84:	bf00      	nop
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d98:	4b04      	ldr	r3, [pc, #16]	@ (8000dac <__NVIC_GetPriorityGrouping+0x18>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	0a1b      	lsrs	r3, r3, #8
 8000d9e:	f003 0307 	and.w	r3, r3, #7
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	db0b      	blt.n	8000dda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	f003 021f 	and.w	r2, r3, #31
 8000dc8:	4907      	ldr	r1, [pc, #28]	@ (8000de8 <__NVIC_EnableIRQ+0x38>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	095b      	lsrs	r3, r3, #5
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000e100 	.word	0xe000e100

08000dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	db0a      	blt.n	8000e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	490c      	ldr	r1, [pc, #48]	@ (8000e38 <__NVIC_SetPriority+0x4c>)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	0112      	lsls	r2, r2, #4
 8000e0c:	b2d2      	uxtb	r2, r2
 8000e0e:	440b      	add	r3, r1
 8000e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e14:	e00a      	b.n	8000e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	b2da      	uxtb	r2, r3
 8000e1a:	4908      	ldr	r1, [pc, #32]	@ (8000e3c <__NVIC_SetPriority+0x50>)
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	f003 030f 	and.w	r3, r3, #15
 8000e22:	3b04      	subs	r3, #4
 8000e24:	0112      	lsls	r2, r2, #4
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	440b      	add	r3, r1
 8000e2a:	761a      	strb	r2, [r3, #24]
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000e100 	.word	0xe000e100
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b089      	sub	sp, #36	@ 0x24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	f1c3 0307 	rsb	r3, r3, #7
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	bf28      	it	cs
 8000e5e:	2304      	movcs	r3, #4
 8000e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3304      	adds	r3, #4
 8000e66:	2b06      	cmp	r3, #6
 8000e68:	d902      	bls.n	8000e70 <NVIC_EncodePriority+0x30>
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3b03      	subs	r3, #3
 8000e6e:	e000      	b.n	8000e72 <NVIC_EncodePriority+0x32>
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	f04f 32ff 	mov.w	r2, #4294967295
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	401a      	ands	r2, r3
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e88:	f04f 31ff 	mov.w	r1, #4294967295
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e92:	43d9      	mvns	r1, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e98:	4313      	orrs	r3, r2
         );
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3724      	adds	r7, #36	@ 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
	...

08000ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000eb8:	d301      	bcc.n	8000ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00f      	b.n	8000ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee8 <SysTick_Config+0x40>)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ec6:	210f      	movs	r1, #15
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f7ff ff8e 	bl	8000dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed0:	4b05      	ldr	r3, [pc, #20]	@ (8000ee8 <SysTick_Config+0x40>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <SysTick_Config+0x40>)
 8000ed8:	2207      	movs	r2, #7
 8000eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	e000e010 	.word	0xe000e010

08000eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff ff29 	bl	8000d4c <__NVIC_SetPriorityGrouping>
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b086      	sub	sp, #24
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	4603      	mov	r3, r0
 8000f0a:	60b9      	str	r1, [r7, #8]
 8000f0c:	607a      	str	r2, [r7, #4]
 8000f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f14:	f7ff ff3e 	bl	8000d94 <__NVIC_GetPriorityGrouping>
 8000f18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	68b9      	ldr	r1, [r7, #8]
 8000f1e:	6978      	ldr	r0, [r7, #20]
 8000f20:	f7ff ff8e 	bl	8000e40 <NVIC_EncodePriority>
 8000f24:	4602      	mov	r2, r0
 8000f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2a:	4611      	mov	r1, r2
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ff5d 	bl	8000dec <__NVIC_SetPriority>
}
 8000f32:	bf00      	nop
 8000f34:	3718      	adds	r7, #24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	4603      	mov	r3, r0
 8000f42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff31 	bl	8000db0 <__NVIC_EnableIRQ>
}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f7ff ffa2 	bl	8000ea8 <SysTick_Config>
 8000f64:	4603      	mov	r3, r0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b089      	sub	sp, #36	@ 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
 8000f8a:	e159      	b.n	8001240 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	f040 8148 	bne.w	800123a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0303 	and.w	r3, r3, #3
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d005      	beq.n	8000fc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d130      	bne.n	8001024 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2203      	movs	r2, #3
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	68da      	ldr	r2, [r3, #12]
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	091b      	lsrs	r3, r3, #4
 800100e:	f003 0201 	and.w	r2, r3, #1
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f003 0303 	and.w	r3, r3, #3
 800102c:	2b03      	cmp	r3, #3
 800102e:	d017      	beq.n	8001060 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2203      	movs	r2, #3
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d123      	bne.n	80010b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	08da      	lsrs	r2, r3, #3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3208      	adds	r2, #8
 8001074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001078:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	220f      	movs	r2, #15
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	691a      	ldr	r2, [r3, #16]
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	08da      	lsrs	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3208      	adds	r2, #8
 80010ae:	69b9      	ldr	r1, [r7, #24]
 80010b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	2203      	movs	r2, #3
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 0203 	and.w	r2, r3, #3
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f000 80a2 	beq.w	800123a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b57      	ldr	r3, [pc, #348]	@ (8001258 <HAL_GPIO_Init+0x2e8>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fe:	4a56      	ldr	r2, [pc, #344]	@ (8001258 <HAL_GPIO_Init+0x2e8>)
 8001100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001104:	6453      	str	r3, [r2, #68]	@ 0x44
 8001106:	4b54      	ldr	r3, [pc, #336]	@ (8001258 <HAL_GPIO_Init+0x2e8>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001112:	4a52      	ldr	r2, [pc, #328]	@ (800125c <HAL_GPIO_Init+0x2ec>)
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	3302      	adds	r3, #2
 800111a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	220f      	movs	r2, #15
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4013      	ands	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a49      	ldr	r2, [pc, #292]	@ (8001260 <HAL_GPIO_Init+0x2f0>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d019      	beq.n	8001172 <HAL_GPIO_Init+0x202>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a48      	ldr	r2, [pc, #288]	@ (8001264 <HAL_GPIO_Init+0x2f4>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d013      	beq.n	800116e <HAL_GPIO_Init+0x1fe>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a47      	ldr	r2, [pc, #284]	@ (8001268 <HAL_GPIO_Init+0x2f8>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d00d      	beq.n	800116a <HAL_GPIO_Init+0x1fa>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a46      	ldr	r2, [pc, #280]	@ (800126c <HAL_GPIO_Init+0x2fc>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d007      	beq.n	8001166 <HAL_GPIO_Init+0x1f6>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a45      	ldr	r2, [pc, #276]	@ (8001270 <HAL_GPIO_Init+0x300>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d101      	bne.n	8001162 <HAL_GPIO_Init+0x1f2>
 800115e:	2304      	movs	r3, #4
 8001160:	e008      	b.n	8001174 <HAL_GPIO_Init+0x204>
 8001162:	2307      	movs	r3, #7
 8001164:	e006      	b.n	8001174 <HAL_GPIO_Init+0x204>
 8001166:	2303      	movs	r3, #3
 8001168:	e004      	b.n	8001174 <HAL_GPIO_Init+0x204>
 800116a:	2302      	movs	r3, #2
 800116c:	e002      	b.n	8001174 <HAL_GPIO_Init+0x204>
 800116e:	2301      	movs	r3, #1
 8001170:	e000      	b.n	8001174 <HAL_GPIO_Init+0x204>
 8001172:	2300      	movs	r3, #0
 8001174:	69fa      	ldr	r2, [r7, #28]
 8001176:	f002 0203 	and.w	r2, r2, #3
 800117a:	0092      	lsls	r2, r2, #2
 800117c:	4093      	lsls	r3, r2
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4313      	orrs	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001184:	4935      	ldr	r1, [pc, #212]	@ (800125c <HAL_GPIO_Init+0x2ec>)
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	089b      	lsrs	r3, r3, #2
 800118a:	3302      	adds	r3, #2
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001192:	4b38      	ldr	r3, [pc, #224]	@ (8001274 <HAL_GPIO_Init+0x304>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	43db      	mvns	r3, r3
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	4013      	ands	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d003      	beq.n	80011b6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001274 <HAL_GPIO_Init+0x304>)
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001274 <HAL_GPIO_Init+0x304>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	43db      	mvns	r3, r3
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	4013      	ands	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011e0:	4a24      	ldr	r2, [pc, #144]	@ (8001274 <HAL_GPIO_Init+0x304>)
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011e6:	4b23      	ldr	r3, [pc, #140]	@ (8001274 <HAL_GPIO_Init+0x304>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4013      	ands	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d003      	beq.n	800120a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800120a:	4a1a      	ldr	r2, [pc, #104]	@ (8001274 <HAL_GPIO_Init+0x304>)
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001210:	4b18      	ldr	r3, [pc, #96]	@ (8001274 <HAL_GPIO_Init+0x304>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	43db      	mvns	r3, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4013      	ands	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d003      	beq.n	8001234 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001234:	4a0f      	ldr	r2, [pc, #60]	@ (8001274 <HAL_GPIO_Init+0x304>)
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	3301      	adds	r3, #1
 800123e:	61fb      	str	r3, [r7, #28]
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	2b0f      	cmp	r3, #15
 8001244:	f67f aea2 	bls.w	8000f8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001248:	bf00      	nop
 800124a:	bf00      	nop
 800124c:	3724      	adds	r7, #36	@ 0x24
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	40023800 	.word	0x40023800
 800125c:	40013800 	.word	0x40013800
 8001260:	40020000 	.word	0x40020000
 8001264:	40020400 	.word	0x40020400
 8001268:	40020800 	.word	0x40020800
 800126c:	40020c00 	.word	0x40020c00
 8001270:	40021000 	.word	0x40021000
 8001274:	40013c00 	.word	0x40013c00

08001278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	807b      	strh	r3, [r7, #2]
 8001284:	4613      	mov	r3, r2
 8001286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001288:	787b      	ldrb	r3, [r7, #1]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800128e:	887a      	ldrh	r2, [r7, #2]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001294:	e003      	b.n	800129e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001296:	887b      	ldrh	r3, [r7, #2]
 8001298:	041a      	lsls	r2, r3, #16
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	619a      	str	r2, [r3, #24]
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b085      	sub	sp, #20
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	460b      	mov	r3, r1
 80012b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012bc:	887a      	ldrh	r2, [r7, #2]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	4013      	ands	r3, r2
 80012c2:	041a      	lsls	r2, r3, #16
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	43d9      	mvns	r1, r3
 80012c8:	887b      	ldrh	r3, [r7, #2]
 80012ca:	400b      	ands	r3, r1
 80012cc:	431a      	orrs	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	619a      	str	r2, [r3, #24]
}
 80012d2:	bf00      	nop
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
	...

080012e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e267      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d075      	beq.n	80013ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012fe:	4b88      	ldr	r3, [pc, #544]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
 8001306:	2b04      	cmp	r3, #4
 8001308:	d00c      	beq.n	8001324 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130a:	4b85      	ldr	r3, [pc, #532]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001312:	2b08      	cmp	r3, #8
 8001314:	d112      	bne.n	800133c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001316:	4b82      	ldr	r3, [pc, #520]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800131e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001322:	d10b      	bne.n	800133c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001324:	4b7e      	ldr	r3, [pc, #504]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d05b      	beq.n	80013e8 <HAL_RCC_OscConfig+0x108>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d157      	bne.n	80013e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e242      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001344:	d106      	bne.n	8001354 <HAL_RCC_OscConfig+0x74>
 8001346:	4b76      	ldr	r3, [pc, #472]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a75      	ldr	r2, [pc, #468]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800134c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	e01d      	b.n	8001390 <HAL_RCC_OscConfig+0xb0>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800135c:	d10c      	bne.n	8001378 <HAL_RCC_OscConfig+0x98>
 800135e:	4b70      	ldr	r3, [pc, #448]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a6f      	ldr	r2, [pc, #444]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001364:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	4b6d      	ldr	r3, [pc, #436]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a6c      	ldr	r2, [pc, #432]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e00b      	b.n	8001390 <HAL_RCC_OscConfig+0xb0>
 8001378:	4b69      	ldr	r3, [pc, #420]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a68      	ldr	r2, [pc, #416]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800137e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001382:	6013      	str	r3, [r2, #0]
 8001384:	4b66      	ldr	r3, [pc, #408]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a65      	ldr	r2, [pc, #404]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800138a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800138e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d013      	beq.n	80013c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001398:	f7ff fca8 	bl	8000cec <HAL_GetTick>
 800139c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013a0:	f7ff fca4 	bl	8000cec <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b64      	cmp	r3, #100	@ 0x64
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e207      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d0f0      	beq.n	80013a0 <HAL_RCC_OscConfig+0xc0>
 80013be:	e014      	b.n	80013ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c0:	f7ff fc94 	bl	8000cec <HAL_GetTick>
 80013c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c6:	e008      	b.n	80013da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c8:	f7ff fc90 	bl	8000cec <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b64      	cmp	r3, #100	@ 0x64
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e1f3      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013da:	4b51      	ldr	r3, [pc, #324]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1f0      	bne.n	80013c8 <HAL_RCC_OscConfig+0xe8>
 80013e6:	e000      	b.n	80013ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d063      	beq.n	80014be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00b      	beq.n	800141a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001402:	4b47      	ldr	r3, [pc, #284]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800140a:	2b08      	cmp	r3, #8
 800140c:	d11c      	bne.n	8001448 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800140e:	4b44      	ldr	r3, [pc, #272]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d116      	bne.n	8001448 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800141a:	4b41      	ldr	r3, [pc, #260]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d005      	beq.n	8001432 <HAL_RCC_OscConfig+0x152>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d001      	beq.n	8001432 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e1c7      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001432:	4b3b      	ldr	r3, [pc, #236]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	4937      	ldr	r1, [pc, #220]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001442:	4313      	orrs	r3, r2
 8001444:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001446:	e03a      	b.n	80014be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d020      	beq.n	8001492 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001450:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <HAL_RCC_OscConfig+0x244>)
 8001452:	2201      	movs	r2, #1
 8001454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001456:	f7ff fc49 	bl	8000cec <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800145e:	f7ff fc45 	bl	8000cec <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e1a8      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001470:	4b2b      	ldr	r3, [pc, #172]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800147c:	4b28      	ldr	r3, [pc, #160]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	4925      	ldr	r1, [pc, #148]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 800148c:	4313      	orrs	r3, r2
 800148e:	600b      	str	r3, [r1, #0]
 8001490:	e015      	b.n	80014be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001492:	4b24      	ldr	r3, [pc, #144]	@ (8001524 <HAL_RCC_OscConfig+0x244>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001498:	f7ff fc28 	bl	8000cec <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014a0:	f7ff fc24 	bl	8000cec <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e187      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1f0      	bne.n	80014a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0308 	and.w	r3, r3, #8
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d036      	beq.n	8001538 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d016      	beq.n	8001500 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014d2:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <HAL_RCC_OscConfig+0x248>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d8:	f7ff fc08 	bl	8000cec <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014e0:	f7ff fc04 	bl	8000cec <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e167      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001520 <HAL_RCC_OscConfig+0x240>)
 80014f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0x200>
 80014fe:	e01b      	b.n	8001538 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <HAL_RCC_OscConfig+0x248>)
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001506:	f7ff fbf1 	bl	8000cec <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800150c:	e00e      	b.n	800152c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800150e:	f7ff fbed 	bl	8000cec <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d907      	bls.n	800152c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e150      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
 8001520:	40023800 	.word	0x40023800
 8001524:	42470000 	.word	0x42470000
 8001528:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800152c:	4b88      	ldr	r3, [pc, #544]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 800152e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1ea      	bne.n	800150e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	2b00      	cmp	r3, #0
 8001542:	f000 8097 	beq.w	8001674 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001546:	2300      	movs	r3, #0
 8001548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800154a:	4b81      	ldr	r3, [pc, #516]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 800154c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10f      	bne.n	8001576 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	4b7d      	ldr	r3, [pc, #500]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4a7c      	ldr	r2, [pc, #496]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 8001560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001564:	6413      	str	r3, [r2, #64]	@ 0x40
 8001566:	4b7a      	ldr	r3, [pc, #488]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001572:	2301      	movs	r3, #1
 8001574:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001576:	4b77      	ldr	r3, [pc, #476]	@ (8001754 <HAL_RCC_OscConfig+0x474>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800157e:	2b00      	cmp	r3, #0
 8001580:	d118      	bne.n	80015b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001582:	4b74      	ldr	r3, [pc, #464]	@ (8001754 <HAL_RCC_OscConfig+0x474>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a73      	ldr	r2, [pc, #460]	@ (8001754 <HAL_RCC_OscConfig+0x474>)
 8001588:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800158c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800158e:	f7ff fbad 	bl	8000cec <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001596:	f7ff fba9 	bl	8000cec <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e10c      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001754 <HAL_RCC_OscConfig+0x474>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0f0      	beq.n	8001596 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d106      	bne.n	80015ca <HAL_RCC_OscConfig+0x2ea>
 80015bc:	4b64      	ldr	r3, [pc, #400]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015c0:	4a63      	ldr	r2, [pc, #396]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80015c8:	e01c      	b.n	8001604 <HAL_RCC_OscConfig+0x324>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	2b05      	cmp	r3, #5
 80015d0:	d10c      	bne.n	80015ec <HAL_RCC_OscConfig+0x30c>
 80015d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d6:	4a5e      	ldr	r2, [pc, #376]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80015de:	4b5c      	ldr	r3, [pc, #368]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ea:	e00b      	b.n	8001604 <HAL_RCC_OscConfig+0x324>
 80015ec:	4b58      	ldr	r3, [pc, #352]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f0:	4a57      	ldr	r2, [pc, #348]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015f2:	f023 0301 	bic.w	r3, r3, #1
 80015f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80015f8:	4b55      	ldr	r3, [pc, #340]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015fc:	4a54      	ldr	r2, [pc, #336]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80015fe:	f023 0304 	bic.w	r3, r3, #4
 8001602:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d015      	beq.n	8001638 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800160c:	f7ff fb6e 	bl	8000cec <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001612:	e00a      	b.n	800162a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001614:	f7ff fb6a 	bl	8000cec <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001622:	4293      	cmp	r3, r2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e0cb      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800162a:	4b49      	ldr	r3, [pc, #292]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d0ee      	beq.n	8001614 <HAL_RCC_OscConfig+0x334>
 8001636:	e014      	b.n	8001662 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001638:	f7ff fb58 	bl	8000cec <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163e:	e00a      	b.n	8001656 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001640:	f7ff fb54 	bl	8000cec <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800164e:	4293      	cmp	r3, r2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e0b5      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001656:	4b3e      	ldr	r3, [pc, #248]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 8001658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1ee      	bne.n	8001640 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001662:	7dfb      	ldrb	r3, [r7, #23]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d105      	bne.n	8001674 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001668:	4b39      	ldr	r3, [pc, #228]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	4a38      	ldr	r2, [pc, #224]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 800166e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001672:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	2b00      	cmp	r3, #0
 800167a:	f000 80a1 	beq.w	80017c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800167e:	4b34      	ldr	r3, [pc, #208]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f003 030c 	and.w	r3, r3, #12
 8001686:	2b08      	cmp	r3, #8
 8001688:	d05c      	beq.n	8001744 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	2b02      	cmp	r3, #2
 8001690:	d141      	bne.n	8001716 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001692:	4b31      	ldr	r3, [pc, #196]	@ (8001758 <HAL_RCC_OscConfig+0x478>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff fb28 	bl	8000cec <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a0:	f7ff fb24 	bl	8000cec <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e087      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b2:	4b27      	ldr	r3, [pc, #156]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69da      	ldr	r2, [r3, #28]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a1b      	ldr	r3, [r3, #32]
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016cc:	019b      	lsls	r3, r3, #6
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d4:	085b      	lsrs	r3, r3, #1
 80016d6:	3b01      	subs	r3, #1
 80016d8:	041b      	lsls	r3, r3, #16
 80016da:	431a      	orrs	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e0:	061b      	lsls	r3, r3, #24
 80016e2:	491b      	ldr	r1, [pc, #108]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001758 <HAL_RCC_OscConfig+0x478>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ee:	f7ff fafd 	bl	8000cec <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f6:	f7ff faf9 	bl	8000cec <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e05c      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001708:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f0      	beq.n	80016f6 <HAL_RCC_OscConfig+0x416>
 8001714:	e054      	b.n	80017c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001716:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <HAL_RCC_OscConfig+0x478>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171c:	f7ff fae6 	bl	8000cec <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001722:	e008      	b.n	8001736 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001724:	f7ff fae2 	bl	8000cec <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e045      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001736:	4b06      	ldr	r3, [pc, #24]	@ (8001750 <HAL_RCC_OscConfig+0x470>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1f0      	bne.n	8001724 <HAL_RCC_OscConfig+0x444>
 8001742:	e03d      	b.n	80017c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d107      	bne.n	800175c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e038      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
 8001750:	40023800 	.word	0x40023800
 8001754:	40007000 	.word	0x40007000
 8001758:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800175c:	4b1b      	ldr	r3, [pc, #108]	@ (80017cc <HAL_RCC_OscConfig+0x4ec>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d028      	beq.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d121      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001782:	429a      	cmp	r2, r3
 8001784:	d11a      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800178c:	4013      	ands	r3, r2
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001792:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001794:	4293      	cmp	r3, r2
 8001796:	d111      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a2:	085b      	lsrs	r3, r3, #1
 80017a4:	3b01      	subs	r3, #1
 80017a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d107      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d001      	beq.n	80017c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e000      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800

080017d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0cc      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017e4:	4b68      	ldr	r3, [pc, #416]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d90c      	bls.n	800180c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f2:	4b65      	ldr	r3, [pc, #404]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fa:	4b63      	ldr	r3, [pc, #396]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0b8      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d020      	beq.n	800185a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	d005      	beq.n	8001830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001824:	4b59      	ldr	r3, [pc, #356]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4a58      	ldr	r2, [pc, #352]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800182a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800182e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0308 	and.w	r3, r3, #8
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800183c:	4b53      	ldr	r3, [pc, #332]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	4a52      	ldr	r2, [pc, #328]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001842:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001848:	4b50      	ldr	r3, [pc, #320]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	494d      	ldr	r1, [pc, #308]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	4313      	orrs	r3, r2
 8001858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b00      	cmp	r3, #0
 8001864:	d044      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d107      	bne.n	800187e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186e:	4b47      	ldr	r3, [pc, #284]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d119      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e07f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b02      	cmp	r3, #2
 8001884:	d003      	beq.n	800188e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800188a:	2b03      	cmp	r3, #3
 800188c:	d107      	bne.n	800189e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800188e:	4b3f      	ldr	r3, [pc, #252]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d109      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e06f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800189e:	4b3b      	ldr	r3, [pc, #236]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e067      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018ae:	4b37      	ldr	r3, [pc, #220]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f023 0203 	bic.w	r2, r3, #3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4934      	ldr	r1, [pc, #208]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018c0:	f7ff fa14 	bl	8000cec <HAL_GetTick>
 80018c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c6:	e00a      	b.n	80018de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c8:	f7ff fa10 	bl	8000cec <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e04f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018de:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 020c 	and.w	r2, r3, #12
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d1eb      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018f0:	4b25      	ldr	r3, [pc, #148]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d20c      	bcs.n	8001918 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018fe:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001906:	4b20      	ldr	r3, [pc, #128]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	429a      	cmp	r2, r3
 8001912:	d001      	beq.n	8001918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e032      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	2b00      	cmp	r3, #0
 8001922:	d008      	beq.n	8001936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001924:	4b19      	ldr	r3, [pc, #100]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	4916      	ldr	r1, [pc, #88]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001932:	4313      	orrs	r3, r2
 8001934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0308 	and.w	r3, r3, #8
 800193e:	2b00      	cmp	r3, #0
 8001940:	d009      	beq.n	8001956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001942:	4b12      	ldr	r3, [pc, #72]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	490e      	ldr	r1, [pc, #56]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	4313      	orrs	r3, r2
 8001954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001956:	f000 f821 	bl	800199c <HAL_RCC_GetSysClockFreq>
 800195a:	4602      	mov	r2, r0
 800195c:	4b0b      	ldr	r3, [pc, #44]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	091b      	lsrs	r3, r3, #4
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	490a      	ldr	r1, [pc, #40]	@ (8001990 <HAL_RCC_ClockConfig+0x1c0>)
 8001968:	5ccb      	ldrb	r3, [r1, r3]
 800196a:	fa22 f303 	lsr.w	r3, r2, r3
 800196e:	4a09      	ldr	r2, [pc, #36]	@ (8001994 <HAL_RCC_ClockConfig+0x1c4>)
 8001970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <HAL_RCC_ClockConfig+0x1c8>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff f974 	bl	8000c64 <HAL_InitTick>

  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023c00 	.word	0x40023c00
 800198c:	40023800 	.word	0x40023800
 8001990:	0800301c 	.word	0x0800301c
 8001994:	20000000 	.word	0x20000000
 8001998:	20000004 	.word	0x20000004

0800199c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800199c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019a0:	b094      	sub	sp, #80	@ 0x50
 80019a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019b4:	4b79      	ldr	r3, [pc, #484]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 030c 	and.w	r3, r3, #12
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d00d      	beq.n	80019dc <HAL_RCC_GetSysClockFreq+0x40>
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	f200 80e1 	bhi.w	8001b88 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <HAL_RCC_GetSysClockFreq+0x34>
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d003      	beq.n	80019d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80019ce:	e0db      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019d0:	4b73      	ldr	r3, [pc, #460]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 80019d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019d4:	e0db      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019d6:	4b73      	ldr	r3, [pc, #460]	@ (8001ba4 <HAL_RCC_GetSysClockFreq+0x208>)
 80019d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019da:	e0d8      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019dc:	4b6f      	ldr	r3, [pc, #444]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019e6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d063      	beq.n	8001aba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019f2:	4b6a      	ldr	r3, [pc, #424]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	099b      	lsrs	r3, r3, #6
 80019f8:	2200      	movs	r2, #0
 80019fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a04:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a06:	2300      	movs	r3, #0
 8001a08:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a0e:	4622      	mov	r2, r4
 8001a10:	462b      	mov	r3, r5
 8001a12:	f04f 0000 	mov.w	r0, #0
 8001a16:	f04f 0100 	mov.w	r1, #0
 8001a1a:	0159      	lsls	r1, r3, #5
 8001a1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a20:	0150      	lsls	r0, r2, #5
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4621      	mov	r1, r4
 8001a28:	1a51      	subs	r1, r2, r1
 8001a2a:	6139      	str	r1, [r7, #16]
 8001a2c:	4629      	mov	r1, r5
 8001a2e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	f04f 0300 	mov.w	r3, #0
 8001a3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a40:	4659      	mov	r1, fp
 8001a42:	018b      	lsls	r3, r1, #6
 8001a44:	4651      	mov	r1, sl
 8001a46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a4a:	4651      	mov	r1, sl
 8001a4c:	018a      	lsls	r2, r1, #6
 8001a4e:	4651      	mov	r1, sl
 8001a50:	ebb2 0801 	subs.w	r8, r2, r1
 8001a54:	4659      	mov	r1, fp
 8001a56:	eb63 0901 	sbc.w	r9, r3, r1
 8001a5a:	f04f 0200 	mov.w	r2, #0
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a6e:	4690      	mov	r8, r2
 8001a70:	4699      	mov	r9, r3
 8001a72:	4623      	mov	r3, r4
 8001a74:	eb18 0303 	adds.w	r3, r8, r3
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	462b      	mov	r3, r5
 8001a7c:	eb49 0303 	adc.w	r3, r9, r3
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	f04f 0300 	mov.w	r3, #0
 8001a8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a8e:	4629      	mov	r1, r5
 8001a90:	024b      	lsls	r3, r1, #9
 8001a92:	4621      	mov	r1, r4
 8001a94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a98:	4621      	mov	r1, r4
 8001a9a:	024a      	lsls	r2, r1, #9
 8001a9c:	4610      	mov	r0, r2
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001aa6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001aa8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001aac:	f7fe fbe8 	bl	8000280 <__aeabi_uldivmod>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ab8:	e058      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aba:	4b38      	ldr	r3, [pc, #224]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	099b      	lsrs	r3, r3, #6
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001aca:	623b      	str	r3, [r7, #32]
 8001acc:	2300      	movs	r3, #0
 8001ace:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ad0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ad4:	4642      	mov	r2, r8
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	f04f 0000 	mov.w	r0, #0
 8001adc:	f04f 0100 	mov.w	r1, #0
 8001ae0:	0159      	lsls	r1, r3, #5
 8001ae2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae6:	0150      	lsls	r0, r2, #5
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4641      	mov	r1, r8
 8001aee:	ebb2 0a01 	subs.w	sl, r2, r1
 8001af2:	4649      	mov	r1, r9
 8001af4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b0c:	ebb2 040a 	subs.w	r4, r2, sl
 8001b10:	eb63 050b 	sbc.w	r5, r3, fp
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	f04f 0300 	mov.w	r3, #0
 8001b1c:	00eb      	lsls	r3, r5, #3
 8001b1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b22:	00e2      	lsls	r2, r4, #3
 8001b24:	4614      	mov	r4, r2
 8001b26:	461d      	mov	r5, r3
 8001b28:	4643      	mov	r3, r8
 8001b2a:	18e3      	adds	r3, r4, r3
 8001b2c:	603b      	str	r3, [r7, #0]
 8001b2e:	464b      	mov	r3, r9
 8001b30:	eb45 0303 	adc.w	r3, r5, r3
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b42:	4629      	mov	r1, r5
 8001b44:	028b      	lsls	r3, r1, #10
 8001b46:	4621      	mov	r1, r4
 8001b48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b4c:	4621      	mov	r1, r4
 8001b4e:	028a      	lsls	r2, r1, #10
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b56:	2200      	movs	r2, #0
 8001b58:	61bb      	str	r3, [r7, #24]
 8001b5a:	61fa      	str	r2, [r7, #28]
 8001b5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b60:	f7fe fb8e 	bl	8000280 <__aeabi_uldivmod>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4613      	mov	r3, r2
 8001b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	0c1b      	lsrs	r3, r3, #16
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	3301      	adds	r3, #1
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b86:	e002      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b88:	4b05      	ldr	r3, [pc, #20]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3750      	adds	r7, #80	@ 0x50
 8001b94:	46bd      	mov	sp, r7
 8001b96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	00f42400 	.word	0x00f42400
 8001ba4:	007a1200 	.word	0x007a1200

08001ba8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bac:	4b03      	ldr	r3, [pc, #12]	@ (8001bbc <HAL_RCC_GetHCLKFreq+0x14>)
 8001bae:	681b      	ldr	r3, [r3, #0]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	20000000 	.word	0x20000000

08001bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bc4:	f7ff fff0 	bl	8001ba8 <HAL_RCC_GetHCLKFreq>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	4b05      	ldr	r3, [pc, #20]	@ (8001be0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	0a9b      	lsrs	r3, r3, #10
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	4903      	ldr	r1, [pc, #12]	@ (8001be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bd6:	5ccb      	ldrb	r3, [r1, r3]
 8001bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40023800 	.word	0x40023800
 8001be4:	0800302c 	.word	0x0800302c

08001be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001bec:	f7ff ffdc 	bl	8001ba8 <HAL_RCC_GetHCLKFreq>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	0b5b      	lsrs	r3, r3, #13
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	4903      	ldr	r1, [pc, #12]	@ (8001c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bfe:	5ccb      	ldrb	r3, [r1, r3]
 8001c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	0800302c 	.word	0x0800302c

08001c10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e042      	b.n	8001ca8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d106      	bne.n	8001c3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7fe feb8 	bl	80009ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2224      	movs	r2, #36	@ 0x24
 8001c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	68da      	ldr	r2, [r3, #12]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 f82b 	bl	8001cb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001c68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	695a      	ldr	r2, [r3, #20]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001c78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68da      	ldr	r2, [r3, #12]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2220      	movs	r2, #32
 8001c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2220      	movs	r2, #32
 8001c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cb4:	b0c0      	sub	sp, #256	@ 0x100
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ccc:	68d9      	ldr	r1, [r3, #12]
 8001cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	ea40 0301 	orr.w	r3, r0, r1
 8001cd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001d08:	f021 010c 	bic.w	r1, r1, #12
 8001d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d16:	430b      	orrs	r3, r1
 8001d18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d2a:	6999      	ldr	r1, [r3, #24]
 8001d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	ea40 0301 	orr.w	r3, r0, r1
 8001d36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	4b8f      	ldr	r3, [pc, #572]	@ (8001f7c <UART_SetConfig+0x2cc>)
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d005      	beq.n	8001d50 <UART_SetConfig+0xa0>
 8001d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	4b8d      	ldr	r3, [pc, #564]	@ (8001f80 <UART_SetConfig+0x2d0>)
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d104      	bne.n	8001d5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d50:	f7ff ff4a 	bl	8001be8 <HAL_RCC_GetPCLK2Freq>
 8001d54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001d58:	e003      	b.n	8001d62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001d5a:	f7ff ff31 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>
 8001d5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d6c:	f040 810c 	bne.w	8001f88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001d70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001d74:	2200      	movs	r2, #0
 8001d76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001d7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001d7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001d82:	4622      	mov	r2, r4
 8001d84:	462b      	mov	r3, r5
 8001d86:	1891      	adds	r1, r2, r2
 8001d88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001d8a:	415b      	adcs	r3, r3
 8001d8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d92:	4621      	mov	r1, r4
 8001d94:	eb12 0801 	adds.w	r8, r2, r1
 8001d98:	4629      	mov	r1, r5
 8001d9a:	eb43 0901 	adc.w	r9, r3, r1
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001daa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001dae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001db2:	4690      	mov	r8, r2
 8001db4:	4699      	mov	r9, r3
 8001db6:	4623      	mov	r3, r4
 8001db8:	eb18 0303 	adds.w	r3, r8, r3
 8001dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001dc0:	462b      	mov	r3, r5
 8001dc2:	eb49 0303 	adc.w	r3, r9, r3
 8001dc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001dd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001dda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001dde:	460b      	mov	r3, r1
 8001de0:	18db      	adds	r3, r3, r3
 8001de2:	653b      	str	r3, [r7, #80]	@ 0x50
 8001de4:	4613      	mov	r3, r2
 8001de6:	eb42 0303 	adc.w	r3, r2, r3
 8001dea:	657b      	str	r3, [r7, #84]	@ 0x54
 8001dec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001df0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001df4:	f7fe fa44 	bl	8000280 <__aeabi_uldivmod>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4b61      	ldr	r3, [pc, #388]	@ (8001f84 <UART_SetConfig+0x2d4>)
 8001dfe:	fba3 2302 	umull	r2, r3, r3, r2
 8001e02:	095b      	lsrs	r3, r3, #5
 8001e04:	011c      	lsls	r4, r3, #4
 8001e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001e14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001e18:	4642      	mov	r2, r8
 8001e1a:	464b      	mov	r3, r9
 8001e1c:	1891      	adds	r1, r2, r2
 8001e1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001e20:	415b      	adcs	r3, r3
 8001e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e28:	4641      	mov	r1, r8
 8001e2a:	eb12 0a01 	adds.w	sl, r2, r1
 8001e2e:	4649      	mov	r1, r9
 8001e30:	eb43 0b01 	adc.w	fp, r3, r1
 8001e34:	f04f 0200 	mov.w	r2, #0
 8001e38:	f04f 0300 	mov.w	r3, #0
 8001e3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e48:	4692      	mov	sl, r2
 8001e4a:	469b      	mov	fp, r3
 8001e4c:	4643      	mov	r3, r8
 8001e4e:	eb1a 0303 	adds.w	r3, sl, r3
 8001e52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001e56:	464b      	mov	r3, r9
 8001e58:	eb4b 0303 	adc.w	r3, fp, r3
 8001e5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001e6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001e70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001e74:	460b      	mov	r3, r1
 8001e76:	18db      	adds	r3, r3, r3
 8001e78:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	eb42 0303 	adc.w	r3, r2, r3
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001e8a:	f7fe f9f9 	bl	8000280 <__aeabi_uldivmod>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4611      	mov	r1, r2
 8001e94:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <UART_SetConfig+0x2d4>)
 8001e96:	fba3 2301 	umull	r2, r3, r3, r1
 8001e9a:	095b      	lsrs	r3, r3, #5
 8001e9c:	2264      	movs	r2, #100	@ 0x64
 8001e9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ea2:	1acb      	subs	r3, r1, r3
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001eaa:	4b36      	ldr	r3, [pc, #216]	@ (8001f84 <UART_SetConfig+0x2d4>)
 8001eac:	fba3 2302 	umull	r2, r3, r3, r2
 8001eb0:	095b      	lsrs	r3, r3, #5
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001eb8:	441c      	add	r4, r3
 8001eba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001ec4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001ec8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001ecc:	4642      	mov	r2, r8
 8001ece:	464b      	mov	r3, r9
 8001ed0:	1891      	adds	r1, r2, r2
 8001ed2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ed4:	415b      	adcs	r3, r3
 8001ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ed8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001edc:	4641      	mov	r1, r8
 8001ede:	1851      	adds	r1, r2, r1
 8001ee0:	6339      	str	r1, [r7, #48]	@ 0x30
 8001ee2:	4649      	mov	r1, r9
 8001ee4:	414b      	adcs	r3, r1
 8001ee6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	f04f 0300 	mov.w	r3, #0
 8001ef0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001ef4:	4659      	mov	r1, fp
 8001ef6:	00cb      	lsls	r3, r1, #3
 8001ef8:	4651      	mov	r1, sl
 8001efa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001efe:	4651      	mov	r1, sl
 8001f00:	00ca      	lsls	r2, r1, #3
 8001f02:	4610      	mov	r0, r2
 8001f04:	4619      	mov	r1, r3
 8001f06:	4603      	mov	r3, r0
 8001f08:	4642      	mov	r2, r8
 8001f0a:	189b      	adds	r3, r3, r2
 8001f0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001f10:	464b      	mov	r3, r9
 8001f12:	460a      	mov	r2, r1
 8001f14:	eb42 0303 	adc.w	r3, r2, r3
 8001f18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001f28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001f2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8001f30:	460b      	mov	r3, r1
 8001f32:	18db      	adds	r3, r3, r3
 8001f34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f36:	4613      	mov	r3, r2
 8001f38:	eb42 0303 	adc.w	r3, r2, r3
 8001f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8001f46:	f7fe f99b 	bl	8000280 <__aeabi_uldivmod>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <UART_SetConfig+0x2d4>)
 8001f50:	fba3 1302 	umull	r1, r3, r3, r2
 8001f54:	095b      	lsrs	r3, r3, #5
 8001f56:	2164      	movs	r1, #100	@ 0x64
 8001f58:	fb01 f303 	mul.w	r3, r1, r3
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	3332      	adds	r3, #50	@ 0x32
 8001f62:	4a08      	ldr	r2, [pc, #32]	@ (8001f84 <UART_SetConfig+0x2d4>)
 8001f64:	fba2 2303 	umull	r2, r3, r2, r3
 8001f68:	095b      	lsrs	r3, r3, #5
 8001f6a:	f003 0207 	and.w	r2, r3, #7
 8001f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4422      	add	r2, r4
 8001f76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001f78:	e106      	b.n	8002188 <UART_SetConfig+0x4d8>
 8001f7a:	bf00      	nop
 8001f7c:	40011000 	.word	0x40011000
 8001f80:	40011400 	.word	0x40011400
 8001f84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001f92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001f96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001f9a:	4642      	mov	r2, r8
 8001f9c:	464b      	mov	r3, r9
 8001f9e:	1891      	adds	r1, r2, r2
 8001fa0:	6239      	str	r1, [r7, #32]
 8001fa2:	415b      	adcs	r3, r3
 8001fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fa6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001faa:	4641      	mov	r1, r8
 8001fac:	1854      	adds	r4, r2, r1
 8001fae:	4649      	mov	r1, r9
 8001fb0:	eb43 0501 	adc.w	r5, r3, r1
 8001fb4:	f04f 0200 	mov.w	r2, #0
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	00eb      	lsls	r3, r5, #3
 8001fbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fc2:	00e2      	lsls	r2, r4, #3
 8001fc4:	4614      	mov	r4, r2
 8001fc6:	461d      	mov	r5, r3
 8001fc8:	4643      	mov	r3, r8
 8001fca:	18e3      	adds	r3, r4, r3
 8001fcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001fd0:	464b      	mov	r3, r9
 8001fd2:	eb45 0303 	adc.w	r3, r5, r3
 8001fd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001fe6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	008b      	lsls	r3, r1, #2
 8001ffa:	4621      	mov	r1, r4
 8001ffc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002000:	4621      	mov	r1, r4
 8002002:	008a      	lsls	r2, r1, #2
 8002004:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002008:	f7fe f93a 	bl	8000280 <__aeabi_uldivmod>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4b60      	ldr	r3, [pc, #384]	@ (8002194 <UART_SetConfig+0x4e4>)
 8002012:	fba3 2302 	umull	r2, r3, r3, r2
 8002016:	095b      	lsrs	r3, r3, #5
 8002018:	011c      	lsls	r4, r3, #4
 800201a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800201e:	2200      	movs	r2, #0
 8002020:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002024:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002028:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800202c:	4642      	mov	r2, r8
 800202e:	464b      	mov	r3, r9
 8002030:	1891      	adds	r1, r2, r2
 8002032:	61b9      	str	r1, [r7, #24]
 8002034:	415b      	adcs	r3, r3
 8002036:	61fb      	str	r3, [r7, #28]
 8002038:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800203c:	4641      	mov	r1, r8
 800203e:	1851      	adds	r1, r2, r1
 8002040:	6139      	str	r1, [r7, #16]
 8002042:	4649      	mov	r1, r9
 8002044:	414b      	adcs	r3, r1
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	f04f 0200 	mov.w	r2, #0
 800204c:	f04f 0300 	mov.w	r3, #0
 8002050:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002054:	4659      	mov	r1, fp
 8002056:	00cb      	lsls	r3, r1, #3
 8002058:	4651      	mov	r1, sl
 800205a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800205e:	4651      	mov	r1, sl
 8002060:	00ca      	lsls	r2, r1, #3
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	4603      	mov	r3, r0
 8002068:	4642      	mov	r2, r8
 800206a:	189b      	adds	r3, r3, r2
 800206c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002070:	464b      	mov	r3, r9
 8002072:	460a      	mov	r2, r1
 8002074:	eb42 0303 	adc.w	r3, r2, r3
 8002078:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800207c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002086:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002088:	f04f 0200 	mov.w	r2, #0
 800208c:	f04f 0300 	mov.w	r3, #0
 8002090:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002094:	4649      	mov	r1, r9
 8002096:	008b      	lsls	r3, r1, #2
 8002098:	4641      	mov	r1, r8
 800209a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800209e:	4641      	mov	r1, r8
 80020a0:	008a      	lsls	r2, r1, #2
 80020a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80020a6:	f7fe f8eb 	bl	8000280 <__aeabi_uldivmod>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4611      	mov	r1, r2
 80020b0:	4b38      	ldr	r3, [pc, #224]	@ (8002194 <UART_SetConfig+0x4e4>)
 80020b2:	fba3 2301 	umull	r2, r3, r3, r1
 80020b6:	095b      	lsrs	r3, r3, #5
 80020b8:	2264      	movs	r2, #100	@ 0x64
 80020ba:	fb02 f303 	mul.w	r3, r2, r3
 80020be:	1acb      	subs	r3, r1, r3
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	3332      	adds	r3, #50	@ 0x32
 80020c4:	4a33      	ldr	r2, [pc, #204]	@ (8002194 <UART_SetConfig+0x4e4>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020d0:	441c      	add	r4, r3
 80020d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80020d6:	2200      	movs	r2, #0
 80020d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80020da:	677a      	str	r2, [r7, #116]	@ 0x74
 80020dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80020e0:	4642      	mov	r2, r8
 80020e2:	464b      	mov	r3, r9
 80020e4:	1891      	adds	r1, r2, r2
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	415b      	adcs	r3, r3
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020f0:	4641      	mov	r1, r8
 80020f2:	1851      	adds	r1, r2, r1
 80020f4:	6039      	str	r1, [r7, #0]
 80020f6:	4649      	mov	r1, r9
 80020f8:	414b      	adcs	r3, r1
 80020fa:	607b      	str	r3, [r7, #4]
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	f04f 0300 	mov.w	r3, #0
 8002104:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002108:	4659      	mov	r1, fp
 800210a:	00cb      	lsls	r3, r1, #3
 800210c:	4651      	mov	r1, sl
 800210e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002112:	4651      	mov	r1, sl
 8002114:	00ca      	lsls	r2, r1, #3
 8002116:	4610      	mov	r0, r2
 8002118:	4619      	mov	r1, r3
 800211a:	4603      	mov	r3, r0
 800211c:	4642      	mov	r2, r8
 800211e:	189b      	adds	r3, r3, r2
 8002120:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002122:	464b      	mov	r3, r9
 8002124:	460a      	mov	r2, r1
 8002126:	eb42 0303 	adc.w	r3, r2, r3
 800212a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800212c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	663b      	str	r3, [r7, #96]	@ 0x60
 8002136:	667a      	str	r2, [r7, #100]	@ 0x64
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	f04f 0300 	mov.w	r3, #0
 8002140:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002144:	4649      	mov	r1, r9
 8002146:	008b      	lsls	r3, r1, #2
 8002148:	4641      	mov	r1, r8
 800214a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800214e:	4641      	mov	r1, r8
 8002150:	008a      	lsls	r2, r1, #2
 8002152:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002156:	f7fe f893 	bl	8000280 <__aeabi_uldivmod>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	4b0d      	ldr	r3, [pc, #52]	@ (8002194 <UART_SetConfig+0x4e4>)
 8002160:	fba3 1302 	umull	r1, r3, r3, r2
 8002164:	095b      	lsrs	r3, r3, #5
 8002166:	2164      	movs	r1, #100	@ 0x64
 8002168:	fb01 f303 	mul.w	r3, r1, r3
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	011b      	lsls	r3, r3, #4
 8002170:	3332      	adds	r3, #50	@ 0x32
 8002172:	4a08      	ldr	r2, [pc, #32]	@ (8002194 <UART_SetConfig+0x4e4>)
 8002174:	fba2 2303 	umull	r2, r3, r2, r3
 8002178:	095b      	lsrs	r3, r3, #5
 800217a:	f003 020f 	and.w	r2, r3, #15
 800217e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4422      	add	r2, r4
 8002186:	609a      	str	r2, [r3, #8]
}
 8002188:	bf00      	nop
 800218a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800218e:	46bd      	mov	sp, r7
 8002190:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002194:	51eb851f 	.word	0x51eb851f

08002198 <std>:
 8002198:	2300      	movs	r3, #0
 800219a:	b510      	push	{r4, lr}
 800219c:	4604      	mov	r4, r0
 800219e:	e9c0 3300 	strd	r3, r3, [r0]
 80021a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80021a6:	6083      	str	r3, [r0, #8]
 80021a8:	8181      	strh	r1, [r0, #12]
 80021aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80021ac:	81c2      	strh	r2, [r0, #14]
 80021ae:	6183      	str	r3, [r0, #24]
 80021b0:	4619      	mov	r1, r3
 80021b2:	2208      	movs	r2, #8
 80021b4:	305c      	adds	r0, #92	@ 0x5c
 80021b6:	f000 f906 	bl	80023c6 <memset>
 80021ba:	4b0d      	ldr	r3, [pc, #52]	@ (80021f0 <std+0x58>)
 80021bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80021be:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <std+0x5c>)
 80021c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80021c2:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <std+0x60>)
 80021c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80021c6:	4b0d      	ldr	r3, [pc, #52]	@ (80021fc <std+0x64>)
 80021c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80021ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002200 <std+0x68>)
 80021cc:	6224      	str	r4, [r4, #32]
 80021ce:	429c      	cmp	r4, r3
 80021d0:	d006      	beq.n	80021e0 <std+0x48>
 80021d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80021d6:	4294      	cmp	r4, r2
 80021d8:	d002      	beq.n	80021e0 <std+0x48>
 80021da:	33d0      	adds	r3, #208	@ 0xd0
 80021dc:	429c      	cmp	r4, r3
 80021de:	d105      	bne.n	80021ec <std+0x54>
 80021e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80021e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021e8:	f000 b966 	b.w	80024b8 <__retarget_lock_init_recursive>
 80021ec:	bd10      	pop	{r4, pc}
 80021ee:	bf00      	nop
 80021f0:	08002341 	.word	0x08002341
 80021f4:	08002363 	.word	0x08002363
 80021f8:	0800239b 	.word	0x0800239b
 80021fc:	080023bf 	.word	0x080023bf
 8002200:	200000f4 	.word	0x200000f4

08002204 <stdio_exit_handler>:
 8002204:	4a02      	ldr	r2, [pc, #8]	@ (8002210 <stdio_exit_handler+0xc>)
 8002206:	4903      	ldr	r1, [pc, #12]	@ (8002214 <stdio_exit_handler+0x10>)
 8002208:	4803      	ldr	r0, [pc, #12]	@ (8002218 <stdio_exit_handler+0x14>)
 800220a:	f000 b869 	b.w	80022e0 <_fwalk_sglue>
 800220e:	bf00      	nop
 8002210:	2000000c 	.word	0x2000000c
 8002214:	08002d59 	.word	0x08002d59
 8002218:	2000001c 	.word	0x2000001c

0800221c <cleanup_stdio>:
 800221c:	6841      	ldr	r1, [r0, #4]
 800221e:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <cleanup_stdio+0x34>)
 8002220:	4299      	cmp	r1, r3
 8002222:	b510      	push	{r4, lr}
 8002224:	4604      	mov	r4, r0
 8002226:	d001      	beq.n	800222c <cleanup_stdio+0x10>
 8002228:	f000 fd96 	bl	8002d58 <_fflush_r>
 800222c:	68a1      	ldr	r1, [r4, #8]
 800222e:	4b09      	ldr	r3, [pc, #36]	@ (8002254 <cleanup_stdio+0x38>)
 8002230:	4299      	cmp	r1, r3
 8002232:	d002      	beq.n	800223a <cleanup_stdio+0x1e>
 8002234:	4620      	mov	r0, r4
 8002236:	f000 fd8f 	bl	8002d58 <_fflush_r>
 800223a:	68e1      	ldr	r1, [r4, #12]
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <cleanup_stdio+0x3c>)
 800223e:	4299      	cmp	r1, r3
 8002240:	d004      	beq.n	800224c <cleanup_stdio+0x30>
 8002242:	4620      	mov	r0, r4
 8002244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002248:	f000 bd86 	b.w	8002d58 <_fflush_r>
 800224c:	bd10      	pop	{r4, pc}
 800224e:	bf00      	nop
 8002250:	200000f4 	.word	0x200000f4
 8002254:	2000015c 	.word	0x2000015c
 8002258:	200001c4 	.word	0x200001c4

0800225c <global_stdio_init.part.0>:
 800225c:	b510      	push	{r4, lr}
 800225e:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <global_stdio_init.part.0+0x30>)
 8002260:	4c0b      	ldr	r4, [pc, #44]	@ (8002290 <global_stdio_init.part.0+0x34>)
 8002262:	4a0c      	ldr	r2, [pc, #48]	@ (8002294 <global_stdio_init.part.0+0x38>)
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	4620      	mov	r0, r4
 8002268:	2200      	movs	r2, #0
 800226a:	2104      	movs	r1, #4
 800226c:	f7ff ff94 	bl	8002198 <std>
 8002270:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002274:	2201      	movs	r2, #1
 8002276:	2109      	movs	r1, #9
 8002278:	f7ff ff8e 	bl	8002198 <std>
 800227c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002280:	2202      	movs	r2, #2
 8002282:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002286:	2112      	movs	r1, #18
 8002288:	f7ff bf86 	b.w	8002198 <std>
 800228c:	2000022c 	.word	0x2000022c
 8002290:	200000f4 	.word	0x200000f4
 8002294:	08002205 	.word	0x08002205

08002298 <__sfp_lock_acquire>:
 8002298:	4801      	ldr	r0, [pc, #4]	@ (80022a0 <__sfp_lock_acquire+0x8>)
 800229a:	f000 b90e 	b.w	80024ba <__retarget_lock_acquire_recursive>
 800229e:	bf00      	nop
 80022a0:	20000235 	.word	0x20000235

080022a4 <__sfp_lock_release>:
 80022a4:	4801      	ldr	r0, [pc, #4]	@ (80022ac <__sfp_lock_release+0x8>)
 80022a6:	f000 b909 	b.w	80024bc <__retarget_lock_release_recursive>
 80022aa:	bf00      	nop
 80022ac:	20000235 	.word	0x20000235

080022b0 <__sinit>:
 80022b0:	b510      	push	{r4, lr}
 80022b2:	4604      	mov	r4, r0
 80022b4:	f7ff fff0 	bl	8002298 <__sfp_lock_acquire>
 80022b8:	6a23      	ldr	r3, [r4, #32]
 80022ba:	b11b      	cbz	r3, 80022c4 <__sinit+0x14>
 80022bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022c0:	f7ff bff0 	b.w	80022a4 <__sfp_lock_release>
 80022c4:	4b04      	ldr	r3, [pc, #16]	@ (80022d8 <__sinit+0x28>)
 80022c6:	6223      	str	r3, [r4, #32]
 80022c8:	4b04      	ldr	r3, [pc, #16]	@ (80022dc <__sinit+0x2c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1f5      	bne.n	80022bc <__sinit+0xc>
 80022d0:	f7ff ffc4 	bl	800225c <global_stdio_init.part.0>
 80022d4:	e7f2      	b.n	80022bc <__sinit+0xc>
 80022d6:	bf00      	nop
 80022d8:	0800221d 	.word	0x0800221d
 80022dc:	2000022c 	.word	0x2000022c

080022e0 <_fwalk_sglue>:
 80022e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022e4:	4607      	mov	r7, r0
 80022e6:	4688      	mov	r8, r1
 80022e8:	4614      	mov	r4, r2
 80022ea:	2600      	movs	r6, #0
 80022ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80022f0:	f1b9 0901 	subs.w	r9, r9, #1
 80022f4:	d505      	bpl.n	8002302 <_fwalk_sglue+0x22>
 80022f6:	6824      	ldr	r4, [r4, #0]
 80022f8:	2c00      	cmp	r4, #0
 80022fa:	d1f7      	bne.n	80022ec <_fwalk_sglue+0xc>
 80022fc:	4630      	mov	r0, r6
 80022fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002302:	89ab      	ldrh	r3, [r5, #12]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d907      	bls.n	8002318 <_fwalk_sglue+0x38>
 8002308:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800230c:	3301      	adds	r3, #1
 800230e:	d003      	beq.n	8002318 <_fwalk_sglue+0x38>
 8002310:	4629      	mov	r1, r5
 8002312:	4638      	mov	r0, r7
 8002314:	47c0      	blx	r8
 8002316:	4306      	orrs	r6, r0
 8002318:	3568      	adds	r5, #104	@ 0x68
 800231a:	e7e9      	b.n	80022f0 <_fwalk_sglue+0x10>

0800231c <iprintf>:
 800231c:	b40f      	push	{r0, r1, r2, r3}
 800231e:	b507      	push	{r0, r1, r2, lr}
 8002320:	4906      	ldr	r1, [pc, #24]	@ (800233c <iprintf+0x20>)
 8002322:	ab04      	add	r3, sp, #16
 8002324:	6808      	ldr	r0, [r1, #0]
 8002326:	f853 2b04 	ldr.w	r2, [r3], #4
 800232a:	6881      	ldr	r1, [r0, #8]
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	f000 f9e9 	bl	8002704 <_vfiprintf_r>
 8002332:	b003      	add	sp, #12
 8002334:	f85d eb04 	ldr.w	lr, [sp], #4
 8002338:	b004      	add	sp, #16
 800233a:	4770      	bx	lr
 800233c:	20000018 	.word	0x20000018

08002340 <__sread>:
 8002340:	b510      	push	{r4, lr}
 8002342:	460c      	mov	r4, r1
 8002344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002348:	f000 f868 	bl	800241c <_read_r>
 800234c:	2800      	cmp	r0, #0
 800234e:	bfab      	itete	ge
 8002350:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002352:	89a3      	ldrhlt	r3, [r4, #12]
 8002354:	181b      	addge	r3, r3, r0
 8002356:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800235a:	bfac      	ite	ge
 800235c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800235e:	81a3      	strhlt	r3, [r4, #12]
 8002360:	bd10      	pop	{r4, pc}

08002362 <__swrite>:
 8002362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002366:	461f      	mov	r7, r3
 8002368:	898b      	ldrh	r3, [r1, #12]
 800236a:	05db      	lsls	r3, r3, #23
 800236c:	4605      	mov	r5, r0
 800236e:	460c      	mov	r4, r1
 8002370:	4616      	mov	r6, r2
 8002372:	d505      	bpl.n	8002380 <__swrite+0x1e>
 8002374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002378:	2302      	movs	r3, #2
 800237a:	2200      	movs	r2, #0
 800237c:	f000 f83c 	bl	80023f8 <_lseek_r>
 8002380:	89a3      	ldrh	r3, [r4, #12]
 8002382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002386:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800238a:	81a3      	strh	r3, [r4, #12]
 800238c:	4632      	mov	r2, r6
 800238e:	463b      	mov	r3, r7
 8002390:	4628      	mov	r0, r5
 8002392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002396:	f000 b853 	b.w	8002440 <_write_r>

0800239a <__sseek>:
 800239a:	b510      	push	{r4, lr}
 800239c:	460c      	mov	r4, r1
 800239e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023a2:	f000 f829 	bl	80023f8 <_lseek_r>
 80023a6:	1c43      	adds	r3, r0, #1
 80023a8:	89a3      	ldrh	r3, [r4, #12]
 80023aa:	bf15      	itete	ne
 80023ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80023ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80023b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80023b6:	81a3      	strheq	r3, [r4, #12]
 80023b8:	bf18      	it	ne
 80023ba:	81a3      	strhne	r3, [r4, #12]
 80023bc:	bd10      	pop	{r4, pc}

080023be <__sclose>:
 80023be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023c2:	f000 b809 	b.w	80023d8 <_close_r>

080023c6 <memset>:
 80023c6:	4402      	add	r2, r0
 80023c8:	4603      	mov	r3, r0
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d100      	bne.n	80023d0 <memset+0xa>
 80023ce:	4770      	bx	lr
 80023d0:	f803 1b01 	strb.w	r1, [r3], #1
 80023d4:	e7f9      	b.n	80023ca <memset+0x4>
	...

080023d8 <_close_r>:
 80023d8:	b538      	push	{r3, r4, r5, lr}
 80023da:	4d06      	ldr	r5, [pc, #24]	@ (80023f4 <_close_r+0x1c>)
 80023dc:	2300      	movs	r3, #0
 80023de:	4604      	mov	r4, r0
 80023e0:	4608      	mov	r0, r1
 80023e2:	602b      	str	r3, [r5, #0]
 80023e4:	f7fe fb76 	bl	8000ad4 <_close>
 80023e8:	1c43      	adds	r3, r0, #1
 80023ea:	d102      	bne.n	80023f2 <_close_r+0x1a>
 80023ec:	682b      	ldr	r3, [r5, #0]
 80023ee:	b103      	cbz	r3, 80023f2 <_close_r+0x1a>
 80023f0:	6023      	str	r3, [r4, #0]
 80023f2:	bd38      	pop	{r3, r4, r5, pc}
 80023f4:	20000230 	.word	0x20000230

080023f8 <_lseek_r>:
 80023f8:	b538      	push	{r3, r4, r5, lr}
 80023fa:	4d07      	ldr	r5, [pc, #28]	@ (8002418 <_lseek_r+0x20>)
 80023fc:	4604      	mov	r4, r0
 80023fe:	4608      	mov	r0, r1
 8002400:	4611      	mov	r1, r2
 8002402:	2200      	movs	r2, #0
 8002404:	602a      	str	r2, [r5, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	f7fe fb8b 	bl	8000b22 <_lseek>
 800240c:	1c43      	adds	r3, r0, #1
 800240e:	d102      	bne.n	8002416 <_lseek_r+0x1e>
 8002410:	682b      	ldr	r3, [r5, #0]
 8002412:	b103      	cbz	r3, 8002416 <_lseek_r+0x1e>
 8002414:	6023      	str	r3, [r4, #0]
 8002416:	bd38      	pop	{r3, r4, r5, pc}
 8002418:	20000230 	.word	0x20000230

0800241c <_read_r>:
 800241c:	b538      	push	{r3, r4, r5, lr}
 800241e:	4d07      	ldr	r5, [pc, #28]	@ (800243c <_read_r+0x20>)
 8002420:	4604      	mov	r4, r0
 8002422:	4608      	mov	r0, r1
 8002424:	4611      	mov	r1, r2
 8002426:	2200      	movs	r2, #0
 8002428:	602a      	str	r2, [r5, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	f7fe fb35 	bl	8000a9a <_read>
 8002430:	1c43      	adds	r3, r0, #1
 8002432:	d102      	bne.n	800243a <_read_r+0x1e>
 8002434:	682b      	ldr	r3, [r5, #0]
 8002436:	b103      	cbz	r3, 800243a <_read_r+0x1e>
 8002438:	6023      	str	r3, [r4, #0]
 800243a:	bd38      	pop	{r3, r4, r5, pc}
 800243c:	20000230 	.word	0x20000230

08002440 <_write_r>:
 8002440:	b538      	push	{r3, r4, r5, lr}
 8002442:	4d07      	ldr	r5, [pc, #28]	@ (8002460 <_write_r+0x20>)
 8002444:	4604      	mov	r4, r0
 8002446:	4608      	mov	r0, r1
 8002448:	4611      	mov	r1, r2
 800244a:	2200      	movs	r2, #0
 800244c:	602a      	str	r2, [r5, #0]
 800244e:	461a      	mov	r2, r3
 8002450:	f7fe f88e 	bl	8000570 <_write>
 8002454:	1c43      	adds	r3, r0, #1
 8002456:	d102      	bne.n	800245e <_write_r+0x1e>
 8002458:	682b      	ldr	r3, [r5, #0]
 800245a:	b103      	cbz	r3, 800245e <_write_r+0x1e>
 800245c:	6023      	str	r3, [r4, #0]
 800245e:	bd38      	pop	{r3, r4, r5, pc}
 8002460:	20000230 	.word	0x20000230

08002464 <__errno>:
 8002464:	4b01      	ldr	r3, [pc, #4]	@ (800246c <__errno+0x8>)
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000018 	.word	0x20000018

08002470 <__libc_init_array>:
 8002470:	b570      	push	{r4, r5, r6, lr}
 8002472:	4d0d      	ldr	r5, [pc, #52]	@ (80024a8 <__libc_init_array+0x38>)
 8002474:	4c0d      	ldr	r4, [pc, #52]	@ (80024ac <__libc_init_array+0x3c>)
 8002476:	1b64      	subs	r4, r4, r5
 8002478:	10a4      	asrs	r4, r4, #2
 800247a:	2600      	movs	r6, #0
 800247c:	42a6      	cmp	r6, r4
 800247e:	d109      	bne.n	8002494 <__libc_init_array+0x24>
 8002480:	4d0b      	ldr	r5, [pc, #44]	@ (80024b0 <__libc_init_array+0x40>)
 8002482:	4c0c      	ldr	r4, [pc, #48]	@ (80024b4 <__libc_init_array+0x44>)
 8002484:	f000 fdb8 	bl	8002ff8 <_init>
 8002488:	1b64      	subs	r4, r4, r5
 800248a:	10a4      	asrs	r4, r4, #2
 800248c:	2600      	movs	r6, #0
 800248e:	42a6      	cmp	r6, r4
 8002490:	d105      	bne.n	800249e <__libc_init_array+0x2e>
 8002492:	bd70      	pop	{r4, r5, r6, pc}
 8002494:	f855 3b04 	ldr.w	r3, [r5], #4
 8002498:	4798      	blx	r3
 800249a:	3601      	adds	r6, #1
 800249c:	e7ee      	b.n	800247c <__libc_init_array+0xc>
 800249e:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a2:	4798      	blx	r3
 80024a4:	3601      	adds	r6, #1
 80024a6:	e7f2      	b.n	800248e <__libc_init_array+0x1e>
 80024a8:	08003070 	.word	0x08003070
 80024ac:	08003070 	.word	0x08003070
 80024b0:	08003070 	.word	0x08003070
 80024b4:	08003074 	.word	0x08003074

080024b8 <__retarget_lock_init_recursive>:
 80024b8:	4770      	bx	lr

080024ba <__retarget_lock_acquire_recursive>:
 80024ba:	4770      	bx	lr

080024bc <__retarget_lock_release_recursive>:
 80024bc:	4770      	bx	lr
	...

080024c0 <_free_r>:
 80024c0:	b538      	push	{r3, r4, r5, lr}
 80024c2:	4605      	mov	r5, r0
 80024c4:	2900      	cmp	r1, #0
 80024c6:	d041      	beq.n	800254c <_free_r+0x8c>
 80024c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024cc:	1f0c      	subs	r4, r1, #4
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	bfb8      	it	lt
 80024d2:	18e4      	addlt	r4, r4, r3
 80024d4:	f000 f8e0 	bl	8002698 <__malloc_lock>
 80024d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002550 <_free_r+0x90>)
 80024da:	6813      	ldr	r3, [r2, #0]
 80024dc:	b933      	cbnz	r3, 80024ec <_free_r+0x2c>
 80024de:	6063      	str	r3, [r4, #4]
 80024e0:	6014      	str	r4, [r2, #0]
 80024e2:	4628      	mov	r0, r5
 80024e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024e8:	f000 b8dc 	b.w	80026a4 <__malloc_unlock>
 80024ec:	42a3      	cmp	r3, r4
 80024ee:	d908      	bls.n	8002502 <_free_r+0x42>
 80024f0:	6820      	ldr	r0, [r4, #0]
 80024f2:	1821      	adds	r1, r4, r0
 80024f4:	428b      	cmp	r3, r1
 80024f6:	bf01      	itttt	eq
 80024f8:	6819      	ldreq	r1, [r3, #0]
 80024fa:	685b      	ldreq	r3, [r3, #4]
 80024fc:	1809      	addeq	r1, r1, r0
 80024fe:	6021      	streq	r1, [r4, #0]
 8002500:	e7ed      	b.n	80024de <_free_r+0x1e>
 8002502:	461a      	mov	r2, r3
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	b10b      	cbz	r3, 800250c <_free_r+0x4c>
 8002508:	42a3      	cmp	r3, r4
 800250a:	d9fa      	bls.n	8002502 <_free_r+0x42>
 800250c:	6811      	ldr	r1, [r2, #0]
 800250e:	1850      	adds	r0, r2, r1
 8002510:	42a0      	cmp	r0, r4
 8002512:	d10b      	bne.n	800252c <_free_r+0x6c>
 8002514:	6820      	ldr	r0, [r4, #0]
 8002516:	4401      	add	r1, r0
 8002518:	1850      	adds	r0, r2, r1
 800251a:	4283      	cmp	r3, r0
 800251c:	6011      	str	r1, [r2, #0]
 800251e:	d1e0      	bne.n	80024e2 <_free_r+0x22>
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	6053      	str	r3, [r2, #4]
 8002526:	4408      	add	r0, r1
 8002528:	6010      	str	r0, [r2, #0]
 800252a:	e7da      	b.n	80024e2 <_free_r+0x22>
 800252c:	d902      	bls.n	8002534 <_free_r+0x74>
 800252e:	230c      	movs	r3, #12
 8002530:	602b      	str	r3, [r5, #0]
 8002532:	e7d6      	b.n	80024e2 <_free_r+0x22>
 8002534:	6820      	ldr	r0, [r4, #0]
 8002536:	1821      	adds	r1, r4, r0
 8002538:	428b      	cmp	r3, r1
 800253a:	bf04      	itt	eq
 800253c:	6819      	ldreq	r1, [r3, #0]
 800253e:	685b      	ldreq	r3, [r3, #4]
 8002540:	6063      	str	r3, [r4, #4]
 8002542:	bf04      	itt	eq
 8002544:	1809      	addeq	r1, r1, r0
 8002546:	6021      	streq	r1, [r4, #0]
 8002548:	6054      	str	r4, [r2, #4]
 800254a:	e7ca      	b.n	80024e2 <_free_r+0x22>
 800254c:	bd38      	pop	{r3, r4, r5, pc}
 800254e:	bf00      	nop
 8002550:	2000023c 	.word	0x2000023c

08002554 <sbrk_aligned>:
 8002554:	b570      	push	{r4, r5, r6, lr}
 8002556:	4e0f      	ldr	r6, [pc, #60]	@ (8002594 <sbrk_aligned+0x40>)
 8002558:	460c      	mov	r4, r1
 800255a:	6831      	ldr	r1, [r6, #0]
 800255c:	4605      	mov	r5, r0
 800255e:	b911      	cbnz	r1, 8002566 <sbrk_aligned+0x12>
 8002560:	f000 fcb6 	bl	8002ed0 <_sbrk_r>
 8002564:	6030      	str	r0, [r6, #0]
 8002566:	4621      	mov	r1, r4
 8002568:	4628      	mov	r0, r5
 800256a:	f000 fcb1 	bl	8002ed0 <_sbrk_r>
 800256e:	1c43      	adds	r3, r0, #1
 8002570:	d103      	bne.n	800257a <sbrk_aligned+0x26>
 8002572:	f04f 34ff 	mov.w	r4, #4294967295
 8002576:	4620      	mov	r0, r4
 8002578:	bd70      	pop	{r4, r5, r6, pc}
 800257a:	1cc4      	adds	r4, r0, #3
 800257c:	f024 0403 	bic.w	r4, r4, #3
 8002580:	42a0      	cmp	r0, r4
 8002582:	d0f8      	beq.n	8002576 <sbrk_aligned+0x22>
 8002584:	1a21      	subs	r1, r4, r0
 8002586:	4628      	mov	r0, r5
 8002588:	f000 fca2 	bl	8002ed0 <_sbrk_r>
 800258c:	3001      	adds	r0, #1
 800258e:	d1f2      	bne.n	8002576 <sbrk_aligned+0x22>
 8002590:	e7ef      	b.n	8002572 <sbrk_aligned+0x1e>
 8002592:	bf00      	nop
 8002594:	20000238 	.word	0x20000238

08002598 <_malloc_r>:
 8002598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800259c:	1ccd      	adds	r5, r1, #3
 800259e:	f025 0503 	bic.w	r5, r5, #3
 80025a2:	3508      	adds	r5, #8
 80025a4:	2d0c      	cmp	r5, #12
 80025a6:	bf38      	it	cc
 80025a8:	250c      	movcc	r5, #12
 80025aa:	2d00      	cmp	r5, #0
 80025ac:	4606      	mov	r6, r0
 80025ae:	db01      	blt.n	80025b4 <_malloc_r+0x1c>
 80025b0:	42a9      	cmp	r1, r5
 80025b2:	d904      	bls.n	80025be <_malloc_r+0x26>
 80025b4:	230c      	movs	r3, #12
 80025b6:	6033      	str	r3, [r6, #0]
 80025b8:	2000      	movs	r0, #0
 80025ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002694 <_malloc_r+0xfc>
 80025c2:	f000 f869 	bl	8002698 <__malloc_lock>
 80025c6:	f8d8 3000 	ldr.w	r3, [r8]
 80025ca:	461c      	mov	r4, r3
 80025cc:	bb44      	cbnz	r4, 8002620 <_malloc_r+0x88>
 80025ce:	4629      	mov	r1, r5
 80025d0:	4630      	mov	r0, r6
 80025d2:	f7ff ffbf 	bl	8002554 <sbrk_aligned>
 80025d6:	1c43      	adds	r3, r0, #1
 80025d8:	4604      	mov	r4, r0
 80025da:	d158      	bne.n	800268e <_malloc_r+0xf6>
 80025dc:	f8d8 4000 	ldr.w	r4, [r8]
 80025e0:	4627      	mov	r7, r4
 80025e2:	2f00      	cmp	r7, #0
 80025e4:	d143      	bne.n	800266e <_malloc_r+0xd6>
 80025e6:	2c00      	cmp	r4, #0
 80025e8:	d04b      	beq.n	8002682 <_malloc_r+0xea>
 80025ea:	6823      	ldr	r3, [r4, #0]
 80025ec:	4639      	mov	r1, r7
 80025ee:	4630      	mov	r0, r6
 80025f0:	eb04 0903 	add.w	r9, r4, r3
 80025f4:	f000 fc6c 	bl	8002ed0 <_sbrk_r>
 80025f8:	4581      	cmp	r9, r0
 80025fa:	d142      	bne.n	8002682 <_malloc_r+0xea>
 80025fc:	6821      	ldr	r1, [r4, #0]
 80025fe:	1a6d      	subs	r5, r5, r1
 8002600:	4629      	mov	r1, r5
 8002602:	4630      	mov	r0, r6
 8002604:	f7ff ffa6 	bl	8002554 <sbrk_aligned>
 8002608:	3001      	adds	r0, #1
 800260a:	d03a      	beq.n	8002682 <_malloc_r+0xea>
 800260c:	6823      	ldr	r3, [r4, #0]
 800260e:	442b      	add	r3, r5
 8002610:	6023      	str	r3, [r4, #0]
 8002612:	f8d8 3000 	ldr.w	r3, [r8]
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	bb62      	cbnz	r2, 8002674 <_malloc_r+0xdc>
 800261a:	f8c8 7000 	str.w	r7, [r8]
 800261e:	e00f      	b.n	8002640 <_malloc_r+0xa8>
 8002620:	6822      	ldr	r2, [r4, #0]
 8002622:	1b52      	subs	r2, r2, r5
 8002624:	d420      	bmi.n	8002668 <_malloc_r+0xd0>
 8002626:	2a0b      	cmp	r2, #11
 8002628:	d917      	bls.n	800265a <_malloc_r+0xc2>
 800262a:	1961      	adds	r1, r4, r5
 800262c:	42a3      	cmp	r3, r4
 800262e:	6025      	str	r5, [r4, #0]
 8002630:	bf18      	it	ne
 8002632:	6059      	strne	r1, [r3, #4]
 8002634:	6863      	ldr	r3, [r4, #4]
 8002636:	bf08      	it	eq
 8002638:	f8c8 1000 	streq.w	r1, [r8]
 800263c:	5162      	str	r2, [r4, r5]
 800263e:	604b      	str	r3, [r1, #4]
 8002640:	4630      	mov	r0, r6
 8002642:	f000 f82f 	bl	80026a4 <__malloc_unlock>
 8002646:	f104 000b 	add.w	r0, r4, #11
 800264a:	1d23      	adds	r3, r4, #4
 800264c:	f020 0007 	bic.w	r0, r0, #7
 8002650:	1ac2      	subs	r2, r0, r3
 8002652:	bf1c      	itt	ne
 8002654:	1a1b      	subne	r3, r3, r0
 8002656:	50a3      	strne	r3, [r4, r2]
 8002658:	e7af      	b.n	80025ba <_malloc_r+0x22>
 800265a:	6862      	ldr	r2, [r4, #4]
 800265c:	42a3      	cmp	r3, r4
 800265e:	bf0c      	ite	eq
 8002660:	f8c8 2000 	streq.w	r2, [r8]
 8002664:	605a      	strne	r2, [r3, #4]
 8002666:	e7eb      	b.n	8002640 <_malloc_r+0xa8>
 8002668:	4623      	mov	r3, r4
 800266a:	6864      	ldr	r4, [r4, #4]
 800266c:	e7ae      	b.n	80025cc <_malloc_r+0x34>
 800266e:	463c      	mov	r4, r7
 8002670:	687f      	ldr	r7, [r7, #4]
 8002672:	e7b6      	b.n	80025e2 <_malloc_r+0x4a>
 8002674:	461a      	mov	r2, r3
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	42a3      	cmp	r3, r4
 800267a:	d1fb      	bne.n	8002674 <_malloc_r+0xdc>
 800267c:	2300      	movs	r3, #0
 800267e:	6053      	str	r3, [r2, #4]
 8002680:	e7de      	b.n	8002640 <_malloc_r+0xa8>
 8002682:	230c      	movs	r3, #12
 8002684:	6033      	str	r3, [r6, #0]
 8002686:	4630      	mov	r0, r6
 8002688:	f000 f80c 	bl	80026a4 <__malloc_unlock>
 800268c:	e794      	b.n	80025b8 <_malloc_r+0x20>
 800268e:	6005      	str	r5, [r0, #0]
 8002690:	e7d6      	b.n	8002640 <_malloc_r+0xa8>
 8002692:	bf00      	nop
 8002694:	2000023c 	.word	0x2000023c

08002698 <__malloc_lock>:
 8002698:	4801      	ldr	r0, [pc, #4]	@ (80026a0 <__malloc_lock+0x8>)
 800269a:	f7ff bf0e 	b.w	80024ba <__retarget_lock_acquire_recursive>
 800269e:	bf00      	nop
 80026a0:	20000234 	.word	0x20000234

080026a4 <__malloc_unlock>:
 80026a4:	4801      	ldr	r0, [pc, #4]	@ (80026ac <__malloc_unlock+0x8>)
 80026a6:	f7ff bf09 	b.w	80024bc <__retarget_lock_release_recursive>
 80026aa:	bf00      	nop
 80026ac:	20000234 	.word	0x20000234

080026b0 <__sfputc_r>:
 80026b0:	6893      	ldr	r3, [r2, #8]
 80026b2:	3b01      	subs	r3, #1
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	b410      	push	{r4}
 80026b8:	6093      	str	r3, [r2, #8]
 80026ba:	da08      	bge.n	80026ce <__sfputc_r+0x1e>
 80026bc:	6994      	ldr	r4, [r2, #24]
 80026be:	42a3      	cmp	r3, r4
 80026c0:	db01      	blt.n	80026c6 <__sfputc_r+0x16>
 80026c2:	290a      	cmp	r1, #10
 80026c4:	d103      	bne.n	80026ce <__sfputc_r+0x1e>
 80026c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026ca:	f000 bb6d 	b.w	8002da8 <__swbuf_r>
 80026ce:	6813      	ldr	r3, [r2, #0]
 80026d0:	1c58      	adds	r0, r3, #1
 80026d2:	6010      	str	r0, [r2, #0]
 80026d4:	7019      	strb	r1, [r3, #0]
 80026d6:	4608      	mov	r0, r1
 80026d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026dc:	4770      	bx	lr

080026de <__sfputs_r>:
 80026de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e0:	4606      	mov	r6, r0
 80026e2:	460f      	mov	r7, r1
 80026e4:	4614      	mov	r4, r2
 80026e6:	18d5      	adds	r5, r2, r3
 80026e8:	42ac      	cmp	r4, r5
 80026ea:	d101      	bne.n	80026f0 <__sfputs_r+0x12>
 80026ec:	2000      	movs	r0, #0
 80026ee:	e007      	b.n	8002700 <__sfputs_r+0x22>
 80026f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026f4:	463a      	mov	r2, r7
 80026f6:	4630      	mov	r0, r6
 80026f8:	f7ff ffda 	bl	80026b0 <__sfputc_r>
 80026fc:	1c43      	adds	r3, r0, #1
 80026fe:	d1f3      	bne.n	80026e8 <__sfputs_r+0xa>
 8002700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002704 <_vfiprintf_r>:
 8002704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002708:	460d      	mov	r5, r1
 800270a:	b09d      	sub	sp, #116	@ 0x74
 800270c:	4614      	mov	r4, r2
 800270e:	4698      	mov	r8, r3
 8002710:	4606      	mov	r6, r0
 8002712:	b118      	cbz	r0, 800271c <_vfiprintf_r+0x18>
 8002714:	6a03      	ldr	r3, [r0, #32]
 8002716:	b90b      	cbnz	r3, 800271c <_vfiprintf_r+0x18>
 8002718:	f7ff fdca 	bl	80022b0 <__sinit>
 800271c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800271e:	07d9      	lsls	r1, r3, #31
 8002720:	d405      	bmi.n	800272e <_vfiprintf_r+0x2a>
 8002722:	89ab      	ldrh	r3, [r5, #12]
 8002724:	059a      	lsls	r2, r3, #22
 8002726:	d402      	bmi.n	800272e <_vfiprintf_r+0x2a>
 8002728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800272a:	f7ff fec6 	bl	80024ba <__retarget_lock_acquire_recursive>
 800272e:	89ab      	ldrh	r3, [r5, #12]
 8002730:	071b      	lsls	r3, r3, #28
 8002732:	d501      	bpl.n	8002738 <_vfiprintf_r+0x34>
 8002734:	692b      	ldr	r3, [r5, #16]
 8002736:	b99b      	cbnz	r3, 8002760 <_vfiprintf_r+0x5c>
 8002738:	4629      	mov	r1, r5
 800273a:	4630      	mov	r0, r6
 800273c:	f000 fb72 	bl	8002e24 <__swsetup_r>
 8002740:	b170      	cbz	r0, 8002760 <_vfiprintf_r+0x5c>
 8002742:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002744:	07dc      	lsls	r4, r3, #31
 8002746:	d504      	bpl.n	8002752 <_vfiprintf_r+0x4e>
 8002748:	f04f 30ff 	mov.w	r0, #4294967295
 800274c:	b01d      	add	sp, #116	@ 0x74
 800274e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002752:	89ab      	ldrh	r3, [r5, #12]
 8002754:	0598      	lsls	r0, r3, #22
 8002756:	d4f7      	bmi.n	8002748 <_vfiprintf_r+0x44>
 8002758:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800275a:	f7ff feaf 	bl	80024bc <__retarget_lock_release_recursive>
 800275e:	e7f3      	b.n	8002748 <_vfiprintf_r+0x44>
 8002760:	2300      	movs	r3, #0
 8002762:	9309      	str	r3, [sp, #36]	@ 0x24
 8002764:	2320      	movs	r3, #32
 8002766:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800276a:	f8cd 800c 	str.w	r8, [sp, #12]
 800276e:	2330      	movs	r3, #48	@ 0x30
 8002770:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002920 <_vfiprintf_r+0x21c>
 8002774:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002778:	f04f 0901 	mov.w	r9, #1
 800277c:	4623      	mov	r3, r4
 800277e:	469a      	mov	sl, r3
 8002780:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002784:	b10a      	cbz	r2, 800278a <_vfiprintf_r+0x86>
 8002786:	2a25      	cmp	r2, #37	@ 0x25
 8002788:	d1f9      	bne.n	800277e <_vfiprintf_r+0x7a>
 800278a:	ebba 0b04 	subs.w	fp, sl, r4
 800278e:	d00b      	beq.n	80027a8 <_vfiprintf_r+0xa4>
 8002790:	465b      	mov	r3, fp
 8002792:	4622      	mov	r2, r4
 8002794:	4629      	mov	r1, r5
 8002796:	4630      	mov	r0, r6
 8002798:	f7ff ffa1 	bl	80026de <__sfputs_r>
 800279c:	3001      	adds	r0, #1
 800279e:	f000 80a7 	beq.w	80028f0 <_vfiprintf_r+0x1ec>
 80027a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80027a4:	445a      	add	r2, fp
 80027a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80027a8:	f89a 3000 	ldrb.w	r3, [sl]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 809f 	beq.w	80028f0 <_vfiprintf_r+0x1ec>
 80027b2:	2300      	movs	r3, #0
 80027b4:	f04f 32ff 	mov.w	r2, #4294967295
 80027b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80027bc:	f10a 0a01 	add.w	sl, sl, #1
 80027c0:	9304      	str	r3, [sp, #16]
 80027c2:	9307      	str	r3, [sp, #28]
 80027c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80027c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80027ca:	4654      	mov	r4, sl
 80027cc:	2205      	movs	r2, #5
 80027ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027d2:	4853      	ldr	r0, [pc, #332]	@ (8002920 <_vfiprintf_r+0x21c>)
 80027d4:	f7fd fd04 	bl	80001e0 <memchr>
 80027d8:	9a04      	ldr	r2, [sp, #16]
 80027da:	b9d8      	cbnz	r0, 8002814 <_vfiprintf_r+0x110>
 80027dc:	06d1      	lsls	r1, r2, #27
 80027de:	bf44      	itt	mi
 80027e0:	2320      	movmi	r3, #32
 80027e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80027e6:	0713      	lsls	r3, r2, #28
 80027e8:	bf44      	itt	mi
 80027ea:	232b      	movmi	r3, #43	@ 0x2b
 80027ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80027f0:	f89a 3000 	ldrb.w	r3, [sl]
 80027f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80027f6:	d015      	beq.n	8002824 <_vfiprintf_r+0x120>
 80027f8:	9a07      	ldr	r2, [sp, #28]
 80027fa:	4654      	mov	r4, sl
 80027fc:	2000      	movs	r0, #0
 80027fe:	f04f 0c0a 	mov.w	ip, #10
 8002802:	4621      	mov	r1, r4
 8002804:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002808:	3b30      	subs	r3, #48	@ 0x30
 800280a:	2b09      	cmp	r3, #9
 800280c:	d94b      	bls.n	80028a6 <_vfiprintf_r+0x1a2>
 800280e:	b1b0      	cbz	r0, 800283e <_vfiprintf_r+0x13a>
 8002810:	9207      	str	r2, [sp, #28]
 8002812:	e014      	b.n	800283e <_vfiprintf_r+0x13a>
 8002814:	eba0 0308 	sub.w	r3, r0, r8
 8002818:	fa09 f303 	lsl.w	r3, r9, r3
 800281c:	4313      	orrs	r3, r2
 800281e:	9304      	str	r3, [sp, #16]
 8002820:	46a2      	mov	sl, r4
 8002822:	e7d2      	b.n	80027ca <_vfiprintf_r+0xc6>
 8002824:	9b03      	ldr	r3, [sp, #12]
 8002826:	1d19      	adds	r1, r3, #4
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	9103      	str	r1, [sp, #12]
 800282c:	2b00      	cmp	r3, #0
 800282e:	bfbb      	ittet	lt
 8002830:	425b      	neglt	r3, r3
 8002832:	f042 0202 	orrlt.w	r2, r2, #2
 8002836:	9307      	strge	r3, [sp, #28]
 8002838:	9307      	strlt	r3, [sp, #28]
 800283a:	bfb8      	it	lt
 800283c:	9204      	strlt	r2, [sp, #16]
 800283e:	7823      	ldrb	r3, [r4, #0]
 8002840:	2b2e      	cmp	r3, #46	@ 0x2e
 8002842:	d10a      	bne.n	800285a <_vfiprintf_r+0x156>
 8002844:	7863      	ldrb	r3, [r4, #1]
 8002846:	2b2a      	cmp	r3, #42	@ 0x2a
 8002848:	d132      	bne.n	80028b0 <_vfiprintf_r+0x1ac>
 800284a:	9b03      	ldr	r3, [sp, #12]
 800284c:	1d1a      	adds	r2, r3, #4
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	9203      	str	r2, [sp, #12]
 8002852:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002856:	3402      	adds	r4, #2
 8002858:	9305      	str	r3, [sp, #20]
 800285a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002930 <_vfiprintf_r+0x22c>
 800285e:	7821      	ldrb	r1, [r4, #0]
 8002860:	2203      	movs	r2, #3
 8002862:	4650      	mov	r0, sl
 8002864:	f7fd fcbc 	bl	80001e0 <memchr>
 8002868:	b138      	cbz	r0, 800287a <_vfiprintf_r+0x176>
 800286a:	9b04      	ldr	r3, [sp, #16]
 800286c:	eba0 000a 	sub.w	r0, r0, sl
 8002870:	2240      	movs	r2, #64	@ 0x40
 8002872:	4082      	lsls	r2, r0
 8002874:	4313      	orrs	r3, r2
 8002876:	3401      	adds	r4, #1
 8002878:	9304      	str	r3, [sp, #16]
 800287a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800287e:	4829      	ldr	r0, [pc, #164]	@ (8002924 <_vfiprintf_r+0x220>)
 8002880:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002884:	2206      	movs	r2, #6
 8002886:	f7fd fcab 	bl	80001e0 <memchr>
 800288a:	2800      	cmp	r0, #0
 800288c:	d03f      	beq.n	800290e <_vfiprintf_r+0x20a>
 800288e:	4b26      	ldr	r3, [pc, #152]	@ (8002928 <_vfiprintf_r+0x224>)
 8002890:	bb1b      	cbnz	r3, 80028da <_vfiprintf_r+0x1d6>
 8002892:	9b03      	ldr	r3, [sp, #12]
 8002894:	3307      	adds	r3, #7
 8002896:	f023 0307 	bic.w	r3, r3, #7
 800289a:	3308      	adds	r3, #8
 800289c:	9303      	str	r3, [sp, #12]
 800289e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80028a0:	443b      	add	r3, r7
 80028a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80028a4:	e76a      	b.n	800277c <_vfiprintf_r+0x78>
 80028a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80028aa:	460c      	mov	r4, r1
 80028ac:	2001      	movs	r0, #1
 80028ae:	e7a8      	b.n	8002802 <_vfiprintf_r+0xfe>
 80028b0:	2300      	movs	r3, #0
 80028b2:	3401      	adds	r4, #1
 80028b4:	9305      	str	r3, [sp, #20]
 80028b6:	4619      	mov	r1, r3
 80028b8:	f04f 0c0a 	mov.w	ip, #10
 80028bc:	4620      	mov	r0, r4
 80028be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80028c2:	3a30      	subs	r2, #48	@ 0x30
 80028c4:	2a09      	cmp	r2, #9
 80028c6:	d903      	bls.n	80028d0 <_vfiprintf_r+0x1cc>
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0c6      	beq.n	800285a <_vfiprintf_r+0x156>
 80028cc:	9105      	str	r1, [sp, #20]
 80028ce:	e7c4      	b.n	800285a <_vfiprintf_r+0x156>
 80028d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80028d4:	4604      	mov	r4, r0
 80028d6:	2301      	movs	r3, #1
 80028d8:	e7f0      	b.n	80028bc <_vfiprintf_r+0x1b8>
 80028da:	ab03      	add	r3, sp, #12
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	462a      	mov	r2, r5
 80028e0:	4b12      	ldr	r3, [pc, #72]	@ (800292c <_vfiprintf_r+0x228>)
 80028e2:	a904      	add	r1, sp, #16
 80028e4:	4630      	mov	r0, r6
 80028e6:	f3af 8000 	nop.w
 80028ea:	4607      	mov	r7, r0
 80028ec:	1c78      	adds	r0, r7, #1
 80028ee:	d1d6      	bne.n	800289e <_vfiprintf_r+0x19a>
 80028f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80028f2:	07d9      	lsls	r1, r3, #31
 80028f4:	d405      	bmi.n	8002902 <_vfiprintf_r+0x1fe>
 80028f6:	89ab      	ldrh	r3, [r5, #12]
 80028f8:	059a      	lsls	r2, r3, #22
 80028fa:	d402      	bmi.n	8002902 <_vfiprintf_r+0x1fe>
 80028fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028fe:	f7ff fddd 	bl	80024bc <__retarget_lock_release_recursive>
 8002902:	89ab      	ldrh	r3, [r5, #12]
 8002904:	065b      	lsls	r3, r3, #25
 8002906:	f53f af1f 	bmi.w	8002748 <_vfiprintf_r+0x44>
 800290a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800290c:	e71e      	b.n	800274c <_vfiprintf_r+0x48>
 800290e:	ab03      	add	r3, sp, #12
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	462a      	mov	r2, r5
 8002914:	4b05      	ldr	r3, [pc, #20]	@ (800292c <_vfiprintf_r+0x228>)
 8002916:	a904      	add	r1, sp, #16
 8002918:	4630      	mov	r0, r6
 800291a:	f000 f879 	bl	8002a10 <_printf_i>
 800291e:	e7e4      	b.n	80028ea <_vfiprintf_r+0x1e6>
 8002920:	08003034 	.word	0x08003034
 8002924:	0800303e 	.word	0x0800303e
 8002928:	00000000 	.word	0x00000000
 800292c:	080026df 	.word	0x080026df
 8002930:	0800303a 	.word	0x0800303a

08002934 <_printf_common>:
 8002934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002938:	4616      	mov	r6, r2
 800293a:	4698      	mov	r8, r3
 800293c:	688a      	ldr	r2, [r1, #8]
 800293e:	690b      	ldr	r3, [r1, #16]
 8002940:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002944:	4293      	cmp	r3, r2
 8002946:	bfb8      	it	lt
 8002948:	4613      	movlt	r3, r2
 800294a:	6033      	str	r3, [r6, #0]
 800294c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002950:	4607      	mov	r7, r0
 8002952:	460c      	mov	r4, r1
 8002954:	b10a      	cbz	r2, 800295a <_printf_common+0x26>
 8002956:	3301      	adds	r3, #1
 8002958:	6033      	str	r3, [r6, #0]
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	0699      	lsls	r1, r3, #26
 800295e:	bf42      	ittt	mi
 8002960:	6833      	ldrmi	r3, [r6, #0]
 8002962:	3302      	addmi	r3, #2
 8002964:	6033      	strmi	r3, [r6, #0]
 8002966:	6825      	ldr	r5, [r4, #0]
 8002968:	f015 0506 	ands.w	r5, r5, #6
 800296c:	d106      	bne.n	800297c <_printf_common+0x48>
 800296e:	f104 0a19 	add.w	sl, r4, #25
 8002972:	68e3      	ldr	r3, [r4, #12]
 8002974:	6832      	ldr	r2, [r6, #0]
 8002976:	1a9b      	subs	r3, r3, r2
 8002978:	42ab      	cmp	r3, r5
 800297a:	dc26      	bgt.n	80029ca <_printf_common+0x96>
 800297c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002980:	6822      	ldr	r2, [r4, #0]
 8002982:	3b00      	subs	r3, #0
 8002984:	bf18      	it	ne
 8002986:	2301      	movne	r3, #1
 8002988:	0692      	lsls	r2, r2, #26
 800298a:	d42b      	bmi.n	80029e4 <_printf_common+0xb0>
 800298c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002990:	4641      	mov	r1, r8
 8002992:	4638      	mov	r0, r7
 8002994:	47c8      	blx	r9
 8002996:	3001      	adds	r0, #1
 8002998:	d01e      	beq.n	80029d8 <_printf_common+0xa4>
 800299a:	6823      	ldr	r3, [r4, #0]
 800299c:	6922      	ldr	r2, [r4, #16]
 800299e:	f003 0306 	and.w	r3, r3, #6
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	bf02      	ittt	eq
 80029a6:	68e5      	ldreq	r5, [r4, #12]
 80029a8:	6833      	ldreq	r3, [r6, #0]
 80029aa:	1aed      	subeq	r5, r5, r3
 80029ac:	68a3      	ldr	r3, [r4, #8]
 80029ae:	bf0c      	ite	eq
 80029b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029b4:	2500      	movne	r5, #0
 80029b6:	4293      	cmp	r3, r2
 80029b8:	bfc4      	itt	gt
 80029ba:	1a9b      	subgt	r3, r3, r2
 80029bc:	18ed      	addgt	r5, r5, r3
 80029be:	2600      	movs	r6, #0
 80029c0:	341a      	adds	r4, #26
 80029c2:	42b5      	cmp	r5, r6
 80029c4:	d11a      	bne.n	80029fc <_printf_common+0xc8>
 80029c6:	2000      	movs	r0, #0
 80029c8:	e008      	b.n	80029dc <_printf_common+0xa8>
 80029ca:	2301      	movs	r3, #1
 80029cc:	4652      	mov	r2, sl
 80029ce:	4641      	mov	r1, r8
 80029d0:	4638      	mov	r0, r7
 80029d2:	47c8      	blx	r9
 80029d4:	3001      	adds	r0, #1
 80029d6:	d103      	bne.n	80029e0 <_printf_common+0xac>
 80029d8:	f04f 30ff 	mov.w	r0, #4294967295
 80029dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029e0:	3501      	adds	r5, #1
 80029e2:	e7c6      	b.n	8002972 <_printf_common+0x3e>
 80029e4:	18e1      	adds	r1, r4, r3
 80029e6:	1c5a      	adds	r2, r3, #1
 80029e8:	2030      	movs	r0, #48	@ 0x30
 80029ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80029ee:	4422      	add	r2, r4
 80029f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80029f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80029f8:	3302      	adds	r3, #2
 80029fa:	e7c7      	b.n	800298c <_printf_common+0x58>
 80029fc:	2301      	movs	r3, #1
 80029fe:	4622      	mov	r2, r4
 8002a00:	4641      	mov	r1, r8
 8002a02:	4638      	mov	r0, r7
 8002a04:	47c8      	blx	r9
 8002a06:	3001      	adds	r0, #1
 8002a08:	d0e6      	beq.n	80029d8 <_printf_common+0xa4>
 8002a0a:	3601      	adds	r6, #1
 8002a0c:	e7d9      	b.n	80029c2 <_printf_common+0x8e>
	...

08002a10 <_printf_i>:
 8002a10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a14:	7e0f      	ldrb	r7, [r1, #24]
 8002a16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002a18:	2f78      	cmp	r7, #120	@ 0x78
 8002a1a:	4691      	mov	r9, r2
 8002a1c:	4680      	mov	r8, r0
 8002a1e:	460c      	mov	r4, r1
 8002a20:	469a      	mov	sl, r3
 8002a22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002a26:	d807      	bhi.n	8002a38 <_printf_i+0x28>
 8002a28:	2f62      	cmp	r7, #98	@ 0x62
 8002a2a:	d80a      	bhi.n	8002a42 <_printf_i+0x32>
 8002a2c:	2f00      	cmp	r7, #0
 8002a2e:	f000 80d2 	beq.w	8002bd6 <_printf_i+0x1c6>
 8002a32:	2f58      	cmp	r7, #88	@ 0x58
 8002a34:	f000 80b9 	beq.w	8002baa <_printf_i+0x19a>
 8002a38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002a3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002a40:	e03a      	b.n	8002ab8 <_printf_i+0xa8>
 8002a42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002a46:	2b15      	cmp	r3, #21
 8002a48:	d8f6      	bhi.n	8002a38 <_printf_i+0x28>
 8002a4a:	a101      	add	r1, pc, #4	@ (adr r1, 8002a50 <_printf_i+0x40>)
 8002a4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a50:	08002aa9 	.word	0x08002aa9
 8002a54:	08002abd 	.word	0x08002abd
 8002a58:	08002a39 	.word	0x08002a39
 8002a5c:	08002a39 	.word	0x08002a39
 8002a60:	08002a39 	.word	0x08002a39
 8002a64:	08002a39 	.word	0x08002a39
 8002a68:	08002abd 	.word	0x08002abd
 8002a6c:	08002a39 	.word	0x08002a39
 8002a70:	08002a39 	.word	0x08002a39
 8002a74:	08002a39 	.word	0x08002a39
 8002a78:	08002a39 	.word	0x08002a39
 8002a7c:	08002bbd 	.word	0x08002bbd
 8002a80:	08002ae7 	.word	0x08002ae7
 8002a84:	08002b77 	.word	0x08002b77
 8002a88:	08002a39 	.word	0x08002a39
 8002a8c:	08002a39 	.word	0x08002a39
 8002a90:	08002bdf 	.word	0x08002bdf
 8002a94:	08002a39 	.word	0x08002a39
 8002a98:	08002ae7 	.word	0x08002ae7
 8002a9c:	08002a39 	.word	0x08002a39
 8002aa0:	08002a39 	.word	0x08002a39
 8002aa4:	08002b7f 	.word	0x08002b7f
 8002aa8:	6833      	ldr	r3, [r6, #0]
 8002aaa:	1d1a      	adds	r2, r3, #4
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6032      	str	r2, [r6, #0]
 8002ab0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002ab4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e09d      	b.n	8002bf8 <_printf_i+0x1e8>
 8002abc:	6833      	ldr	r3, [r6, #0]
 8002abe:	6820      	ldr	r0, [r4, #0]
 8002ac0:	1d19      	adds	r1, r3, #4
 8002ac2:	6031      	str	r1, [r6, #0]
 8002ac4:	0606      	lsls	r6, r0, #24
 8002ac6:	d501      	bpl.n	8002acc <_printf_i+0xbc>
 8002ac8:	681d      	ldr	r5, [r3, #0]
 8002aca:	e003      	b.n	8002ad4 <_printf_i+0xc4>
 8002acc:	0645      	lsls	r5, r0, #25
 8002ace:	d5fb      	bpl.n	8002ac8 <_printf_i+0xb8>
 8002ad0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002ad4:	2d00      	cmp	r5, #0
 8002ad6:	da03      	bge.n	8002ae0 <_printf_i+0xd0>
 8002ad8:	232d      	movs	r3, #45	@ 0x2d
 8002ada:	426d      	negs	r5, r5
 8002adc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ae0:	4859      	ldr	r0, [pc, #356]	@ (8002c48 <_printf_i+0x238>)
 8002ae2:	230a      	movs	r3, #10
 8002ae4:	e011      	b.n	8002b0a <_printf_i+0xfa>
 8002ae6:	6821      	ldr	r1, [r4, #0]
 8002ae8:	6833      	ldr	r3, [r6, #0]
 8002aea:	0608      	lsls	r0, r1, #24
 8002aec:	f853 5b04 	ldr.w	r5, [r3], #4
 8002af0:	d402      	bmi.n	8002af8 <_printf_i+0xe8>
 8002af2:	0649      	lsls	r1, r1, #25
 8002af4:	bf48      	it	mi
 8002af6:	b2ad      	uxthmi	r5, r5
 8002af8:	2f6f      	cmp	r7, #111	@ 0x6f
 8002afa:	4853      	ldr	r0, [pc, #332]	@ (8002c48 <_printf_i+0x238>)
 8002afc:	6033      	str	r3, [r6, #0]
 8002afe:	bf14      	ite	ne
 8002b00:	230a      	movne	r3, #10
 8002b02:	2308      	moveq	r3, #8
 8002b04:	2100      	movs	r1, #0
 8002b06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002b0a:	6866      	ldr	r6, [r4, #4]
 8002b0c:	60a6      	str	r6, [r4, #8]
 8002b0e:	2e00      	cmp	r6, #0
 8002b10:	bfa2      	ittt	ge
 8002b12:	6821      	ldrge	r1, [r4, #0]
 8002b14:	f021 0104 	bicge.w	r1, r1, #4
 8002b18:	6021      	strge	r1, [r4, #0]
 8002b1a:	b90d      	cbnz	r5, 8002b20 <_printf_i+0x110>
 8002b1c:	2e00      	cmp	r6, #0
 8002b1e:	d04b      	beq.n	8002bb8 <_printf_i+0x1a8>
 8002b20:	4616      	mov	r6, r2
 8002b22:	fbb5 f1f3 	udiv	r1, r5, r3
 8002b26:	fb03 5711 	mls	r7, r3, r1, r5
 8002b2a:	5dc7      	ldrb	r7, [r0, r7]
 8002b2c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002b30:	462f      	mov	r7, r5
 8002b32:	42bb      	cmp	r3, r7
 8002b34:	460d      	mov	r5, r1
 8002b36:	d9f4      	bls.n	8002b22 <_printf_i+0x112>
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d10b      	bne.n	8002b54 <_printf_i+0x144>
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	07df      	lsls	r7, r3, #31
 8002b40:	d508      	bpl.n	8002b54 <_printf_i+0x144>
 8002b42:	6923      	ldr	r3, [r4, #16]
 8002b44:	6861      	ldr	r1, [r4, #4]
 8002b46:	4299      	cmp	r1, r3
 8002b48:	bfde      	ittt	le
 8002b4a:	2330      	movle	r3, #48	@ 0x30
 8002b4c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002b50:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002b54:	1b92      	subs	r2, r2, r6
 8002b56:	6122      	str	r2, [r4, #16]
 8002b58:	f8cd a000 	str.w	sl, [sp]
 8002b5c:	464b      	mov	r3, r9
 8002b5e:	aa03      	add	r2, sp, #12
 8002b60:	4621      	mov	r1, r4
 8002b62:	4640      	mov	r0, r8
 8002b64:	f7ff fee6 	bl	8002934 <_printf_common>
 8002b68:	3001      	adds	r0, #1
 8002b6a:	d14a      	bne.n	8002c02 <_printf_i+0x1f2>
 8002b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b70:	b004      	add	sp, #16
 8002b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b76:	6823      	ldr	r3, [r4, #0]
 8002b78:	f043 0320 	orr.w	r3, r3, #32
 8002b7c:	6023      	str	r3, [r4, #0]
 8002b7e:	4833      	ldr	r0, [pc, #204]	@ (8002c4c <_printf_i+0x23c>)
 8002b80:	2778      	movs	r7, #120	@ 0x78
 8002b82:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	6831      	ldr	r1, [r6, #0]
 8002b8a:	061f      	lsls	r7, r3, #24
 8002b8c:	f851 5b04 	ldr.w	r5, [r1], #4
 8002b90:	d402      	bmi.n	8002b98 <_printf_i+0x188>
 8002b92:	065f      	lsls	r7, r3, #25
 8002b94:	bf48      	it	mi
 8002b96:	b2ad      	uxthmi	r5, r5
 8002b98:	6031      	str	r1, [r6, #0]
 8002b9a:	07d9      	lsls	r1, r3, #31
 8002b9c:	bf44      	itt	mi
 8002b9e:	f043 0320 	orrmi.w	r3, r3, #32
 8002ba2:	6023      	strmi	r3, [r4, #0]
 8002ba4:	b11d      	cbz	r5, 8002bae <_printf_i+0x19e>
 8002ba6:	2310      	movs	r3, #16
 8002ba8:	e7ac      	b.n	8002b04 <_printf_i+0xf4>
 8002baa:	4827      	ldr	r0, [pc, #156]	@ (8002c48 <_printf_i+0x238>)
 8002bac:	e7e9      	b.n	8002b82 <_printf_i+0x172>
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	f023 0320 	bic.w	r3, r3, #32
 8002bb4:	6023      	str	r3, [r4, #0]
 8002bb6:	e7f6      	b.n	8002ba6 <_printf_i+0x196>
 8002bb8:	4616      	mov	r6, r2
 8002bba:	e7bd      	b.n	8002b38 <_printf_i+0x128>
 8002bbc:	6833      	ldr	r3, [r6, #0]
 8002bbe:	6825      	ldr	r5, [r4, #0]
 8002bc0:	6961      	ldr	r1, [r4, #20]
 8002bc2:	1d18      	adds	r0, r3, #4
 8002bc4:	6030      	str	r0, [r6, #0]
 8002bc6:	062e      	lsls	r6, r5, #24
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	d501      	bpl.n	8002bd0 <_printf_i+0x1c0>
 8002bcc:	6019      	str	r1, [r3, #0]
 8002bce:	e002      	b.n	8002bd6 <_printf_i+0x1c6>
 8002bd0:	0668      	lsls	r0, r5, #25
 8002bd2:	d5fb      	bpl.n	8002bcc <_printf_i+0x1bc>
 8002bd4:	8019      	strh	r1, [r3, #0]
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	6123      	str	r3, [r4, #16]
 8002bda:	4616      	mov	r6, r2
 8002bdc:	e7bc      	b.n	8002b58 <_printf_i+0x148>
 8002bde:	6833      	ldr	r3, [r6, #0]
 8002be0:	1d1a      	adds	r2, r3, #4
 8002be2:	6032      	str	r2, [r6, #0]
 8002be4:	681e      	ldr	r6, [r3, #0]
 8002be6:	6862      	ldr	r2, [r4, #4]
 8002be8:	2100      	movs	r1, #0
 8002bea:	4630      	mov	r0, r6
 8002bec:	f7fd faf8 	bl	80001e0 <memchr>
 8002bf0:	b108      	cbz	r0, 8002bf6 <_printf_i+0x1e6>
 8002bf2:	1b80      	subs	r0, r0, r6
 8002bf4:	6060      	str	r0, [r4, #4]
 8002bf6:	6863      	ldr	r3, [r4, #4]
 8002bf8:	6123      	str	r3, [r4, #16]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c00:	e7aa      	b.n	8002b58 <_printf_i+0x148>
 8002c02:	6923      	ldr	r3, [r4, #16]
 8002c04:	4632      	mov	r2, r6
 8002c06:	4649      	mov	r1, r9
 8002c08:	4640      	mov	r0, r8
 8002c0a:	47d0      	blx	sl
 8002c0c:	3001      	adds	r0, #1
 8002c0e:	d0ad      	beq.n	8002b6c <_printf_i+0x15c>
 8002c10:	6823      	ldr	r3, [r4, #0]
 8002c12:	079b      	lsls	r3, r3, #30
 8002c14:	d413      	bmi.n	8002c3e <_printf_i+0x22e>
 8002c16:	68e0      	ldr	r0, [r4, #12]
 8002c18:	9b03      	ldr	r3, [sp, #12]
 8002c1a:	4298      	cmp	r0, r3
 8002c1c:	bfb8      	it	lt
 8002c1e:	4618      	movlt	r0, r3
 8002c20:	e7a6      	b.n	8002b70 <_printf_i+0x160>
 8002c22:	2301      	movs	r3, #1
 8002c24:	4632      	mov	r2, r6
 8002c26:	4649      	mov	r1, r9
 8002c28:	4640      	mov	r0, r8
 8002c2a:	47d0      	blx	sl
 8002c2c:	3001      	adds	r0, #1
 8002c2e:	d09d      	beq.n	8002b6c <_printf_i+0x15c>
 8002c30:	3501      	adds	r5, #1
 8002c32:	68e3      	ldr	r3, [r4, #12]
 8002c34:	9903      	ldr	r1, [sp, #12]
 8002c36:	1a5b      	subs	r3, r3, r1
 8002c38:	42ab      	cmp	r3, r5
 8002c3a:	dcf2      	bgt.n	8002c22 <_printf_i+0x212>
 8002c3c:	e7eb      	b.n	8002c16 <_printf_i+0x206>
 8002c3e:	2500      	movs	r5, #0
 8002c40:	f104 0619 	add.w	r6, r4, #25
 8002c44:	e7f5      	b.n	8002c32 <_printf_i+0x222>
 8002c46:	bf00      	nop
 8002c48:	08003045 	.word	0x08003045
 8002c4c:	08003056 	.word	0x08003056

08002c50 <__sflush_r>:
 8002c50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c58:	0716      	lsls	r6, r2, #28
 8002c5a:	4605      	mov	r5, r0
 8002c5c:	460c      	mov	r4, r1
 8002c5e:	d454      	bmi.n	8002d0a <__sflush_r+0xba>
 8002c60:	684b      	ldr	r3, [r1, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	dc02      	bgt.n	8002c6c <__sflush_r+0x1c>
 8002c66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	dd48      	ble.n	8002cfe <__sflush_r+0xae>
 8002c6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002c6e:	2e00      	cmp	r6, #0
 8002c70:	d045      	beq.n	8002cfe <__sflush_r+0xae>
 8002c72:	2300      	movs	r3, #0
 8002c74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002c78:	682f      	ldr	r7, [r5, #0]
 8002c7a:	6a21      	ldr	r1, [r4, #32]
 8002c7c:	602b      	str	r3, [r5, #0]
 8002c7e:	d030      	beq.n	8002ce2 <__sflush_r+0x92>
 8002c80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002c82:	89a3      	ldrh	r3, [r4, #12]
 8002c84:	0759      	lsls	r1, r3, #29
 8002c86:	d505      	bpl.n	8002c94 <__sflush_r+0x44>
 8002c88:	6863      	ldr	r3, [r4, #4]
 8002c8a:	1ad2      	subs	r2, r2, r3
 8002c8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002c8e:	b10b      	cbz	r3, 8002c94 <__sflush_r+0x44>
 8002c90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002c92:	1ad2      	subs	r2, r2, r3
 8002c94:	2300      	movs	r3, #0
 8002c96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002c98:	6a21      	ldr	r1, [r4, #32]
 8002c9a:	4628      	mov	r0, r5
 8002c9c:	47b0      	blx	r6
 8002c9e:	1c43      	adds	r3, r0, #1
 8002ca0:	89a3      	ldrh	r3, [r4, #12]
 8002ca2:	d106      	bne.n	8002cb2 <__sflush_r+0x62>
 8002ca4:	6829      	ldr	r1, [r5, #0]
 8002ca6:	291d      	cmp	r1, #29
 8002ca8:	d82b      	bhi.n	8002d02 <__sflush_r+0xb2>
 8002caa:	4a2a      	ldr	r2, [pc, #168]	@ (8002d54 <__sflush_r+0x104>)
 8002cac:	410a      	asrs	r2, r1
 8002cae:	07d6      	lsls	r6, r2, #31
 8002cb0:	d427      	bmi.n	8002d02 <__sflush_r+0xb2>
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	6062      	str	r2, [r4, #4]
 8002cb6:	04d9      	lsls	r1, r3, #19
 8002cb8:	6922      	ldr	r2, [r4, #16]
 8002cba:	6022      	str	r2, [r4, #0]
 8002cbc:	d504      	bpl.n	8002cc8 <__sflush_r+0x78>
 8002cbe:	1c42      	adds	r2, r0, #1
 8002cc0:	d101      	bne.n	8002cc6 <__sflush_r+0x76>
 8002cc2:	682b      	ldr	r3, [r5, #0]
 8002cc4:	b903      	cbnz	r3, 8002cc8 <__sflush_r+0x78>
 8002cc6:	6560      	str	r0, [r4, #84]	@ 0x54
 8002cc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002cca:	602f      	str	r7, [r5, #0]
 8002ccc:	b1b9      	cbz	r1, 8002cfe <__sflush_r+0xae>
 8002cce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002cd2:	4299      	cmp	r1, r3
 8002cd4:	d002      	beq.n	8002cdc <__sflush_r+0x8c>
 8002cd6:	4628      	mov	r0, r5
 8002cd8:	f7ff fbf2 	bl	80024c0 <_free_r>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	6363      	str	r3, [r4, #52]	@ 0x34
 8002ce0:	e00d      	b.n	8002cfe <__sflush_r+0xae>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	4628      	mov	r0, r5
 8002ce6:	47b0      	blx	r6
 8002ce8:	4602      	mov	r2, r0
 8002cea:	1c50      	adds	r0, r2, #1
 8002cec:	d1c9      	bne.n	8002c82 <__sflush_r+0x32>
 8002cee:	682b      	ldr	r3, [r5, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d0c6      	beq.n	8002c82 <__sflush_r+0x32>
 8002cf4:	2b1d      	cmp	r3, #29
 8002cf6:	d001      	beq.n	8002cfc <__sflush_r+0xac>
 8002cf8:	2b16      	cmp	r3, #22
 8002cfa:	d11e      	bne.n	8002d3a <__sflush_r+0xea>
 8002cfc:	602f      	str	r7, [r5, #0]
 8002cfe:	2000      	movs	r0, #0
 8002d00:	e022      	b.n	8002d48 <__sflush_r+0xf8>
 8002d02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d06:	b21b      	sxth	r3, r3
 8002d08:	e01b      	b.n	8002d42 <__sflush_r+0xf2>
 8002d0a:	690f      	ldr	r7, [r1, #16]
 8002d0c:	2f00      	cmp	r7, #0
 8002d0e:	d0f6      	beq.n	8002cfe <__sflush_r+0xae>
 8002d10:	0793      	lsls	r3, r2, #30
 8002d12:	680e      	ldr	r6, [r1, #0]
 8002d14:	bf08      	it	eq
 8002d16:	694b      	ldreq	r3, [r1, #20]
 8002d18:	600f      	str	r7, [r1, #0]
 8002d1a:	bf18      	it	ne
 8002d1c:	2300      	movne	r3, #0
 8002d1e:	eba6 0807 	sub.w	r8, r6, r7
 8002d22:	608b      	str	r3, [r1, #8]
 8002d24:	f1b8 0f00 	cmp.w	r8, #0
 8002d28:	dde9      	ble.n	8002cfe <__sflush_r+0xae>
 8002d2a:	6a21      	ldr	r1, [r4, #32]
 8002d2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002d2e:	4643      	mov	r3, r8
 8002d30:	463a      	mov	r2, r7
 8002d32:	4628      	mov	r0, r5
 8002d34:	47b0      	blx	r6
 8002d36:	2800      	cmp	r0, #0
 8002d38:	dc08      	bgt.n	8002d4c <__sflush_r+0xfc>
 8002d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d42:	81a3      	strh	r3, [r4, #12]
 8002d44:	f04f 30ff 	mov.w	r0, #4294967295
 8002d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d4c:	4407      	add	r7, r0
 8002d4e:	eba8 0800 	sub.w	r8, r8, r0
 8002d52:	e7e7      	b.n	8002d24 <__sflush_r+0xd4>
 8002d54:	dfbffffe 	.word	0xdfbffffe

08002d58 <_fflush_r>:
 8002d58:	b538      	push	{r3, r4, r5, lr}
 8002d5a:	690b      	ldr	r3, [r1, #16]
 8002d5c:	4605      	mov	r5, r0
 8002d5e:	460c      	mov	r4, r1
 8002d60:	b913      	cbnz	r3, 8002d68 <_fflush_r+0x10>
 8002d62:	2500      	movs	r5, #0
 8002d64:	4628      	mov	r0, r5
 8002d66:	bd38      	pop	{r3, r4, r5, pc}
 8002d68:	b118      	cbz	r0, 8002d72 <_fflush_r+0x1a>
 8002d6a:	6a03      	ldr	r3, [r0, #32]
 8002d6c:	b90b      	cbnz	r3, 8002d72 <_fflush_r+0x1a>
 8002d6e:	f7ff fa9f 	bl	80022b0 <__sinit>
 8002d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d0f3      	beq.n	8002d62 <_fflush_r+0xa>
 8002d7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002d7c:	07d0      	lsls	r0, r2, #31
 8002d7e:	d404      	bmi.n	8002d8a <_fflush_r+0x32>
 8002d80:	0599      	lsls	r1, r3, #22
 8002d82:	d402      	bmi.n	8002d8a <_fflush_r+0x32>
 8002d84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002d86:	f7ff fb98 	bl	80024ba <__retarget_lock_acquire_recursive>
 8002d8a:	4628      	mov	r0, r5
 8002d8c:	4621      	mov	r1, r4
 8002d8e:	f7ff ff5f 	bl	8002c50 <__sflush_r>
 8002d92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002d94:	07da      	lsls	r2, r3, #31
 8002d96:	4605      	mov	r5, r0
 8002d98:	d4e4      	bmi.n	8002d64 <_fflush_r+0xc>
 8002d9a:	89a3      	ldrh	r3, [r4, #12]
 8002d9c:	059b      	lsls	r3, r3, #22
 8002d9e:	d4e1      	bmi.n	8002d64 <_fflush_r+0xc>
 8002da0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002da2:	f7ff fb8b 	bl	80024bc <__retarget_lock_release_recursive>
 8002da6:	e7dd      	b.n	8002d64 <_fflush_r+0xc>

08002da8 <__swbuf_r>:
 8002da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002daa:	460e      	mov	r6, r1
 8002dac:	4614      	mov	r4, r2
 8002dae:	4605      	mov	r5, r0
 8002db0:	b118      	cbz	r0, 8002dba <__swbuf_r+0x12>
 8002db2:	6a03      	ldr	r3, [r0, #32]
 8002db4:	b90b      	cbnz	r3, 8002dba <__swbuf_r+0x12>
 8002db6:	f7ff fa7b 	bl	80022b0 <__sinit>
 8002dba:	69a3      	ldr	r3, [r4, #24]
 8002dbc:	60a3      	str	r3, [r4, #8]
 8002dbe:	89a3      	ldrh	r3, [r4, #12]
 8002dc0:	071a      	lsls	r2, r3, #28
 8002dc2:	d501      	bpl.n	8002dc8 <__swbuf_r+0x20>
 8002dc4:	6923      	ldr	r3, [r4, #16]
 8002dc6:	b943      	cbnz	r3, 8002dda <__swbuf_r+0x32>
 8002dc8:	4621      	mov	r1, r4
 8002dca:	4628      	mov	r0, r5
 8002dcc:	f000 f82a 	bl	8002e24 <__swsetup_r>
 8002dd0:	b118      	cbz	r0, 8002dda <__swbuf_r+0x32>
 8002dd2:	f04f 37ff 	mov.w	r7, #4294967295
 8002dd6:	4638      	mov	r0, r7
 8002dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dda:	6823      	ldr	r3, [r4, #0]
 8002ddc:	6922      	ldr	r2, [r4, #16]
 8002dde:	1a98      	subs	r0, r3, r2
 8002de0:	6963      	ldr	r3, [r4, #20]
 8002de2:	b2f6      	uxtb	r6, r6
 8002de4:	4283      	cmp	r3, r0
 8002de6:	4637      	mov	r7, r6
 8002de8:	dc05      	bgt.n	8002df6 <__swbuf_r+0x4e>
 8002dea:	4621      	mov	r1, r4
 8002dec:	4628      	mov	r0, r5
 8002dee:	f7ff ffb3 	bl	8002d58 <_fflush_r>
 8002df2:	2800      	cmp	r0, #0
 8002df4:	d1ed      	bne.n	8002dd2 <__swbuf_r+0x2a>
 8002df6:	68a3      	ldr	r3, [r4, #8]
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	60a3      	str	r3, [r4, #8]
 8002dfc:	6823      	ldr	r3, [r4, #0]
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	6022      	str	r2, [r4, #0]
 8002e02:	701e      	strb	r6, [r3, #0]
 8002e04:	6962      	ldr	r2, [r4, #20]
 8002e06:	1c43      	adds	r3, r0, #1
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d004      	beq.n	8002e16 <__swbuf_r+0x6e>
 8002e0c:	89a3      	ldrh	r3, [r4, #12]
 8002e0e:	07db      	lsls	r3, r3, #31
 8002e10:	d5e1      	bpl.n	8002dd6 <__swbuf_r+0x2e>
 8002e12:	2e0a      	cmp	r6, #10
 8002e14:	d1df      	bne.n	8002dd6 <__swbuf_r+0x2e>
 8002e16:	4621      	mov	r1, r4
 8002e18:	4628      	mov	r0, r5
 8002e1a:	f7ff ff9d 	bl	8002d58 <_fflush_r>
 8002e1e:	2800      	cmp	r0, #0
 8002e20:	d0d9      	beq.n	8002dd6 <__swbuf_r+0x2e>
 8002e22:	e7d6      	b.n	8002dd2 <__swbuf_r+0x2a>

08002e24 <__swsetup_r>:
 8002e24:	b538      	push	{r3, r4, r5, lr}
 8002e26:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <__swsetup_r+0xa8>)
 8002e28:	4605      	mov	r5, r0
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	b118      	cbz	r0, 8002e38 <__swsetup_r+0x14>
 8002e30:	6a03      	ldr	r3, [r0, #32]
 8002e32:	b90b      	cbnz	r3, 8002e38 <__swsetup_r+0x14>
 8002e34:	f7ff fa3c 	bl	80022b0 <__sinit>
 8002e38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e3c:	0719      	lsls	r1, r3, #28
 8002e3e:	d422      	bmi.n	8002e86 <__swsetup_r+0x62>
 8002e40:	06da      	lsls	r2, r3, #27
 8002e42:	d407      	bmi.n	8002e54 <__swsetup_r+0x30>
 8002e44:	2209      	movs	r2, #9
 8002e46:	602a      	str	r2, [r5, #0]
 8002e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e4c:	81a3      	strh	r3, [r4, #12]
 8002e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e52:	e033      	b.n	8002ebc <__swsetup_r+0x98>
 8002e54:	0758      	lsls	r0, r3, #29
 8002e56:	d512      	bpl.n	8002e7e <__swsetup_r+0x5a>
 8002e58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e5a:	b141      	cbz	r1, 8002e6e <__swsetup_r+0x4a>
 8002e5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e60:	4299      	cmp	r1, r3
 8002e62:	d002      	beq.n	8002e6a <__swsetup_r+0x46>
 8002e64:	4628      	mov	r0, r5
 8002e66:	f7ff fb2b 	bl	80024c0 <_free_r>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e6e:	89a3      	ldrh	r3, [r4, #12]
 8002e70:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002e74:	81a3      	strh	r3, [r4, #12]
 8002e76:	2300      	movs	r3, #0
 8002e78:	6063      	str	r3, [r4, #4]
 8002e7a:	6923      	ldr	r3, [r4, #16]
 8002e7c:	6023      	str	r3, [r4, #0]
 8002e7e:	89a3      	ldrh	r3, [r4, #12]
 8002e80:	f043 0308 	orr.w	r3, r3, #8
 8002e84:	81a3      	strh	r3, [r4, #12]
 8002e86:	6923      	ldr	r3, [r4, #16]
 8002e88:	b94b      	cbnz	r3, 8002e9e <__swsetup_r+0x7a>
 8002e8a:	89a3      	ldrh	r3, [r4, #12]
 8002e8c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e94:	d003      	beq.n	8002e9e <__swsetup_r+0x7a>
 8002e96:	4621      	mov	r1, r4
 8002e98:	4628      	mov	r0, r5
 8002e9a:	f000 f84f 	bl	8002f3c <__smakebuf_r>
 8002e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ea2:	f013 0201 	ands.w	r2, r3, #1
 8002ea6:	d00a      	beq.n	8002ebe <__swsetup_r+0x9a>
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	60a2      	str	r2, [r4, #8]
 8002eac:	6962      	ldr	r2, [r4, #20]
 8002eae:	4252      	negs	r2, r2
 8002eb0:	61a2      	str	r2, [r4, #24]
 8002eb2:	6922      	ldr	r2, [r4, #16]
 8002eb4:	b942      	cbnz	r2, 8002ec8 <__swsetup_r+0xa4>
 8002eb6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002eba:	d1c5      	bne.n	8002e48 <__swsetup_r+0x24>
 8002ebc:	bd38      	pop	{r3, r4, r5, pc}
 8002ebe:	0799      	lsls	r1, r3, #30
 8002ec0:	bf58      	it	pl
 8002ec2:	6962      	ldrpl	r2, [r4, #20]
 8002ec4:	60a2      	str	r2, [r4, #8]
 8002ec6:	e7f4      	b.n	8002eb2 <__swsetup_r+0x8e>
 8002ec8:	2000      	movs	r0, #0
 8002eca:	e7f7      	b.n	8002ebc <__swsetup_r+0x98>
 8002ecc:	20000018 	.word	0x20000018

08002ed0 <_sbrk_r>:
 8002ed0:	b538      	push	{r3, r4, r5, lr}
 8002ed2:	4d06      	ldr	r5, [pc, #24]	@ (8002eec <_sbrk_r+0x1c>)
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	4604      	mov	r4, r0
 8002ed8:	4608      	mov	r0, r1
 8002eda:	602b      	str	r3, [r5, #0]
 8002edc:	f7fd fe2e 	bl	8000b3c <_sbrk>
 8002ee0:	1c43      	adds	r3, r0, #1
 8002ee2:	d102      	bne.n	8002eea <_sbrk_r+0x1a>
 8002ee4:	682b      	ldr	r3, [r5, #0]
 8002ee6:	b103      	cbz	r3, 8002eea <_sbrk_r+0x1a>
 8002ee8:	6023      	str	r3, [r4, #0]
 8002eea:	bd38      	pop	{r3, r4, r5, pc}
 8002eec:	20000230 	.word	0x20000230

08002ef0 <__swhatbuf_r>:
 8002ef0:	b570      	push	{r4, r5, r6, lr}
 8002ef2:	460c      	mov	r4, r1
 8002ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ef8:	2900      	cmp	r1, #0
 8002efa:	b096      	sub	sp, #88	@ 0x58
 8002efc:	4615      	mov	r5, r2
 8002efe:	461e      	mov	r6, r3
 8002f00:	da0d      	bge.n	8002f1e <__swhatbuf_r+0x2e>
 8002f02:	89a3      	ldrh	r3, [r4, #12]
 8002f04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002f08:	f04f 0100 	mov.w	r1, #0
 8002f0c:	bf14      	ite	ne
 8002f0e:	2340      	movne	r3, #64	@ 0x40
 8002f10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002f14:	2000      	movs	r0, #0
 8002f16:	6031      	str	r1, [r6, #0]
 8002f18:	602b      	str	r3, [r5, #0]
 8002f1a:	b016      	add	sp, #88	@ 0x58
 8002f1c:	bd70      	pop	{r4, r5, r6, pc}
 8002f1e:	466a      	mov	r2, sp
 8002f20:	f000 f848 	bl	8002fb4 <_fstat_r>
 8002f24:	2800      	cmp	r0, #0
 8002f26:	dbec      	blt.n	8002f02 <__swhatbuf_r+0x12>
 8002f28:	9901      	ldr	r1, [sp, #4]
 8002f2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002f2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002f32:	4259      	negs	r1, r3
 8002f34:	4159      	adcs	r1, r3
 8002f36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f3a:	e7eb      	b.n	8002f14 <__swhatbuf_r+0x24>

08002f3c <__smakebuf_r>:
 8002f3c:	898b      	ldrh	r3, [r1, #12]
 8002f3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f40:	079d      	lsls	r5, r3, #30
 8002f42:	4606      	mov	r6, r0
 8002f44:	460c      	mov	r4, r1
 8002f46:	d507      	bpl.n	8002f58 <__smakebuf_r+0x1c>
 8002f48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002f4c:	6023      	str	r3, [r4, #0]
 8002f4e:	6123      	str	r3, [r4, #16]
 8002f50:	2301      	movs	r3, #1
 8002f52:	6163      	str	r3, [r4, #20]
 8002f54:	b003      	add	sp, #12
 8002f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f58:	ab01      	add	r3, sp, #4
 8002f5a:	466a      	mov	r2, sp
 8002f5c:	f7ff ffc8 	bl	8002ef0 <__swhatbuf_r>
 8002f60:	9f00      	ldr	r7, [sp, #0]
 8002f62:	4605      	mov	r5, r0
 8002f64:	4639      	mov	r1, r7
 8002f66:	4630      	mov	r0, r6
 8002f68:	f7ff fb16 	bl	8002598 <_malloc_r>
 8002f6c:	b948      	cbnz	r0, 8002f82 <__smakebuf_r+0x46>
 8002f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f72:	059a      	lsls	r2, r3, #22
 8002f74:	d4ee      	bmi.n	8002f54 <__smakebuf_r+0x18>
 8002f76:	f023 0303 	bic.w	r3, r3, #3
 8002f7a:	f043 0302 	orr.w	r3, r3, #2
 8002f7e:	81a3      	strh	r3, [r4, #12]
 8002f80:	e7e2      	b.n	8002f48 <__smakebuf_r+0xc>
 8002f82:	89a3      	ldrh	r3, [r4, #12]
 8002f84:	6020      	str	r0, [r4, #0]
 8002f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f8a:	81a3      	strh	r3, [r4, #12]
 8002f8c:	9b01      	ldr	r3, [sp, #4]
 8002f8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002f92:	b15b      	cbz	r3, 8002fac <__smakebuf_r+0x70>
 8002f94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f98:	4630      	mov	r0, r6
 8002f9a:	f000 f81d 	bl	8002fd8 <_isatty_r>
 8002f9e:	b128      	cbz	r0, 8002fac <__smakebuf_r+0x70>
 8002fa0:	89a3      	ldrh	r3, [r4, #12]
 8002fa2:	f023 0303 	bic.w	r3, r3, #3
 8002fa6:	f043 0301 	orr.w	r3, r3, #1
 8002faa:	81a3      	strh	r3, [r4, #12]
 8002fac:	89a3      	ldrh	r3, [r4, #12]
 8002fae:	431d      	orrs	r5, r3
 8002fb0:	81a5      	strh	r5, [r4, #12]
 8002fb2:	e7cf      	b.n	8002f54 <__smakebuf_r+0x18>

08002fb4 <_fstat_r>:
 8002fb4:	b538      	push	{r3, r4, r5, lr}
 8002fb6:	4d07      	ldr	r5, [pc, #28]	@ (8002fd4 <_fstat_r+0x20>)
 8002fb8:	2300      	movs	r3, #0
 8002fba:	4604      	mov	r4, r0
 8002fbc:	4608      	mov	r0, r1
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	602b      	str	r3, [r5, #0]
 8002fc2:	f7fd fd93 	bl	8000aec <_fstat>
 8002fc6:	1c43      	adds	r3, r0, #1
 8002fc8:	d102      	bne.n	8002fd0 <_fstat_r+0x1c>
 8002fca:	682b      	ldr	r3, [r5, #0]
 8002fcc:	b103      	cbz	r3, 8002fd0 <_fstat_r+0x1c>
 8002fce:	6023      	str	r3, [r4, #0]
 8002fd0:	bd38      	pop	{r3, r4, r5, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000230 	.word	0x20000230

08002fd8 <_isatty_r>:
 8002fd8:	b538      	push	{r3, r4, r5, lr}
 8002fda:	4d06      	ldr	r5, [pc, #24]	@ (8002ff4 <_isatty_r+0x1c>)
 8002fdc:	2300      	movs	r3, #0
 8002fde:	4604      	mov	r4, r0
 8002fe0:	4608      	mov	r0, r1
 8002fe2:	602b      	str	r3, [r5, #0]
 8002fe4:	f7fd fd92 	bl	8000b0c <_isatty>
 8002fe8:	1c43      	adds	r3, r0, #1
 8002fea:	d102      	bne.n	8002ff2 <_isatty_r+0x1a>
 8002fec:	682b      	ldr	r3, [r5, #0]
 8002fee:	b103      	cbz	r3, 8002ff2 <_isatty_r+0x1a>
 8002ff0:	6023      	str	r3, [r4, #0]
 8002ff2:	bd38      	pop	{r3, r4, r5, pc}
 8002ff4:	20000230 	.word	0x20000230

08002ff8 <_init>:
 8002ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffa:	bf00      	nop
 8002ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ffe:	bc08      	pop	{r3}
 8003000:	469e      	mov	lr, r3
 8003002:	4770      	bx	lr

08003004 <_fini>:
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003006:	bf00      	nop
 8003008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300a:	bc08      	pop	{r3}
 800300c:	469e      	mov	lr, r3
 800300e:	4770      	bx	lr
