--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/DemoProject/DemoProject.ise -intstyle ise -v 3 -s 6 -xml vgamult vgamult.ncd
-o vgamult.twr vgamult.pcf -ucf vgamult.ucf

Design file:              vgamult.ncd
Physical constraint file: vgamult.pcf
Device,package,speed:     xc2vp30,ff896,-6 (PRODUCTION 1.94 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    7.836(R)|   -5.429(R)|clk_100mhz_buf    |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blank       |    8.747(R)|clk_25mhz_OBUF    |   0.000|
hsync       |    6.299(R)|clk_25mhz_OBUF    |   0.000|
pixel_b<6>  |    8.799(R)|clk_100mhz_buf    |   0.000|
            |   10.226(R)|clk_25mhz_OBUF    |   0.000|
pixel_b<7>  |    9.272(R)|clk_100mhz_buf    |   0.000|
            |   10.699(R)|clk_25mhz_OBUF    |   0.000|
pixel_g<5>  |    9.469(R)|clk_100mhz_buf    |   0.000|
            |   10.896(R)|clk_25mhz_OBUF    |   0.000|
pixel_g<6>  |    9.432(R)|clk_100mhz_buf    |   0.000|
            |   10.859(R)|clk_25mhz_OBUF    |   0.000|
pixel_g<7>  |    9.280(R)|clk_100mhz_buf    |   0.000|
            |   10.707(R)|clk_25mhz_OBUF    |   0.000|
pixel_r<5>  |    9.290(R)|clk_100mhz_buf    |   0.000|
            |   10.717(R)|clk_25mhz_OBUF    |   0.000|
pixel_r<6>  |    9.902(R)|clk_100mhz_buf    |   0.000|
            |   11.329(R)|clk_25mhz_OBUF    |   0.000|
pixel_r<7>  |    8.864(R)|clk_100mhz_buf    |   0.000|
            |   10.291(R)|clk_25mhz_OBUF    |   0.000|
vsync       |    7.866(R)|clk_25mhz_OBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.407|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_100mhz     |clk_25mhz      |    5.485|
rst            |pixel_b<6>     |   13.145|
rst            |pixel_b<7>     |   13.618|
rst            |pixel_g<5>     |   13.815|
rst            |pixel_g<6>     |   13.778|
rst            |pixel_g<7>     |   13.626|
rst            |pixel_r<5>     |   13.636|
rst            |pixel_r<6>     |   14.248|
rst            |pixel_r<7>     |   13.210|
---------------+---------------+---------+


Analysis completed Tue Mar 02 18:10:14 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



