$date
	Sat Oct 22 23:03:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#210898
b110 &
b110 %
1$
b110 !
1"
#210899
0"
#210902
b11 &
b11 %
#210906
b1010 &
b1010 %
#210910
b101 &
b101 %
#210914
b10000 &
b10000 %
#210918
b1000 &
b1000 %
#210922
b100 &
b100 %
#210926
b10 &
b10 %
#210930
b1 &
b1 %
1#
#210934
b0 &
0#
b0 %
0$
#1191823
b1101 !
1"
#1191826
b1101 &
b1101 %
1$
#1191827
0"
#1191830
b101000 &
b101000 %
#1191834
b10100 &
b10100 %
#1191838
b1010 &
b1010 %
#1191842
b101 &
b101 %
#1191846
b10000 &
b10000 %
#1191850
b1000 &
b1000 %
#1191854
b100 &
b100 %
#1191858
b10 &
b10 %
#1191862
b1 &
1#
b1 %
#1191866
b0 &
b0 %
0#
0$
#2202784
b11 !
1"
#2202786
b11 &
b11 %
1$
#2202787
0"
#2202790
b1010 &
b1010 %
#2202794
b101 &
b101 %
#2202798
b10000 &
b10000 %
#2202802
b1000 &
b1000 %
#2202806
b100 &
b100 %
#2202810
b10 &
b10 %
#2202814
b1 &
1#
b1 %
#2202818
b0 &
b0 %
0#
0$
#4500012
