# system info dircc_avalon_st_terminal_sys_tb on 2017.05.16.18:24:46
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1494955485
#
#
# Files generated for dircc_avalon_st_terminal_sys_tb on 2017.05.16.18:24:46
files:
filepath,kind,attributes,module,is_top
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/dircc_avalon_st_terminal_sys_tb.v,VERILOG,,dircc_avalon_st_terminal_sys_tb,true
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/dircc_avalon_st_terminal_sys.v,VERILOG,,dircc_avalon_st_terminal_sys,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_source_bfm,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_source_bfm,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/dircc_avalon_st_terminal.v,VERILOG,,dircc_avalon_st_terminal_inst,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dircc_avalon_st_terminal_sys_tb.dircc_avalon_st_terminal_sys_inst,dircc_avalon_st_terminal_sys
dircc_avalon_st_terminal_sys_tb.dircc_avalon_st_terminal_sys_inst.dircc_avalon_st_terminal_0,dircc_avalon_st_terminal_inst
dircc_avalon_st_terminal_sys_tb.dircc_avalon_st_terminal_sys_inst.rst_controller,altera_reset_controller
dircc_avalon_st_terminal_sys_tb.dircc_avalon_st_terminal_sys_inst_clk_bfm,altera_avalon_clock_source
dircc_avalon_st_terminal_sys_tb.dircc_avalon_st_terminal_sys_inst_reset_bfm,altera_avalon_reset_source
dircc_avalon_st_terminal_sys_tb.dircc_avalon_st_terminal_sys_inst_s1_bfm,altera_avalon_st_source_bfm
dircc_avalon_st_terminal_sys_tb.dircc_avalon_st_terminal_sys_inst_status_bfm,altera_avalon_mm_master_bfm
