// Seed: 3224424226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri id_2,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5,
    input wire id_6,
    output tri0 id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    output wand id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wand id_15,
    input tri0 id_16,
    input uwire id_17,
    input uwire id_18,
    input wand id_19,
    input supply1 id_20,
    input supply1 id_21,
    output tri id_22,
    output uwire id_23,
    output tri0 id_24,
    input wire id_25,
    output tri1 id_26,
    input uwire id_27,
    output tri1 id_28
);
  wire id_30;
  module_0(
      id_30, id_30, id_30, id_30, id_30, id_30, id_30, id_30, id_30
  );
  and (
      id_10,
      id_15,
      id_8,
      id_1,
      id_6,
      id_0,
      id_13,
      id_20,
      id_27,
      id_30,
      id_16,
      id_19,
      id_25,
      id_4,
      id_14,
      id_9,
      id_18,
      id_21
  );
  id_31(
      1, id_26, ~1, id_15 !=? id_6 - id_6
  );
  wire id_32;
endmodule
