--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab_06.twx lab_06.ncd -o lab_06.twr lab_06.pcf -ucf
lab_06.ucf

Design file:              lab_06.ncd
Physical constraint file: lab_06.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |    2.557(R)|    0.402(R)|clk_1_BUFGP       |   0.000|
data_in<1>  |    2.893(R)|   -0.023(R)|clk_1_BUFGP       |   0.000|
data_in<2>  |    2.432(R)|    0.406(R)|clk_1_BUFGP       |   0.000|
data_in<3>  |    2.172(R)|    0.457(R)|clk_1_BUFGP       |   0.000|
data_in<4>  |    1.979(R)|    0.672(R)|clk_1_BUFGP       |   0.000|
data_in<5>  |    2.315(R)|    0.247(R)|clk_1_BUFGP       |   0.000|
data_in<6>  |    2.284(R)|    0.153(R)|clk_1_BUFGP       |   0.000|
data_in<7>  |    2.033(R)|   -0.158(R)|clk_1_BUFGP       |   0.000|
load        |    5.120(R)|   -1.167(R)|clk_1_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_1k
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
mode_in<0>  |    1.726(R)|    0.412(R)|clk_1k_BUFGP      |   0.000|
mode_in<1>  |    2.106(R)|    0.623(R)|clk_1k_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_1k to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
mode_out<0> |   10.436(R)|clk_1k_BUFGP      |   0.000|
mode_out<1> |   11.136(R)|clk_1k_BUFGP      |   0.000|
seg_com<0>  |    9.397(R)|clk_1k_BUFGP      |   0.000|
seg_com<1>  |    9.616(R)|clk_1k_BUFGP      |   0.000|
seg_com<2>  |    9.103(R)|clk_1k_BUFGP      |   0.000|
seg_com<3>  |    9.097(R)|clk_1k_BUFGP      |   0.000|
seg_data<1> |    9.522(R)|clk_1k_BUFGP      |   0.000|
seg_data<2> |    9.430(R)|clk_1k_BUFGP      |   0.000|
seg_data<3> |    8.765(R)|clk_1k_BUFGP      |   0.000|
seg_data<4> |    9.615(R)|clk_1k_BUFGP      |   0.000|
seg_data<5> |    8.414(R)|clk_1k_BUFGP      |   0.000|
seg_data<6> |    9.431(R)|clk_1k_BUFGP      |   0.000|
seg_data<7> |    9.430(R)|clk_1k_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    3.876|         |         |         |
clk_1k         |    5.259|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1k
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |   16.932|         |         |         |
clk_1k         |    9.336|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 10 14:30:59 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4488 MB



