module wideexpr_00025(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({1{u2}})<<(3'sb110);
  assign y1 = ($signed(4'b0111))<(6'sb001010);
  assign y2 = (ctrl[1]?3'sb001:2'sb00);
  assign y3 = (s3)<=((-({4{(s4)|(s1)}}))|(+($signed(~|(2'sb01)))));
  assign y4 = (ctrl[2]?s6:(ctrl[2]?($signed(((ctrl[3]?$signed($signed((2'sb00)<<<(s1))):$signed(6'sb001110)))>>((4'sb0011)<<<((&($signed(2'b00)))^(s3)))))>>>({1{|(+(6'sb000110))}}):((ctrl[3]?s5:(5'sb00110)^~((((ctrl[5]?+(u0):4'sb0011))-($signed(&(s6))))|(2'sb01))))>>((6'sb010110)&($signed({3{(ctrl[6]?3'b010:((ctrl[6]?3'sb101:6'sb100001))+((u5)>>(s5)))}})))));
  assign y5 = (u7)^~(({3{+($signed((({(u3)|(2'b01),(ctrl[1]?s1:3'b001)})<<(1'sb0))==(({(6'b110011)<<(s3),(4'sb0110)&(1'sb1)})|(~|(-(2'sb10))))))}})-(1'sb0));
  assign y6 = ~^((s0)^(+(5'sb10100)));
  assign y7 = s3;
endmodule
