// Seed: 1241193570
module module_0 (
    input wire id_0,
    input wand id_1
);
  tri0 id_3, id_4, id_5, id_6, id_7;
  tri id_8 = id_7 == 1;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output wor id_2,
    input logic id_3,
    input logic id_4
    , id_12,
    input wor id_5,
    input logic id_6,
    output uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output supply0 id_10
);
  assign id_7 = 1'b0;
  assign id_0 = {id_1, id_4};
  uwire  id_13;
  string id_14;
  module_0(
      id_8, id_8
  ); id_15(
      .id_0(id_4),
      .id_1(1),
      .id_2(!1),
      .id_3(id_6),
      .id_4(1),
      .id_5(id_14),
      .id_6(id_7),
      .id_7(1),
      .id_8(""),
      .id_9(id_5),
      .id_10(1),
      .id_11(id_14),
      .id_12(id_13),
      .id_13(id_3),
      .id_14(1),
      .id_15(id_1)
  );
  wire id_16;
  id_17 :
  assert property (@(posedge (1'b0)) 1)
  else if (id_13) begin
    id_14 = "";
  end else if (1) begin
    id_0 = id_5 ? id_6 : id_6;
    id_0 <= id_3;
  end
endmodule
