
test.elf:     file format elf32-littlenios2
test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00008020

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x00000d8c memsz 0x00000d8c flags r-x
    LOAD off    0x00001dac vaddr 0x00008dac paddr 0x00008e9c align 2**12
         filesz 0x000000f0 memsz 0x000000f0 flags rw-
    LOAD off    0x00001f8c vaddr 0x00008f8c paddr 0x00008f8c align 2**12
         filesz 0x00000000 memsz 0x00000010 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00008020  00008020  00001e9c  2**0
                  CONTENTS
  2 .text         00000d30  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000005c  00008d50  00008d50  00001d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000000f0  00008dac  00008e9c  00001dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000010  00008f8c  00008f8c  00001f8c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00008f9c  00008f9c  00001e9c  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00001e9c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000002f8  00000000  00000000  00001ec0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00003d50  00000000  00000000  000021b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000157f  00000000  00000000  00005f08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00001909  00000000  00000000  00007487  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000434  00000000  00000000  00008d90  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001052  00000000  00000000  000091c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000142c  00000000  00000000  0000a216  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0000b644  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000240  00000000  00000000  0000b688  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0000caaa  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0000caad  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0000cab9  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0000caba  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0000cabb  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0000cabf  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0000cac3  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0000cac7  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0000cad2  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0000cadd  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000a  00000000  00000000  0000cae8  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000032  00000000  00000000  0000caf2  2**0
                  CONTENTS, READONLY
 29 .jdi          000050ee  00000000  00000000  0000cb24  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000449b5  00000000  00000000  00011c12  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
00008020 l    d  .text	00000000 .text
00008d50 l    d  .rodata	00000000 .rodata
00008dac l    d  .rwdata	00000000 .rwdata
00008f8c l    d  .bss	00000000 .bss
00008f9c l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../test_bsp//obj/HAL/src/crt0.o
00008058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 hello_world_small.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00008250 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00008dac l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00008bd0 g     F .text	0000002c alt_main
000081a0 g     F .text	00000080 _puts_r
00008e9c g       *ABS*	00000000 __flash_rwdata_start
00008154 g     F .text	0000004c printf
00008d48 g     F .text	00000008 altera_nios2_gen2_irq_init
00008000 g     F .entry	0000000c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
00008f8c g     O .bss	00000004 errno
00008f94 g     O .bss	00000004 alt_argv
00010e8c g       *ABS*	00000000 _gp
00008bfc g     F .text	00000004 usleep
00008220 g     F .text	00000014 puts
00008118 g     F .text	0000003c _printf_r
00008000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00008a0c g     F .text	00000064 .hidden __udivsi3
00008070 g     F .text	00000014 stop_anemometer
00008e8c g     O .rwdata	00000004 _global_impure_ptr
00008084 g     F .text	00000040 read_anemometer_data
00008f9c g       *ABS*	00000000 __bss_end
00008d40 g     F .text	00000004 alt_dcache_flush_all
00008e9c g       *ABS*	00000000 __ram_rwdata_end
00008c00 g     F .text	00000060 write
00008dac g       *ABS*	00000000 __ram_rodata_end
00008e94 g     O .rwdata	00000004 jtag_uart_0
00008a70 g     F .text	00000058 .hidden __umodsi3
00008f9c g       *ABS*	00000000 end
0000ce20 g       *ABS*	00000000 __alt_stack_pointer
00008c84 g     F .text	00000034 altera_avalon_jtag_uart_write
000082bc g     F .text	0000052c ___vfprintf_internal_r
00008020 g     F .text	0000003c _start
00008c80 g     F .text	00000004 alt_sys_init
00008ac8 g     F .text	00000028 .hidden __mulsi3
00008dac g       *ABS*	00000000 __ram_rwdata_start
00008d50 g       *ABS*	00000000 __ram_rodata_start
00008cb8 g     F .text	00000088 alt_busy_sleep
00008f9c g       *ABS*	00000000 __alt_stack_base
00008804 g     F .text	000000b8 __sfvwrite_small_dev
00008f8c g       *ABS*	00000000 __bss_start
000080c4 g     F .text	00000054 main
00008f90 g     O .bss	00000004 alt_envp
00008e98 g     O .rwdata	00000004 alt_errno
00008914 g     F .text	00000084 .hidden __divsi3
00008d50 g       *ABS*	00000000 __flash_rodata_start
00008c60 g     F .text	00000020 alt_irq_init
000088bc g     F .text	00000058 _write_r
00008e90 g     O .rwdata	00000004 _impure_ptr
00008f98 g     O .bss	00000004 alt_argc
00008020 g       *ABS*	00000000 __ram_exceptions_start
00008e9c g       *ABS*	00000000 _edata
00008f9c g       *ABS*	00000000 _end
00008020 g       *ABS*	00000000 __ram_exceptions_end
0000805c g     F .text	00000014 start_anemometer
00008998 g     F .text	00000074 .hidden __modsi3
0000ce20 g       *ABS*	00000000 __alt_data_end
0000800c g       .entry	00000000 _exit
00008234 g     F .text	0000001c strlen
00008d44 g     F .text	00000004 alt_icache_flush_all
000087e8 g     F .text	0000001c __vfprintf_internal
00008af0 g     F .text	000000e0 alt_load



Disassembly of section .entry:

00008000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8000:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8004:	08600814 	ori	at,at,32800
    jmp r1
    8008:	0800683a 	jmp	at

0000800c <_exit>:
	...

Disassembly of section .text:

00008020 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    8020:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
    8024:	def38814 	ori	sp,sp,52768
    movhi gp, %hi(_gp)
    8028:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    802c:	d683a314 	ori	gp,gp,3724
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    8030:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    8034:	10a3e314 	ori	r2,r2,36748

    movhi r3, %hi(__bss_end)
    8038:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    803c:	18e3e714 	ori	r3,r3,36764

    beq r2, r3, 1f
    8040:	10c00326 	beq	r2,r3,8050 <_start+0x30>

0:
    stw zero, (r2)
    8044:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    8048:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    804c:	10fffd36 	bltu	r2,r3,8044 <_gp+0xffff71b8>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    8050:	0008af00 	call	8af0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    8054:	0008bd00 	call	8bd0 <alt_main>

00008058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    8058:	003fff06 	br	8058 <_gp+0xffff71cc>

0000805c <start_anemometer>:
#define ANEM_CONFIG_REG AVALON_MESURE_FREQ_0_BASE  // Registre de configuration (Start/Stop, Continu, Raz_n)
#define ANEM_CODE_REG (AVALON_MESURE_FREQ_0_BASE + 4)    // Registre contenant les données (Valid, Data_anemometre)

void start_anemometer() {
    // Configuration : Start=1, Continu=0, Raz_n=1 (b2=1, b1=0, b0=1)
    IOWR(ANEM_CONFIG_REG, 0, 0b101);
    805c:	00800074 	movhi	r2,1
    8060:	10841404 	addi	r2,r2,4176
    8064:	00c00144 	movi	r3,5
    8068:	10c00035 	stwio	r3,0(r2)
    806c:	f800283a 	ret

00008070 <stop_anemometer>:
}

void stop_anemometer() {
    // Stop the anemometer (b2=0 pour arrêter)
    IOWR(ANEM_CONFIG_REG, 0, 0b001);  // Continuer avec raz_n=1, mais stop
    8070:	00800074 	movhi	r2,1
    8074:	10841404 	addi	r2,r2,4176
    8078:	00c00044 	movi	r3,1
    807c:	10c00035 	stwio	r3,0(r2)
    8080:	f800283a 	ret

00008084 <read_anemometer_data>:
}

int read_anemometer_data() {
    // Lire le registre de données
    alt_u32 code_data = IORD(ANEM_CODE_REG, 0);
    8084:	00800074 	movhi	r2,1
    8088:	10841504 	addi	r2,r2,4180
    808c:	10800037 	ldwio	r2,0(r2)

    // Vérifier si les données sont valides (b9 == 1)
    if ((code_data & 0x100) == 0) {  // bit 9 = 0 signifie que les données ne sont pas valides
    8090:	10c0400c 	andi	r3,r2,256
    8094:	1800091e 	bne	r3,zero,80bc <read_anemometer_data+0x38>
        printf("Données non valides\n");
    8098:	01000074 	movhi	r4,1
void stop_anemometer() {
    // Stop the anemometer (b2=0 pour arrêter)
    IOWR(ANEM_CONFIG_REG, 0, 0b001);  // Continuer avec raz_n=1, mais stop
}

int read_anemometer_data() {
    809c:	deffff04 	addi	sp,sp,-4
    // Lire le registre de données
    alt_u32 code_data = IORD(ANEM_CODE_REG, 0);

    // Vérifier si les données sont valides (b9 == 1)
    if ((code_data & 0x100) == 0) {  // bit 9 = 0 signifie que les données ne sont pas valides
        printf("Données non valides\n");
    80a0:	21235404 	addi	r4,r4,-29360
void stop_anemometer() {
    // Stop the anemometer (b2=0 pour arrêter)
    IOWR(ANEM_CONFIG_REG, 0, 0b001);  // Continuer avec raz_n=1, mais stop
}

int read_anemometer_data() {
    80a4:	dfc00015 	stw	ra,0(sp)
    // Lire le registre de données
    alt_u32 code_data = IORD(ANEM_CODE_REG, 0);

    // Vérifier si les données sont valides (b9 == 1)
    if ((code_data & 0x100) == 0) {  // bit 9 = 0 signifie que les données ne sont pas valides
        printf("Données non valides\n");
    80a8:	00082200 	call	8220 <puts>
        return -1;
    80ac:	00bfffc4 	movi	r2,-1
    }

    // Extraire les bits [7:0] pour obtenir la fréquence
    alt_u8 frequency = code_data & 0xFF;
    return frequency;
}
    80b0:	dfc00017 	ldw	ra,0(sp)
    80b4:	dec00104 	addi	sp,sp,4
    80b8:	f800283a 	ret
    80bc:	10803fcc 	andi	r2,r2,255
        return -1;
    }

    // Extraire les bits [7:0] pour obtenir la fréquence
    alt_u8 frequency = code_data & 0xFF;
    return frequency;
    80c0:	f800283a 	ret

000080c4 <main>:
}

int main() {
    printf("Initialisation de l'anémomètre...\n");
    80c4:	01000074 	movhi	r4,1
    // Extraire les bits [7:0] pour obtenir la fréquence
    alt_u8 frequency = code_data & 0xFF;
    return frequency;
}

int main() {
    80c8:	defffe04 	addi	sp,sp,-8
    printf("Initialisation de l'anémomètre...\n");
    80cc:	21235904 	addi	r4,r4,-29340
    // Extraire les bits [7:0] pour obtenir la fréquence
    alt_u8 frequency = code_data & 0xFF;
    return frequency;
}

int main() {
    80d0:	dfc00115 	stw	ra,4(sp)
    80d4:	dc000015 	stw	r16,0(sp)
    printf("Initialisation de l'anémomètre...\n");
    80d8:	00082200 	call	8220 <puts>
#define ANEM_CONFIG_REG AVALON_MESURE_FREQ_0_BASE  // Registre de configuration (Start/Stop, Continu, Raz_n)
#define ANEM_CODE_REG (AVALON_MESURE_FREQ_0_BASE + 4)    // Registre contenant les données (Valid, Data_anemometre)

void start_anemometer() {
    // Configuration : Start=1, Continu=0, Raz_n=1 (b2=1, b1=0, b0=1)
    IOWR(ANEM_CONFIG_REG, 0, 0b101);
    80dc:	00800074 	movhi	r2,1
    80e0:	10841404 	addi	r2,r2,4176
    80e4:	00c00144 	movi	r3,5
    80e8:	10c00035 	stwio	r3,0(r2)
    start_anemometer();

    while (1) {
        // Lire la fréquence calculée toutes les 1 seconde
        int freq = read_anemometer_data();
        if (freq != -1) {
    80ec:	043fffc4 	movi	r16,-1
    // Démarrer l'anémomètre
    start_anemometer();

    while (1) {
        // Lire la fréquence calculée toutes les 1 seconde
        int freq = read_anemometer_data();
    80f0:	00080840 	call	8084 <read_anemometer_data>
        if (freq != -1) {
    80f4:	14000426 	beq	r2,r16,8108 <main+0x44>
            printf("Fréquence de l'anémomètre: %d Hz\n", freq);
    80f8:	01000074 	movhi	r4,1
    80fc:	100b883a 	mov	r5,r2
    8100:	21236204 	addi	r4,r4,-29304
    8104:	00081540 	call	8154 <printf>
        }

        // Pause de 1 seconde
        usleep(1000000);  // Pause d'une seconde (1 000 000 microsecondes)
    8108:	010003f4 	movhi	r4,15
    810c:	21109004 	addi	r4,r4,16960
    8110:	0008bfc0 	call	8bfc <usleep>
    }
    8114:	003ff606 	br	80f0 <_gp+0xffff7264>

00008118 <_printf_r>:
    8118:	defffd04 	addi	sp,sp,-12
    811c:	dfc00015 	stw	ra,0(sp)
    8120:	d9800115 	stw	r6,4(sp)
    8124:	d9c00215 	stw	r7,8(sp)
    8128:	20c00217 	ldw	r3,8(r4)
    812c:	01800074 	movhi	r6,1
    8130:	31a20104 	addi	r6,r6,-30716
    8134:	19800115 	stw	r6,4(r3)
    8138:	280d883a 	mov	r6,r5
    813c:	21400217 	ldw	r5,8(r4)
    8140:	d9c00104 	addi	r7,sp,4
    8144:	00082bc0 	call	82bc <___vfprintf_internal_r>
    8148:	dfc00017 	ldw	ra,0(sp)
    814c:	dec00304 	addi	sp,sp,12
    8150:	f800283a 	ret

00008154 <printf>:
    8154:	defffc04 	addi	sp,sp,-16
    8158:	dfc00015 	stw	ra,0(sp)
    815c:	d9400115 	stw	r5,4(sp)
    8160:	d9800215 	stw	r6,8(sp)
    8164:	d9c00315 	stw	r7,12(sp)
    8168:	00800074 	movhi	r2,1
    816c:	10a3a404 	addi	r2,r2,-29040
    8170:	10800017 	ldw	r2,0(r2)
    8174:	01400074 	movhi	r5,1
    8178:	29620104 	addi	r5,r5,-30716
    817c:	10c00217 	ldw	r3,8(r2)
    8180:	d9800104 	addi	r6,sp,4
    8184:	19400115 	stw	r5,4(r3)
    8188:	200b883a 	mov	r5,r4
    818c:	11000217 	ldw	r4,8(r2)
    8190:	00087e80 	call	87e8 <__vfprintf_internal>
    8194:	dfc00017 	ldw	ra,0(sp)
    8198:	dec00404 	addi	sp,sp,16
    819c:	f800283a 	ret

000081a0 <_puts_r>:
    81a0:	defffd04 	addi	sp,sp,-12
    81a4:	dc000015 	stw	r16,0(sp)
    81a8:	2021883a 	mov	r16,r4
    81ac:	2809883a 	mov	r4,r5
    81b0:	dfc00215 	stw	ra,8(sp)
    81b4:	dc400115 	stw	r17,4(sp)
    81b8:	2823883a 	mov	r17,r5
    81bc:	00082340 	call	8234 <strlen>
    81c0:	81400217 	ldw	r5,8(r16)
    81c4:	01000074 	movhi	r4,1
    81c8:	21220104 	addi	r4,r4,-30716
    81cc:	29000115 	stw	r4,4(r5)
    81d0:	100f883a 	mov	r7,r2
    81d4:	880d883a 	mov	r6,r17
    81d8:	8009883a 	mov	r4,r16
    81dc:	00088040 	call	8804 <__sfvwrite_small_dev>
    81e0:	00ffffc4 	movi	r3,-1
    81e4:	10c00926 	beq	r2,r3,820c <_puts_r+0x6c>
    81e8:	81400217 	ldw	r5,8(r16)
    81ec:	01800074 	movhi	r6,1
    81f0:	01c00044 	movi	r7,1
    81f4:	28800117 	ldw	r2,4(r5)
    81f8:	31a36a04 	addi	r6,r6,-29272
    81fc:	8009883a 	mov	r4,r16
    8200:	103ee83a 	callr	r2
    8204:	10bfffe0 	cmpeqi	r2,r2,-1
    8208:	0085c83a 	sub	r2,zero,r2
    820c:	dfc00217 	ldw	ra,8(sp)
    8210:	dc400117 	ldw	r17,4(sp)
    8214:	dc000017 	ldw	r16,0(sp)
    8218:	dec00304 	addi	sp,sp,12
    821c:	f800283a 	ret

00008220 <puts>:
    8220:	00800074 	movhi	r2,1
    8224:	10a3a404 	addi	r2,r2,-29040
    8228:	200b883a 	mov	r5,r4
    822c:	11000017 	ldw	r4,0(r2)
    8230:	00081a01 	jmpi	81a0 <_puts_r>

00008234 <strlen>:
    8234:	2005883a 	mov	r2,r4
    8238:	10c00007 	ldb	r3,0(r2)
    823c:	18000226 	beq	r3,zero,8248 <strlen+0x14>
    8240:	10800044 	addi	r2,r2,1
    8244:	003ffc06 	br	8238 <_gp+0xffff73ac>
    8248:	1105c83a 	sub	r2,r2,r4
    824c:	f800283a 	ret

00008250 <print_repeat>:
    8250:	defffb04 	addi	sp,sp,-20
    8254:	dc800315 	stw	r18,12(sp)
    8258:	dc400215 	stw	r17,8(sp)
    825c:	dc000115 	stw	r16,4(sp)
    8260:	dfc00415 	stw	ra,16(sp)
    8264:	2025883a 	mov	r18,r4
    8268:	2823883a 	mov	r17,r5
    826c:	d9800005 	stb	r6,0(sp)
    8270:	3821883a 	mov	r16,r7
    8274:	04000a0e 	bge	zero,r16,82a0 <print_repeat+0x50>
    8278:	88800117 	ldw	r2,4(r17)
    827c:	01c00044 	movi	r7,1
    8280:	d80d883a 	mov	r6,sp
    8284:	880b883a 	mov	r5,r17
    8288:	9009883a 	mov	r4,r18
    828c:	103ee83a 	callr	r2
    8290:	843fffc4 	addi	r16,r16,-1
    8294:	103ff726 	beq	r2,zero,8274 <_gp+0xffff73e8>
    8298:	00bfffc4 	movi	r2,-1
    829c:	00000106 	br	82a4 <print_repeat+0x54>
    82a0:	0005883a 	mov	r2,zero
    82a4:	dfc00417 	ldw	ra,16(sp)
    82a8:	dc800317 	ldw	r18,12(sp)
    82ac:	dc400217 	ldw	r17,8(sp)
    82b0:	dc000117 	ldw	r16,4(sp)
    82b4:	dec00504 	addi	sp,sp,20
    82b8:	f800283a 	ret

000082bc <___vfprintf_internal_r>:
    82bc:	deffe504 	addi	sp,sp,-108
    82c0:	d8c00804 	addi	r3,sp,32
    82c4:	ddc01815 	stw	r23,96(sp)
    82c8:	dd801715 	stw	r22,92(sp)
    82cc:	dd401615 	stw	r21,88(sp)
    82d0:	dd001515 	stw	r20,84(sp)
    82d4:	dcc01415 	stw	r19,80(sp)
    82d8:	dc801315 	stw	r18,76(sp)
    82dc:	dc401215 	stw	r17,72(sp)
    82e0:	dc001115 	stw	r16,68(sp)
    82e4:	dfc01a15 	stw	ra,104(sp)
    82e8:	df001915 	stw	fp,100(sp)
    82ec:	2029883a 	mov	r20,r4
    82f0:	2823883a 	mov	r17,r5
    82f4:	382d883a 	mov	r22,r7
    82f8:	d9800f15 	stw	r6,60(sp)
    82fc:	0021883a 	mov	r16,zero
    8300:	d8000e15 	stw	zero,56(sp)
    8304:	d8000a15 	stw	zero,40(sp)
    8308:	002b883a 	mov	r21,zero
    830c:	0027883a 	mov	r19,zero
    8310:	0025883a 	mov	r18,zero
    8314:	d8000c15 	stw	zero,48(sp)
    8318:	d8000b15 	stw	zero,44(sp)
    831c:	002f883a 	mov	r23,zero
    8320:	d8c00915 	stw	r3,36(sp)
    8324:	d8c00f17 	ldw	r3,60(sp)
    8328:	19000003 	ldbu	r4,0(r3)
    832c:	20803fcc 	andi	r2,r4,255
    8330:	1080201c 	xori	r2,r2,128
    8334:	10bfe004 	addi	r2,r2,-128
    8338:	10011e26 	beq	r2,zero,87b4 <___vfprintf_internal_r+0x4f8>
    833c:	00c00044 	movi	r3,1
    8340:	b8c01426 	beq	r23,r3,8394 <___vfprintf_internal_r+0xd8>
    8344:	1dc00216 	blt	r3,r23,8350 <___vfprintf_internal_r+0x94>
    8348:	b8000626 	beq	r23,zero,8364 <___vfprintf_internal_r+0xa8>
    834c:	00011506 	br	87a4 <___vfprintf_internal_r+0x4e8>
    8350:	01400084 	movi	r5,2
    8354:	b9401d26 	beq	r23,r5,83cc <___vfprintf_internal_r+0x110>
    8358:	014000c4 	movi	r5,3
    835c:	b9402b26 	beq	r23,r5,840c <___vfprintf_internal_r+0x150>
    8360:	00011006 	br	87a4 <___vfprintf_internal_r+0x4e8>
    8364:	01400944 	movi	r5,37
    8368:	1140fc26 	beq	r2,r5,875c <___vfprintf_internal_r+0x4a0>
    836c:	88800117 	ldw	r2,4(r17)
    8370:	d9000005 	stb	r4,0(sp)
    8374:	01c00044 	movi	r7,1
    8378:	d80d883a 	mov	r6,sp
    837c:	880b883a 	mov	r5,r17
    8380:	a009883a 	mov	r4,r20
    8384:	103ee83a 	callr	r2
    8388:	1000d81e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    838c:	84000044 	addi	r16,r16,1
    8390:	00010406 	br	87a4 <___vfprintf_internal_r+0x4e8>
    8394:	01400c04 	movi	r5,48
    8398:	1140fa26 	beq	r2,r5,8784 <___vfprintf_internal_r+0x4c8>
    839c:	01400944 	movi	r5,37
    83a0:	11400a1e 	bne	r2,r5,83cc <___vfprintf_internal_r+0x110>
    83a4:	d8800005 	stb	r2,0(sp)
    83a8:	88800117 	ldw	r2,4(r17)
    83ac:	b80f883a 	mov	r7,r23
    83b0:	d80d883a 	mov	r6,sp
    83b4:	880b883a 	mov	r5,r17
    83b8:	a009883a 	mov	r4,r20
    83bc:	103ee83a 	callr	r2
    83c0:	1000ca1e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    83c4:	84000044 	addi	r16,r16,1
    83c8:	0000f506 	br	87a0 <___vfprintf_internal_r+0x4e4>
    83cc:	25fff404 	addi	r23,r4,-48
    83d0:	bdc03fcc 	andi	r23,r23,255
    83d4:	00c00244 	movi	r3,9
    83d8:	1dc00936 	bltu	r3,r23,8400 <___vfprintf_internal_r+0x144>
    83dc:	00bfffc4 	movi	r2,-1
    83e0:	90800426 	beq	r18,r2,83f4 <___vfprintf_internal_r+0x138>
    83e4:	01400284 	movi	r5,10
    83e8:	9009883a 	mov	r4,r18
    83ec:	0008ac80 	call	8ac8 <__mulsi3>
    83f0:	00000106 	br	83f8 <___vfprintf_internal_r+0x13c>
    83f4:	0005883a 	mov	r2,zero
    83f8:	b8a5883a 	add	r18,r23,r2
    83fc:	0000e206 	br	8788 <___vfprintf_internal_r+0x4cc>
    8400:	01400b84 	movi	r5,46
    8404:	1140e426 	beq	r2,r5,8798 <___vfprintf_internal_r+0x4dc>
    8408:	05c00084 	movi	r23,2
    840c:	213ff404 	addi	r4,r4,-48
    8410:	27003fcc 	andi	fp,r4,255
    8414:	00c00244 	movi	r3,9
    8418:	1f000936 	bltu	r3,fp,8440 <___vfprintf_internal_r+0x184>
    841c:	00bfffc4 	movi	r2,-1
    8420:	98800426 	beq	r19,r2,8434 <___vfprintf_internal_r+0x178>
    8424:	01400284 	movi	r5,10
    8428:	9809883a 	mov	r4,r19
    842c:	0008ac80 	call	8ac8 <__mulsi3>
    8430:	00000106 	br	8438 <___vfprintf_internal_r+0x17c>
    8434:	0005883a 	mov	r2,zero
    8438:	e0a7883a 	add	r19,fp,r2
    843c:	0000d906 	br	87a4 <___vfprintf_internal_r+0x4e8>
    8440:	00c01b04 	movi	r3,108
    8444:	10c0d226 	beq	r2,r3,8790 <___vfprintf_internal_r+0x4d4>
    8448:	013fffc4 	movi	r4,-1
    844c:	99000226 	beq	r19,r4,8458 <___vfprintf_internal_r+0x19c>
    8450:	d8000b15 	stw	zero,44(sp)
    8454:	00000106 	br	845c <___vfprintf_internal_r+0x1a0>
    8458:	04c00044 	movi	r19,1
    845c:	01001a44 	movi	r4,105
    8460:	11001626 	beq	r2,r4,84bc <___vfprintf_internal_r+0x200>
    8464:	20800916 	blt	r4,r2,848c <___vfprintf_internal_r+0x1d0>
    8468:	010018c4 	movi	r4,99
    846c:	11008826 	beq	r2,r4,8690 <___vfprintf_internal_r+0x3d4>
    8470:	01001904 	movi	r4,100
    8474:	11001126 	beq	r2,r4,84bc <___vfprintf_internal_r+0x200>
    8478:	01001604 	movi	r4,88
    847c:	1100c81e 	bne	r2,r4,87a0 <___vfprintf_internal_r+0x4e4>
    8480:	00c00044 	movi	r3,1
    8484:	d8c00e15 	stw	r3,56(sp)
    8488:	00001506 	br	84e0 <___vfprintf_internal_r+0x224>
    848c:	01001cc4 	movi	r4,115
    8490:	11009826 	beq	r2,r4,86f4 <___vfprintf_internal_r+0x438>
    8494:	20800416 	blt	r4,r2,84a8 <___vfprintf_internal_r+0x1ec>
    8498:	01001bc4 	movi	r4,111
    849c:	1100c01e 	bne	r2,r4,87a0 <___vfprintf_internal_r+0x4e4>
    84a0:	05400204 	movi	r21,8
    84a4:	00000f06 	br	84e4 <___vfprintf_internal_r+0x228>
    84a8:	01001d44 	movi	r4,117
    84ac:	11000d26 	beq	r2,r4,84e4 <___vfprintf_internal_r+0x228>
    84b0:	01001e04 	movi	r4,120
    84b4:	11000a26 	beq	r2,r4,84e0 <___vfprintf_internal_r+0x224>
    84b8:	0000b906 	br	87a0 <___vfprintf_internal_r+0x4e4>
    84bc:	d8c00a17 	ldw	r3,40(sp)
    84c0:	b7000104 	addi	fp,r22,4
    84c4:	18000726 	beq	r3,zero,84e4 <___vfprintf_internal_r+0x228>
    84c8:	df000d15 	stw	fp,52(sp)
    84cc:	b5c00017 	ldw	r23,0(r22)
    84d0:	b800080e 	bge	r23,zero,84f4 <___vfprintf_internal_r+0x238>
    84d4:	05efc83a 	sub	r23,zero,r23
    84d8:	02400044 	movi	r9,1
    84dc:	00000606 	br	84f8 <___vfprintf_internal_r+0x23c>
    84e0:	05400404 	movi	r21,16
    84e4:	b0c00104 	addi	r3,r22,4
    84e8:	d8c00d15 	stw	r3,52(sp)
    84ec:	b5c00017 	ldw	r23,0(r22)
    84f0:	d8000a15 	stw	zero,40(sp)
    84f4:	0013883a 	mov	r9,zero
    84f8:	d839883a 	mov	fp,sp
    84fc:	b8001726 	beq	r23,zero,855c <___vfprintf_internal_r+0x2a0>
    8500:	a80b883a 	mov	r5,r21
    8504:	b809883a 	mov	r4,r23
    8508:	da401015 	stw	r9,64(sp)
    850c:	0008a0c0 	call	8a0c <__udivsi3>
    8510:	a80b883a 	mov	r5,r21
    8514:	1009883a 	mov	r4,r2
    8518:	102d883a 	mov	r22,r2
    851c:	0008ac80 	call	8ac8 <__mulsi3>
    8520:	b885c83a 	sub	r2,r23,r2
    8524:	00c00244 	movi	r3,9
    8528:	da401017 	ldw	r9,64(sp)
    852c:	18800216 	blt	r3,r2,8538 <___vfprintf_internal_r+0x27c>
    8530:	10800c04 	addi	r2,r2,48
    8534:	00000506 	br	854c <___vfprintf_internal_r+0x290>
    8538:	d8c00e17 	ldw	r3,56(sp)
    853c:	18000226 	beq	r3,zero,8548 <___vfprintf_internal_r+0x28c>
    8540:	10800dc4 	addi	r2,r2,55
    8544:	00000106 	br	854c <___vfprintf_internal_r+0x290>
    8548:	108015c4 	addi	r2,r2,87
    854c:	e0800005 	stb	r2,0(fp)
    8550:	b02f883a 	mov	r23,r22
    8554:	e7000044 	addi	fp,fp,1
    8558:	003fe806 	br	84fc <_gp+0xffff7670>
    855c:	e6efc83a 	sub	r23,fp,sp
    8560:	9dc5c83a 	sub	r2,r19,r23
    8564:	0080090e 	bge	zero,r2,858c <___vfprintf_internal_r+0x2d0>
    8568:	e085883a 	add	r2,fp,r2
    856c:	01400c04 	movi	r5,48
    8570:	d8c00917 	ldw	r3,36(sp)
    8574:	e009883a 	mov	r4,fp
    8578:	e0c0032e 	bgeu	fp,r3,8588 <___vfprintf_internal_r+0x2cc>
    857c:	e7000044 	addi	fp,fp,1
    8580:	21400005 	stb	r5,0(r4)
    8584:	e0bffa1e 	bne	fp,r2,8570 <_gp+0xffff76e4>
    8588:	e6efc83a 	sub	r23,fp,sp
    858c:	d8c00b17 	ldw	r3,44(sp)
    8590:	4dd1883a 	add	r8,r9,r23
    8594:	922dc83a 	sub	r22,r18,r8
    8598:	18001626 	beq	r3,zero,85f4 <___vfprintf_internal_r+0x338>
    859c:	48000a26 	beq	r9,zero,85c8 <___vfprintf_internal_r+0x30c>
    85a0:	00800b44 	movi	r2,45
    85a4:	d8800805 	stb	r2,32(sp)
    85a8:	88800117 	ldw	r2,4(r17)
    85ac:	01c00044 	movi	r7,1
    85b0:	d9800804 	addi	r6,sp,32
    85b4:	880b883a 	mov	r5,r17
    85b8:	a009883a 	mov	r4,r20
    85bc:	103ee83a 	callr	r2
    85c0:	10004a1e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    85c4:	84000044 	addi	r16,r16,1
    85c8:	0580070e 	bge	zero,r22,85e8 <___vfprintf_internal_r+0x32c>
    85cc:	b00f883a 	mov	r7,r22
    85d0:	01800c04 	movi	r6,48
    85d4:	880b883a 	mov	r5,r17
    85d8:	a009883a 	mov	r4,r20
    85dc:	00082500 	call	8250 <print_repeat>
    85e0:	1000421e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    85e4:	85a1883a 	add	r16,r16,r22
    85e8:	e02d883a 	mov	r22,fp
    85ec:	bf2fc83a 	sub	r23,r23,fp
    85f0:	00002006 	br	8674 <___vfprintf_internal_r+0x3b8>
    85f4:	0580090e 	bge	zero,r22,861c <___vfprintf_internal_r+0x360>
    85f8:	b00f883a 	mov	r7,r22
    85fc:	01800804 	movi	r6,32
    8600:	880b883a 	mov	r5,r17
    8604:	a009883a 	mov	r4,r20
    8608:	da401015 	stw	r9,64(sp)
    860c:	00082500 	call	8250 <print_repeat>
    8610:	da401017 	ldw	r9,64(sp)
    8614:	1000351e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    8618:	85a1883a 	add	r16,r16,r22
    861c:	483ff226 	beq	r9,zero,85e8 <_gp+0xffff775c>
    8620:	00800b44 	movi	r2,45
    8624:	d8800805 	stb	r2,32(sp)
    8628:	88800117 	ldw	r2,4(r17)
    862c:	01c00044 	movi	r7,1
    8630:	d9800804 	addi	r6,sp,32
    8634:	880b883a 	mov	r5,r17
    8638:	a009883a 	mov	r4,r20
    863c:	103ee83a 	callr	r2
    8640:	10002a1e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    8644:	84000044 	addi	r16,r16,1
    8648:	003fe706 	br	85e8 <_gp+0xffff775c>
    864c:	b5bfffc4 	addi	r22,r22,-1
    8650:	b0800003 	ldbu	r2,0(r22)
    8654:	01c00044 	movi	r7,1
    8658:	d9800804 	addi	r6,sp,32
    865c:	d8800805 	stb	r2,32(sp)
    8660:	88800117 	ldw	r2,4(r17)
    8664:	880b883a 	mov	r5,r17
    8668:	a009883a 	mov	r4,r20
    866c:	103ee83a 	callr	r2
    8670:	10001e1e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    8674:	8585c83a 	sub	r2,r16,r22
    8678:	b5c9883a 	add	r4,r22,r23
    867c:	e085883a 	add	r2,fp,r2
    8680:	013ff216 	blt	zero,r4,864c <_gp+0xffff77c0>
    8684:	1021883a 	mov	r16,r2
    8688:	dd800d17 	ldw	r22,52(sp)
    868c:	00004406 	br	87a0 <___vfprintf_internal_r+0x4e4>
    8690:	00800044 	movi	r2,1
    8694:	1480080e 	bge	r2,r18,86b8 <___vfprintf_internal_r+0x3fc>
    8698:	95ffffc4 	addi	r23,r18,-1
    869c:	b80f883a 	mov	r7,r23
    86a0:	01800804 	movi	r6,32
    86a4:	880b883a 	mov	r5,r17
    86a8:	a009883a 	mov	r4,r20
    86ac:	00082500 	call	8250 <print_repeat>
    86b0:	10000e1e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    86b4:	85e1883a 	add	r16,r16,r23
    86b8:	b0800017 	ldw	r2,0(r22)
    86bc:	01c00044 	movi	r7,1
    86c0:	d80d883a 	mov	r6,sp
    86c4:	d8800005 	stb	r2,0(sp)
    86c8:	88800117 	ldw	r2,4(r17)
    86cc:	880b883a 	mov	r5,r17
    86d0:	a009883a 	mov	r4,r20
    86d4:	b5c00104 	addi	r23,r22,4
    86d8:	103ee83a 	callr	r2
    86dc:	1000031e 	bne	r2,zero,86ec <___vfprintf_internal_r+0x430>
    86e0:	84000044 	addi	r16,r16,1
    86e4:	b82d883a 	mov	r22,r23
    86e8:	00002d06 	br	87a0 <___vfprintf_internal_r+0x4e4>
    86ec:	00bfffc4 	movi	r2,-1
    86f0:	00003106 	br	87b8 <___vfprintf_internal_r+0x4fc>
    86f4:	b5c00017 	ldw	r23,0(r22)
    86f8:	b7000104 	addi	fp,r22,4
    86fc:	b809883a 	mov	r4,r23
    8700:	00082340 	call	8234 <strlen>
    8704:	9091c83a 	sub	r8,r18,r2
    8708:	102d883a 	mov	r22,r2
    870c:	0200090e 	bge	zero,r8,8734 <___vfprintf_internal_r+0x478>
    8710:	400f883a 	mov	r7,r8
    8714:	01800804 	movi	r6,32
    8718:	880b883a 	mov	r5,r17
    871c:	a009883a 	mov	r4,r20
    8720:	da001015 	stw	r8,64(sp)
    8724:	00082500 	call	8250 <print_repeat>
    8728:	da001017 	ldw	r8,64(sp)
    872c:	103fef1e 	bne	r2,zero,86ec <_gp+0xffff7860>
    8730:	8221883a 	add	r16,r16,r8
    8734:	88800117 	ldw	r2,4(r17)
    8738:	b00f883a 	mov	r7,r22
    873c:	b80d883a 	mov	r6,r23
    8740:	880b883a 	mov	r5,r17
    8744:	a009883a 	mov	r4,r20
    8748:	103ee83a 	callr	r2
    874c:	103fe71e 	bne	r2,zero,86ec <_gp+0xffff7860>
    8750:	85a1883a 	add	r16,r16,r22
    8754:	e02d883a 	mov	r22,fp
    8758:	00001106 	br	87a0 <___vfprintf_internal_r+0x4e4>
    875c:	00c00044 	movi	r3,1
    8760:	04ffffc4 	movi	r19,-1
    8764:	d8000e15 	stw	zero,56(sp)
    8768:	d8c00a15 	stw	r3,40(sp)
    876c:	05400284 	movi	r21,10
    8770:	9825883a 	mov	r18,r19
    8774:	d8000c15 	stw	zero,48(sp)
    8778:	d8000b15 	stw	zero,44(sp)
    877c:	182f883a 	mov	r23,r3
    8780:	00000806 	br	87a4 <___vfprintf_internal_r+0x4e8>
    8784:	ddc00b15 	stw	r23,44(sp)
    8788:	05c00084 	movi	r23,2
    878c:	00000506 	br	87a4 <___vfprintf_internal_r+0x4e8>
    8790:	00c00044 	movi	r3,1
    8794:	d8c00c15 	stw	r3,48(sp)
    8798:	05c000c4 	movi	r23,3
    879c:	00000106 	br	87a4 <___vfprintf_internal_r+0x4e8>
    87a0:	002f883a 	mov	r23,zero
    87a4:	d8c00f17 	ldw	r3,60(sp)
    87a8:	18c00044 	addi	r3,r3,1
    87ac:	d8c00f15 	stw	r3,60(sp)
    87b0:	003edc06 	br	8324 <_gp+0xffff7498>
    87b4:	8005883a 	mov	r2,r16
    87b8:	dfc01a17 	ldw	ra,104(sp)
    87bc:	df001917 	ldw	fp,100(sp)
    87c0:	ddc01817 	ldw	r23,96(sp)
    87c4:	dd801717 	ldw	r22,92(sp)
    87c8:	dd401617 	ldw	r21,88(sp)
    87cc:	dd001517 	ldw	r20,84(sp)
    87d0:	dcc01417 	ldw	r19,80(sp)
    87d4:	dc801317 	ldw	r18,76(sp)
    87d8:	dc401217 	ldw	r17,72(sp)
    87dc:	dc001117 	ldw	r16,68(sp)
    87e0:	dec01b04 	addi	sp,sp,108
    87e4:	f800283a 	ret

000087e8 <__vfprintf_internal>:
    87e8:	00800074 	movhi	r2,1
    87ec:	10a3a404 	addi	r2,r2,-29040
    87f0:	300f883a 	mov	r7,r6
    87f4:	280d883a 	mov	r6,r5
    87f8:	200b883a 	mov	r5,r4
    87fc:	11000017 	ldw	r4,0(r2)
    8800:	00082bc1 	jmpi	82bc <___vfprintf_internal_r>

00008804 <__sfvwrite_small_dev>:
    8804:	2880000b 	ldhu	r2,0(r5)
    8808:	1080020c 	andi	r2,r2,8
    880c:	10002126 	beq	r2,zero,8894 <__sfvwrite_small_dev+0x90>
    8810:	2880008f 	ldh	r2,2(r5)
    8814:	defffa04 	addi	sp,sp,-24
    8818:	dc000015 	stw	r16,0(sp)
    881c:	dfc00515 	stw	ra,20(sp)
    8820:	dd000415 	stw	r20,16(sp)
    8824:	dcc00315 	stw	r19,12(sp)
    8828:	dc800215 	stw	r18,8(sp)
    882c:	dc400115 	stw	r17,4(sp)
    8830:	2821883a 	mov	r16,r5
    8834:	10001216 	blt	r2,zero,8880 <__sfvwrite_small_dev+0x7c>
    8838:	2027883a 	mov	r19,r4
    883c:	3025883a 	mov	r18,r6
    8840:	3823883a 	mov	r17,r7
    8844:	05010004 	movi	r20,1024
    8848:	04400b0e 	bge	zero,r17,8878 <__sfvwrite_small_dev+0x74>
    884c:	880f883a 	mov	r7,r17
    8850:	a440010e 	bge	r20,r17,8858 <__sfvwrite_small_dev+0x54>
    8854:	01c10004 	movi	r7,1024
    8858:	8140008f 	ldh	r5,2(r16)
    885c:	900d883a 	mov	r6,r18
    8860:	9809883a 	mov	r4,r19
    8864:	00088bc0 	call	88bc <_write_r>
    8868:	0080050e 	bge	zero,r2,8880 <__sfvwrite_small_dev+0x7c>
    886c:	88a3c83a 	sub	r17,r17,r2
    8870:	90a5883a 	add	r18,r18,r2
    8874:	003ff406 	br	8848 <_gp+0xffff79bc>
    8878:	0005883a 	mov	r2,zero
    887c:	00000706 	br	889c <__sfvwrite_small_dev+0x98>
    8880:	8080000b 	ldhu	r2,0(r16)
    8884:	10801014 	ori	r2,r2,64
    8888:	8080000d 	sth	r2,0(r16)
    888c:	00bfffc4 	movi	r2,-1
    8890:	00000206 	br	889c <__sfvwrite_small_dev+0x98>
    8894:	00bfffc4 	movi	r2,-1
    8898:	f800283a 	ret
    889c:	dfc00517 	ldw	ra,20(sp)
    88a0:	dd000417 	ldw	r20,16(sp)
    88a4:	dcc00317 	ldw	r19,12(sp)
    88a8:	dc800217 	ldw	r18,8(sp)
    88ac:	dc400117 	ldw	r17,4(sp)
    88b0:	dc000017 	ldw	r16,0(sp)
    88b4:	dec00604 	addi	sp,sp,24
    88b8:	f800283a 	ret

000088bc <_write_r>:
    88bc:	defffd04 	addi	sp,sp,-12
    88c0:	dc000015 	stw	r16,0(sp)
    88c4:	04000074 	movhi	r16,1
    88c8:	dc400115 	stw	r17,4(sp)
    88cc:	8423e304 	addi	r16,r16,-28788
    88d0:	2023883a 	mov	r17,r4
    88d4:	2809883a 	mov	r4,r5
    88d8:	300b883a 	mov	r5,r6
    88dc:	380d883a 	mov	r6,r7
    88e0:	dfc00215 	stw	ra,8(sp)
    88e4:	80000015 	stw	zero,0(r16)
    88e8:	0008c000 	call	8c00 <write>
    88ec:	00ffffc4 	movi	r3,-1
    88f0:	10c0031e 	bne	r2,r3,8900 <_write_r+0x44>
    88f4:	80c00017 	ldw	r3,0(r16)
    88f8:	18000126 	beq	r3,zero,8900 <_write_r+0x44>
    88fc:	88c00015 	stw	r3,0(r17)
    8900:	dfc00217 	ldw	ra,8(sp)
    8904:	dc400117 	ldw	r17,4(sp)
    8908:	dc000017 	ldw	r16,0(sp)
    890c:	dec00304 	addi	sp,sp,12
    8910:	f800283a 	ret

00008914 <__divsi3>:
    8914:	20001b16 	blt	r4,zero,8984 <__divsi3+0x70>
    8918:	000f883a 	mov	r7,zero
    891c:	28001616 	blt	r5,zero,8978 <__divsi3+0x64>
    8920:	200d883a 	mov	r6,r4
    8924:	29001a2e 	bgeu	r5,r4,8990 <__divsi3+0x7c>
    8928:	00800804 	movi	r2,32
    892c:	00c00044 	movi	r3,1
    8930:	00000106 	br	8938 <__divsi3+0x24>
    8934:	10000d26 	beq	r2,zero,896c <__divsi3+0x58>
    8938:	294b883a 	add	r5,r5,r5
    893c:	10bfffc4 	addi	r2,r2,-1
    8940:	18c7883a 	add	r3,r3,r3
    8944:	293ffb36 	bltu	r5,r4,8934 <_gp+0xffff7aa8>
    8948:	0005883a 	mov	r2,zero
    894c:	18000726 	beq	r3,zero,896c <__divsi3+0x58>
    8950:	0005883a 	mov	r2,zero
    8954:	31400236 	bltu	r6,r5,8960 <__divsi3+0x4c>
    8958:	314dc83a 	sub	r6,r6,r5
    895c:	10c4b03a 	or	r2,r2,r3
    8960:	1806d07a 	srli	r3,r3,1
    8964:	280ad07a 	srli	r5,r5,1
    8968:	183ffa1e 	bne	r3,zero,8954 <_gp+0xffff7ac8>
    896c:	38000126 	beq	r7,zero,8974 <__divsi3+0x60>
    8970:	0085c83a 	sub	r2,zero,r2
    8974:	f800283a 	ret
    8978:	014bc83a 	sub	r5,zero,r5
    897c:	39c0005c 	xori	r7,r7,1
    8980:	003fe706 	br	8920 <_gp+0xffff7a94>
    8984:	0109c83a 	sub	r4,zero,r4
    8988:	01c00044 	movi	r7,1
    898c:	003fe306 	br	891c <_gp+0xffff7a90>
    8990:	00c00044 	movi	r3,1
    8994:	003fee06 	br	8950 <_gp+0xffff7ac4>

00008998 <__modsi3>:
    8998:	20001716 	blt	r4,zero,89f8 <__modsi3+0x60>
    899c:	000f883a 	mov	r7,zero
    89a0:	2005883a 	mov	r2,r4
    89a4:	28001216 	blt	r5,zero,89f0 <__modsi3+0x58>
    89a8:	2900162e 	bgeu	r5,r4,8a04 <__modsi3+0x6c>
    89ac:	01800804 	movi	r6,32
    89b0:	00c00044 	movi	r3,1
    89b4:	00000106 	br	89bc <__modsi3+0x24>
    89b8:	30000a26 	beq	r6,zero,89e4 <__modsi3+0x4c>
    89bc:	294b883a 	add	r5,r5,r5
    89c0:	31bfffc4 	addi	r6,r6,-1
    89c4:	18c7883a 	add	r3,r3,r3
    89c8:	293ffb36 	bltu	r5,r4,89b8 <_gp+0xffff7b2c>
    89cc:	18000526 	beq	r3,zero,89e4 <__modsi3+0x4c>
    89d0:	1806d07a 	srli	r3,r3,1
    89d4:	11400136 	bltu	r2,r5,89dc <__modsi3+0x44>
    89d8:	1145c83a 	sub	r2,r2,r5
    89dc:	280ad07a 	srli	r5,r5,1
    89e0:	183ffb1e 	bne	r3,zero,89d0 <_gp+0xffff7b44>
    89e4:	38000126 	beq	r7,zero,89ec <__modsi3+0x54>
    89e8:	0085c83a 	sub	r2,zero,r2
    89ec:	f800283a 	ret
    89f0:	014bc83a 	sub	r5,zero,r5
    89f4:	003fec06 	br	89a8 <_gp+0xffff7b1c>
    89f8:	0109c83a 	sub	r4,zero,r4
    89fc:	01c00044 	movi	r7,1
    8a00:	003fe706 	br	89a0 <_gp+0xffff7b14>
    8a04:	00c00044 	movi	r3,1
    8a08:	003ff106 	br	89d0 <_gp+0xffff7b44>

00008a0c <__udivsi3>:
    8a0c:	200d883a 	mov	r6,r4
    8a10:	2900152e 	bgeu	r5,r4,8a68 <__udivsi3+0x5c>
    8a14:	28001416 	blt	r5,zero,8a68 <__udivsi3+0x5c>
    8a18:	00800804 	movi	r2,32
    8a1c:	00c00044 	movi	r3,1
    8a20:	00000206 	br	8a2c <__udivsi3+0x20>
    8a24:	10000e26 	beq	r2,zero,8a60 <__udivsi3+0x54>
    8a28:	28000516 	blt	r5,zero,8a40 <__udivsi3+0x34>
    8a2c:	294b883a 	add	r5,r5,r5
    8a30:	10bfffc4 	addi	r2,r2,-1
    8a34:	18c7883a 	add	r3,r3,r3
    8a38:	293ffa36 	bltu	r5,r4,8a24 <_gp+0xffff7b98>
    8a3c:	18000826 	beq	r3,zero,8a60 <__udivsi3+0x54>
    8a40:	0005883a 	mov	r2,zero
    8a44:	31400236 	bltu	r6,r5,8a50 <__udivsi3+0x44>
    8a48:	314dc83a 	sub	r6,r6,r5
    8a4c:	10c4b03a 	or	r2,r2,r3
    8a50:	1806d07a 	srli	r3,r3,1
    8a54:	280ad07a 	srli	r5,r5,1
    8a58:	183ffa1e 	bne	r3,zero,8a44 <_gp+0xffff7bb8>
    8a5c:	f800283a 	ret
    8a60:	0005883a 	mov	r2,zero
    8a64:	f800283a 	ret
    8a68:	00c00044 	movi	r3,1
    8a6c:	003ff406 	br	8a40 <_gp+0xffff7bb4>

00008a70 <__umodsi3>:
    8a70:	2005883a 	mov	r2,r4
    8a74:	2900122e 	bgeu	r5,r4,8ac0 <__umodsi3+0x50>
    8a78:	28001116 	blt	r5,zero,8ac0 <__umodsi3+0x50>
    8a7c:	01800804 	movi	r6,32
    8a80:	00c00044 	movi	r3,1
    8a84:	00000206 	br	8a90 <__umodsi3+0x20>
    8a88:	30000c26 	beq	r6,zero,8abc <__umodsi3+0x4c>
    8a8c:	28000516 	blt	r5,zero,8aa4 <__umodsi3+0x34>
    8a90:	294b883a 	add	r5,r5,r5
    8a94:	31bfffc4 	addi	r6,r6,-1
    8a98:	18c7883a 	add	r3,r3,r3
    8a9c:	293ffa36 	bltu	r5,r4,8a88 <_gp+0xffff7bfc>
    8aa0:	18000626 	beq	r3,zero,8abc <__umodsi3+0x4c>
    8aa4:	1806d07a 	srli	r3,r3,1
    8aa8:	11400136 	bltu	r2,r5,8ab0 <__umodsi3+0x40>
    8aac:	1145c83a 	sub	r2,r2,r5
    8ab0:	280ad07a 	srli	r5,r5,1
    8ab4:	183ffb1e 	bne	r3,zero,8aa4 <_gp+0xffff7c18>
    8ab8:	f800283a 	ret
    8abc:	f800283a 	ret
    8ac0:	00c00044 	movi	r3,1
    8ac4:	003ff706 	br	8aa4 <_gp+0xffff7c18>

00008ac8 <__mulsi3>:
    8ac8:	0005883a 	mov	r2,zero
    8acc:	20000726 	beq	r4,zero,8aec <__mulsi3+0x24>
    8ad0:	20c0004c 	andi	r3,r4,1
    8ad4:	2008d07a 	srli	r4,r4,1
    8ad8:	18000126 	beq	r3,zero,8ae0 <__mulsi3+0x18>
    8adc:	1145883a 	add	r2,r2,r5
    8ae0:	294b883a 	add	r5,r5,r5
    8ae4:	203ffa1e 	bne	r4,zero,8ad0 <_gp+0xffff7c44>
    8ae8:	f800283a 	ret
    8aec:	f800283a 	ret

00008af0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    8af0:	deffff04 	addi	sp,sp,-4
    8af4:	01000074 	movhi	r4,1
    8af8:	01400074 	movhi	r5,1
    8afc:	dfc00015 	stw	ra,0(sp)
    8b00:	21236b04 	addi	r4,r4,-29268
    8b04:	2963a704 	addi	r5,r5,-29028

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    8b08:	2140061e 	bne	r4,r5,8b24 <alt_load+0x34>
    8b0c:	01000074 	movhi	r4,1
    8b10:	01400074 	movhi	r5,1
    8b14:	21200804 	addi	r4,r4,-32736
    8b18:	29600804 	addi	r5,r5,-32736
    8b1c:	2140121e 	bne	r4,r5,8b68 <alt_load+0x78>
    8b20:	00000b06 	br	8b50 <alt_load+0x60>
    8b24:	00c00074 	movhi	r3,1
    8b28:	18e3a704 	addi	r3,r3,-29028
    8b2c:	1907c83a 	sub	r3,r3,r4
    8b30:	0005883a 	mov	r2,zero
  {
    while( to != end )
    8b34:	10fff526 	beq	r2,r3,8b0c <_gp+0xffff7c80>
    {
      *to++ = *from++;
    8b38:	114f883a 	add	r7,r2,r5
    8b3c:	39c00017 	ldw	r7,0(r7)
    8b40:	110d883a 	add	r6,r2,r4
    8b44:	10800104 	addi	r2,r2,4
    8b48:	31c00015 	stw	r7,0(r6)
    8b4c:	003ff906 	br	8b34 <_gp+0xffff7ca8>
    8b50:	01000074 	movhi	r4,1
    8b54:	01400074 	movhi	r5,1
    8b58:	21235404 	addi	r4,r4,-29360
    8b5c:	29635404 	addi	r5,r5,-29360

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    8b60:	2140101e 	bne	r4,r5,8ba4 <alt_load+0xb4>
    8b64:	00000b06 	br	8b94 <alt_load+0xa4>
    8b68:	00c00074 	movhi	r3,1
    8b6c:	18e00804 	addi	r3,r3,-32736
    8b70:	1907c83a 	sub	r3,r3,r4
    8b74:	0005883a 	mov	r2,zero
  {
    while( to != end )
    8b78:	10fff526 	beq	r2,r3,8b50 <_gp+0xffff7cc4>
    {
      *to++ = *from++;
    8b7c:	114f883a 	add	r7,r2,r5
    8b80:	39c00017 	ldw	r7,0(r7)
    8b84:	110d883a 	add	r6,r2,r4
    8b88:	10800104 	addi	r2,r2,4
    8b8c:	31c00015 	stw	r7,0(r6)
    8b90:	003ff906 	br	8b78 <_gp+0xffff7cec>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    8b94:	0008d400 	call	8d40 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    8b98:	dfc00017 	ldw	ra,0(sp)
    8b9c:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    8ba0:	0008d441 	jmpi	8d44 <alt_icache_flush_all>
    8ba4:	00c00074 	movhi	r3,1
    8ba8:	18e36b04 	addi	r3,r3,-29268
    8bac:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    8bb0:	0005883a 	mov	r2,zero
  {
    while( to != end )
    8bb4:	18bff726 	beq	r3,r2,8b94 <_gp+0xffff7d08>
    {
      *to++ = *from++;
    8bb8:	114f883a 	add	r7,r2,r5
    8bbc:	39c00017 	ldw	r7,0(r7)
    8bc0:	110d883a 	add	r6,r2,r4
    8bc4:	10800104 	addi	r2,r2,4
    8bc8:	31c00015 	stw	r7,0(r6)
    8bcc:	003ff906 	br	8bb4 <_gp+0xffff7d28>

00008bd0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8bd0:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8bd4:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8bd8:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8bdc:	0008c600 	call	8c60 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    8be0:	0008c800 	call	8c80 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    8be4:	d1a04117 	ldw	r6,-32508(gp)
    8be8:	d1604217 	ldw	r5,-32504(gp)
    8bec:	d1204317 	ldw	r4,-32500(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
    8bf0:	dfc00017 	ldw	ra,0(sp)
    8bf4:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    8bf8:	00080c41 	jmpi	80c4 <main>

00008bfc <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
    8bfc:	0008cb81 	jmpi	8cb8 <alt_busy_sleep>

00008c00 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
    8c00:	00800044 	movi	r2,1
    8c04:	20800226 	beq	r4,r2,8c10 <write+0x10>
    8c08:	00800084 	movi	r2,2
    8c0c:	2080041e 	bne	r4,r2,8c20 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
    8c10:	01000074 	movhi	r4,1
    8c14:	000f883a 	mov	r7,zero
    8c18:	2123a504 	addi	r4,r4,-29036
    8c1c:	0008c841 	jmpi	8c84 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    8c20:	d0a00317 	ldw	r2,-32756(gp)
    8c24:	10000926 	beq	r2,zero,8c4c <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    8c28:	deffff04 	addi	sp,sp,-4
    8c2c:	dfc00015 	stw	ra,0(sp)
    8c30:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    8c34:	00c01444 	movi	r3,81
    8c38:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    8c3c:	00bfffc4 	movi	r2,-1
    8c40:	dfc00017 	ldw	ra,0(sp)
    8c44:	dec00104 	addi	sp,sp,4
    8c48:	f800283a 	ret
    8c4c:	d0a04004 	addi	r2,gp,-32512
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    8c50:	00c01444 	movi	r3,81
    8c54:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    8c58:	00bfffc4 	movi	r2,-1
    8c5c:	f800283a 	ret

00008c60 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    8c60:	deffff04 	addi	sp,sp,-4
    8c64:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
    8c68:	0008d480 	call	8d48 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    8c6c:	00800044 	movi	r2,1
    8c70:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    8c74:	dfc00017 	ldw	ra,0(sp)
    8c78:	dec00104 	addi	sp,sp,4
    8c7c:	f800283a 	ret

00008c80 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    8c80:	f800283a 	ret

00008c84 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
    8c84:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    8c88:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
    8c8c:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    8c90:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    8c94:	2980072e 	bgeu	r5,r6,8cb4 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    8c98:	38c00037 	ldwio	r3,0(r7)
    8c9c:	18ffffec 	andhi	r3,r3,65535
    8ca0:	183ffc26 	beq	r3,zero,8c94 <_gp+0xffff7e08>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    8ca4:	28c00007 	ldb	r3,0(r5)
    8ca8:	20c00035 	stwio	r3,0(r4)
    8cac:	29400044 	addi	r5,r5,1
    8cb0:	003ff806 	br	8c94 <_gp+0xffff7e08>

  return count;
}
    8cb4:	f800283a 	ret

00008cb8 <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8cb8:	014666b4 	movhi	r5,6554
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    8cbc:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8cc0:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    8cc4:	dc000015 	stw	r16,0(sp)
    8cc8:	dfc00115 	stw	ra,4(sp)
    8ccc:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8cd0:	0008a0c0 	call	8a0c <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    8cd4:	10001026 	beq	r2,zero,8d18 <alt_busy_sleep+0x60>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8cd8:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8cdc:	013999b4 	movhi	r4,58982
    8ce0:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8ce4:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8ce8:	211999c4 	addi	r4,r4,26215
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8cec:	297fffc4 	addi	r5,r5,-1
    8cf0:	283ffe1e 	bne	r5,zero,8cec <_gp+0xffff7e60>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    8cf4:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8cf8:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    8cfc:	18bffb16 	blt	r3,r2,8cec <_gp+0xffff7e60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    8d00:	01400144 	movi	r5,5
    8d04:	8009883a 	mov	r4,r16
    8d08:	0008ac80 	call	8ac8 <__mulsi3>
    8d0c:	10bfffc4 	addi	r2,r2,-1
    8d10:	103ffe1e 	bne	r2,zero,8d0c <_gp+0xffff7e80>
    8d14:	00000506 	br	8d2c <alt_busy_sleep+0x74>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    8d18:	01400144 	movi	r5,5
    8d1c:	8009883a 	mov	r4,r16
    8d20:	0008ac80 	call	8ac8 <__mulsi3>
    8d24:	10bfffc4 	addi	r2,r2,-1
    8d28:	00bffe16 	blt	zero,r2,8d24 <_gp+0xffff7e98>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
    8d2c:	0005883a 	mov	r2,zero
    8d30:	dfc00117 	ldw	ra,4(sp)
    8d34:	dc000017 	ldw	r16,0(sp)
    8d38:	dec00204 	addi	sp,sp,8
    8d3c:	f800283a 	ret

00008d40 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    8d40:	f800283a 	ret

00008d44 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    8d44:	f800283a 	ret

00008d48 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    8d48:	000170fa 	wrctl	ienable,zero
    8d4c:	f800283a 	ret
