<HTML>
<pre>/*<br> *######################################################################<br> *                                RAppIDJDP<br> *           Rapid Application Initialization and Documentation Tool<br> *                         Freescale Semiconductor Inc.<br> *<br> *######################################################################<br> *<br> * Project Name           : JJH5606_2<br> *<br> * Project File           : JJH5606_2.rsp<br> *<br> * Revision Number        : 1.0<br> *<br> * Tool Version           : 1.2.1.5<br> *<br> * file                   : adc_init.c<br> *<br> * Target Compiler        : Codewarrior<br> *<br> * Target Part            : MPC5606B<br> *<br> * Part Errata Fixes      : none<br> *<br> * Project Last Save Date : 16-Jan-2015 15:48:11<br> *<br> * Created on Date        : 16-Jan-2015 17:14:35<br> *<br> * Brief Description      : This file contains the ADC-CTU Configuration and<br> *                          initialization functions.<br> *<br> ******************************************************************************** <br> *<br> * Detail Description     : This File contains function that setup Normal & injected<br> *                         channels, Sampling, PreSampling, interrupt,Threshold,<br> *                         CTU and DMA for ADC0 and ADC1.<br> *<br> ******************************************************************************** <br> *<br> *######################################################################<br>*/<br><br> <br> <br>/********************  Dependent Include files here **********************/<br><br>#include "adc_init.h"<br><br><br><br><br>/*********************  Initialization Function(s) ************************/<br><br>void adc_init_fnc(void)<br>{<br>/*-----------------------------------------------------------*/<br>/* ADC 0 Configuration                                       */<br>/*-----------------------------------------------------------*/<br>    adc_0_init_fnc();<br><br>/*-----------------------------------------------------------*/<br>/* ADC 1 Configuration                                       */<br>/*-----------------------------------------------------------*/<br>    adc_1_init_fnc();<br>/*-----------------------------------------------------------*/<br>/* ADC CTU Configuration                                       */<br>/*-----------------------------------------------------------*/<br>    adc_ctuevent_init_fnc();<br>} <br><br><br>void adc_0_init_fnc(void)<br>{<br><br>    ADC_0.MCR.B.PWDN = 0x1;<br>        /* Enter power down state */<br>    ADC_0.MCR.B.ABORT =0x1;<br>        /* Abort all conversion in process */<br><br>/*-----------------------------------------------------------*/<br>/* Clear All Interrupt Flags - Write 1 to Clear              */<br>/*-----------------------------------------------------------*/<br>    ADC_0.ISR.R = 0x0000001F; <br>        /* B27: End of CTU Conversion EOCTU Flag */<br>        /* B28: End of Injected Channel Conversion JEOC Flag */<br>        /* B29: End of Injected Chain Conversion interrupt JECH Flag */<br>        /* B30: End of Channel Conversion EOC Flag */<br>        /* B31: End of Chain Conversion ECH Flag */<br><br>/*-----------------------------------------------------------*/<br>/* All Init that can be done in Power Down State             */<br>/*-----------------------------------------------------------*/<br>/*-----------------------------------------------------------*/<br>/* ADC General Setup                                         */<br>/*-----------------------------------------------------------*/<br>    ADC_0.MCR.R = 0x00000000;<br>        /* Conversion data Overwrite : Disabled */<br>        /* Conversion Data Aligned: Right Aligned */<br>        /* Conversion Mode Selected :  One Shot */<br>        /* Normal Start conversion Disabled :- can be configured using adc_normal_Start_fnc */<br>        /* Injected Start conversion Disabled :- can be configured using adc_injected_Start_fnc */<br>        /* Injection external trigger : Configured in adc_trigger_setup_fnc */<br>        /* Injection trigger edge : Configured in adc_trigger_setup_fnc */<br>        /* Cross Triggering Unit needs to be configured after CTU initialization */<br>        /* ADC Conversion clock selected as :  System Clock/2 */<br>        /* ADCLKSEL Init needs to be done in POWER DOWN State */<br>        /* Abort chain Conversion Disabled can be configured using adc_abort_chain_fnc */<br>        /* Abort Normal Conversion Disabled can be configured using adc_normal_stop_fnc */<br>        /* Auto Clock Off feature: Disabled */<br>        /* Power Down Mode is Enabled while ADC Clock initialization */<br><br><br>    ADC_0.MCR.B.PWDN = 0x0;<br>        /* ADC Power down state :Disabled */<br>    ADC_0.DSDR.R = 0x00000000;<br>        /* The Decode Signal Delay : 0 clock Cycle      */<br>    ADC_0.PDEDR.R = 0x00000000;<br>        /* The Power Down Delay : 0 clock Cycle      */<br><br><br><br>/*-----------------------------------------------------------*/<br>/*      Conversion Timing Register 0(ADC_0_CTR0)               */<br>/*-----------------------------------------------------------*/<br>    ADC_0.CTR0.R = 0x00000203;<br>        /* Phase duration Latch : 0 */<br>        /* Input Sampling Duration : 3 clock Cycles  */<br>        /* Input Comparison Duration : 1 clock Cycles*/<br>        /* Offset Shift Duration : 0 clock Cycles*/<br><br>/*-----------------------------------------------------------*/<br>/*      Conversion Timing Register 0(ADC_0_CTR1)               */<br>/*-----------------------------------------------------------*/<br>    ADC_0.CTR1.R = 0x00000203;<br>        /* Phase duration Latch : 0 */<br>        /* Input Sampling Duration : 3 clock Cycles  */<br>        /* Input Comparison Duration : 1 clock Cycles*/<br><br>/*-----------------------------------------------------------*/<br>/*      Conversion Timing Register 0(ADC_0_CTR2)               */<br>/*-----------------------------------------------------------*/<br>    ADC_0.CTR2.R = 0x00000203;<br>        /* Phase duration Latch : 0 */<br>        /* Input Sampling Duration : 3 clock Cycles  */<br>        /* Input Comparison Duration : 1 clock Cycles*/<br>/*-----------------------------------------------------------*/<br>/*   ADC PreSampling Configuration                           */<br>/*-----------------------------------------------------------*/<br>/*-----------------------------------------------------------*/<br>/*     PreSampling Control Register(ADC_0_PSCR)              */<br>/*-----------------------------------------------------------*/<br>    ADC_0.PSCR.R = 0x00000000;<br>        /* Sampling bypass : Disabled */<br>        /* PreSampling Voltage Selected for internal precision channels : V0    */<br>        /* PreSampling Voltage Selected for internal extended channels : V0    */<br>        /* PreSampling Voltage Selected for external channels : V0    */<br><br><br>/*-----------------------------------------------------------*/<br>/*        PreSampling Channel Enable Register(ADC_0_PSR0)        */<br>/*-----------------------------------------------------------*/<br>    ADC_0.PSR0.R = 0x00000000;<br>        /* ADC Channel 0 PreSampling : Disabled */<br>        /* ADC Channel 1 PreSampling : Disabled */<br>        /* ADC Channel 2 PreSampling : Disabled */<br>        /* ADC Channel 3 PreSampling : Disabled */<br>        /* ADC Channel 4 PreSampling : Disabled */<br>        /* ADC Channel 5 PreSampling : Disabled */<br>        /* ADC Channel 6 PreSampling : Disabled */<br>        /* ADC Channel 7 PreSampling : Disabled */<br>        /* ADC Channel 8 PreSampling : Disabled */<br>        /* ADC Channel 9 PreSampling : Disabled */<br>        /* ADC Channel 10 PreSampling : Disabled */<br>        /* ADC Channel 11 PreSampling : Disabled */<br>        /* ADC Channel 12 PreSampling : Disabled */<br>        /* ADC Channel 13 PreSampling : Disabled */<br>        /* ADC Channel 14 PreSampling : Disabled */<br>        /* ADC Channel 15 PreSampling : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        PreSampling Channel Enable Register(ADC_0_PSR1)        */<br>/*-----------------------------------------------------------*/<br>    ADC_0.PSR1.R = 0x00000000;<br>        /* ADC Channel 32 PreSampling : Disabled */<br>        /* ADC Channel 33 PreSampling : Disabled */<br>        /* ADC Channel 34 PreSampling : Disabled */<br>        /* ADC Channel 37 PreSampling : Disabled */<br>        /* ADC Channel 38 PreSampling : Disabled */<br>        /* ADC Channel 39 PreSampling : Disabled */<br>        /* ADC Channel 40 PreSampling : Disabled */<br>        /* ADC Channel 41 PreSampling : Disabled */<br>        /* ADC Channel 42 PreSampling : Disabled */<br>        /* ADC Channel 43 PreSampling : Disabled */<br>        /* ADC Channel 44 PreSampling : Disabled */<br>        /* ADC Channel 45 PreSampling : Disabled */<br>        /* ADC Channel 46 PreSampling : Disabled */<br>        /* ADC Channel 47 PreSampling : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        PreSampling Channel Enable Register(ADC_0_PSR2)        */<br>/*-----------------------------------------------------------*/<br>    ADC_0.PSR2.R = 0x00000000;<br>        /* ADC Channel 64 PreSampling : Disabled */<br>        /* ADC Channel 65 PreSampling : Disabled */<br>        /* ADC Channel 66 PreSampling : Disabled */<br>        /* ADC Channel 67 PreSampling : Disabled */<br>        /* ADC Channel 68 PreSampling : Disabled */<br>        /* ADC Channel 69 PreSampling : Disabled */<br>        /* ADC Channel 70 PreSampling : Disabled */<br>        /* ADC Channel 71 PreSampling : Disabled */<br>        /* ADC Channel 72 PreSampling : Disabled */<br>        /* ADC Channel 73 PreSampling : Disabled */<br>        /* ADC Channel 74 PreSampling : Disabled */<br>        /* ADC Channel 75 PreSampling : Disabled */<br>        /* ADC Channel 76 PreSampling : Disabled */<br>        /* ADC Channel 77 PreSampling : Disabled */<br>        /* ADC Channel 78 PreSampling : Disabled */<br>        /* ADC Channel 79 PreSampling : Disabled */<br>        /* ADC Channel 80 PreSampling : Disabled */<br>        /* ADC Channel 81 PreSampling : Disabled */<br>        /* ADC Channel 82 PreSampling : Disabled */<br>        /* ADC Channel 83 PreSampling : Disabled */<br>        /* ADC Channel 84 PreSampling : Disabled */<br>        /* ADC Channel 85 PreSampling : Disabled */<br>        /* ADC Channel 86 PreSampling : Disabled */<br>        /* ADC Channel 87 PreSampling : Disabled */<br>        /* ADC Channel 88 PreSampling : Disabled */<br>        /* ADC Channel 89 PreSampling : Disabled */<br>        /* ADC Channel 90 PreSampling : Disabled */<br>        /* ADC Channel 91 PreSampling : Disabled */<br>        /* ADC Channel 92 PreSampling : Disabled */<br>        /* ADC Channel 93 PreSampling : Disabled */<br>        /* ADC Channel 94 PreSampling : Disabled */<br>        /* ADC Channel 95 PreSampling : Disabled */<br><br><br><br>/*-----------------------------------------------------------*/<br>/*  ADC Channel/Interrupt/Watchdog/DMA Configuration         */<br>/*-----------------------------------------------------------*/<br>        adc_0_channel_setup_fnc();            <br><br>/*-----------------------------------------------------------*/<br>/* ADC Trigger Configuration                                 */<br>/*-----------------------------------------------------------*/<br><br>        adc_0_trigger_setup_fnc();            <br>/*-----------------------------------------------------------*/<br>/* All Init that can be done in Normal State                 */<br>/*-----------------------------------------------------------*/<br><br>    ADC_0.MCR.B.ABORT =0x0;  <br>            /* ADC can start conversion */<br><br>}<br><br><br>void adc_1_init_fnc(void)<br>{<br><br>    ADC_1.MCR.B.PWDN = 0x1;<br>        /* Enter power down state */<br>    ADC_1.MCR.B.ABORT =0x1;<br>        /* Abort all conversion in process */<br><br>/*-----------------------------------------------------------*/<br>/* Clear All Interrupt Flags - Write 1 to Clear              */<br>/*-----------------------------------------------------------*/<br>    ADC_1.ISR.R = 0x0000001F; <br>        /* B27: End of CTU Conversion EOCTU Flag */<br>        /* B28: End of Injected Channel Conversion JEOC Flag */<br>        /* B29: End of Injected Chain Conversion interrupt JECH Flag */<br>        /* B30: End of Channel Conversion EOC Flag */<br>        /* B31: End of Chain Conversion ECH Flag */<br><br>/*-----------------------------------------------------------*/<br>/* All Init that can be done in Power Down State             */<br>/*-----------------------------------------------------------*/<br>/*-----------------------------------------------------------*/<br>/* ADC General Setup                                         */<br>/*-----------------------------------------------------------*/<br>    ADC_1.MCR.R = 0x00000000;<br>        /* Conversion data Overwrite : Disabled */<br>        /* Conversion Data Aligned: Right Aligned */<br>        /* Conversion Mode Selected :  One Shot */<br>        /* Normal Start conversion Disabled :- can be configured using adc_normal_Start_fnc */<br>        /* Injected Start conversion Disabled :- can be configured using adc_injected_Start_fnc */<br>        /* Injection external trigger : Configured in adc_trigger_setup_fnc */<br>        /* Injection trigger edge : Configured in adc_trigger_setup_fnc */<br>        /* Cross Triggering Unit needs to be configured after CTU initialization */<br>        /* ADC Conversion clock selected as :  System Clock/2 */<br>        /* ADCLKSEL Init needs to be done in POWER DOWN State */<br>        /* Abort chain Conversion Disabled can be configured using adc_abort_chain_fnc */<br>        /* Abort Normal Conversion Disabled can be configured using adc_normal_stop_fnc */<br>        /* Auto Clock Off feature: Disabled */<br>        /* Power Down Mode is Enabled while ADC Clock initialization */<br><br><br>    ADC_1.MCR.B.PWDN = 0x1;<br>        /* ADC Power down state :Enabled */<br>    ADC_1.DSDR.R = 0x00000000;<br>        /* The Decode Signal Delay : 0 clock Cycle      */<br>    ADC_1.PDEDR.R = 0x00000000;<br>        /* The Power Down Delay : 0 clock Cycle      */<br><br><br><br>/*-----------------------------------------------------------*/<br>/*      Conversion Timing Register 0(ADC_1_CTR0)               */<br>/*-----------------------------------------------------------*/<br>    ADC_1.CTR0.R = 0x00000203;<br>        /* Phase duration Latch : 0 */<br>        /* Input Sampling Duration : 3 clock Cycles  */<br>        /* Input Comparison Duration : 1 clock Cycles*/<br>        /* Offset Shift Duration : 0 clock Cycles*/<br><br>/*-----------------------------------------------------------*/<br>/*      Conversion Timing Register 0(ADC_1_CTR1)               */<br>/*-----------------------------------------------------------*/<br>    ADC_1.CTR1.R = 0x00000203;<br>        /* Phase duration Latch : 0 */<br>        /* Input Sampling Duration : 3 clock Cycles  */<br>        /* Input Comparison Duration : 1 clock Cycles*/<br>/*-----------------------------------------------------------*/<br>/*   ADC PreSampling Configuration                           */<br>/*-----------------------------------------------------------*/<br>/*-----------------------------------------------------------*/<br>/*     PreSampling Control Register(ADC_1_PSCR)              */<br>/*-----------------------------------------------------------*/<br>    ADC_1.PSCR.R = 0x00000000;<br>        /* Sampling bypass : Disabled */<br>        /* PreSampling Voltage Selected for internal precision channels : V0    */<br>        /* PreSampling Voltage Selected for internal extended channels : V0    */<br><br><br>/*-----------------------------------------------------------*/<br>/*        PreSampling Channel Enable Register(ADC_1_PSR0)        */<br>/*-----------------------------------------------------------*/<br>    ADC_1.PSR0.R = 0x00000000;<br>        /* ADC Channel 0 PreSampling : Disabled */<br>        /* ADC Channel 1 PreSampling : Disabled */<br>        /* ADC Channel 2 PreSampling : Disabled */<br>        /* ADC Channel 3 PreSampling : Disabled */<br>        /* ADC Channel 4 PreSampling : Disabled */<br>        /* ADC Channel 5 PreSampling : Disabled */<br>        /* ADC Channel 6 PreSampling : Disabled */<br>        /* ADC Channel 7 PreSampling : Disabled */<br>        /* ADC Channel 8 PreSampling : Disabled */<br>        /* ADC Channel 9 PreSampling : Disabled */<br>        /* ADC Channel 10 PreSampling : Disabled */<br>        /* ADC Channel 11 PreSampling : Disabled */<br>        /* ADC Channel 12 PreSampling : Disabled */<br>        /* ADC Channel 13 PreSampling : Disabled */<br>        /* ADC Channel 14 PreSampling : Disabled */<br>        /* ADC Channel 15 PreSampling : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        PreSampling Channel Enable Register(ADC_1_PSR1)        */<br>/*-----------------------------------------------------------*/<br>    ADC_1.PSR1.R = 0x00000000;<br>        /* ADC Channel 32 PreSampling : Disabled */<br>        /* ADC Channel 33 PreSampling : Disabled */<br>        /* ADC Channel 34 PreSampling : Disabled */<br>        /* ADC Channel 35 PreSampling : Disabled */<br>        /* ADC Channel 36 PreSampling : Disabled */<br>        /* ADC Channel 37 PreSampling : Disabled */<br>        /* ADC Channel 38 PreSampling : Disabled */<br>        /* ADC Channel 39 PreSampling : Disabled */<br><br><br><br>/*-----------------------------------------------------------*/<br>/*  ADC Channel/Interrupt/Watchdog/DMA Configuration         */<br>/*-----------------------------------------------------------*/<br>        adc_1_channel_setup_fnc();            <br><br>/*-----------------------------------------------------------*/<br>/* ADC Trigger Configuration                                 */<br>/*-----------------------------------------------------------*/<br><br>        adc_1_trigger_setup_fnc();            <br>/*-----------------------------------------------------------*/<br>/* All Init that can be done in Normal State                 */<br>/*-----------------------------------------------------------*/<br><br>    ADC_1.MCR.B.ABORT =0x0;  <br>            /* ADC can start conversion */<br><br>}<br><br>/*********************  CTU Initialization Function(s)  ************************/<br><br>void adc_ctuevent_init_fnc()<br>{<br><br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 0(CTU_EVTCFGR0)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[0].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 0 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 0 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 0 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 1(CTU_EVTCFGR1)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[1].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 1 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 1 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 1 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 2(CTU_EVTCFGR2)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[2].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 2 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 2 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 2 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 3(CTU_EVTCFGR3)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[3].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 3 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 3 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 3 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 4(CTU_EVTCFGR4)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[4].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 4 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 4 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 4 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 5(CTU_EVTCFGR5)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[5].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 5 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 5 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 5 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 6(CTU_EVTCFGR6)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[6].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 6 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 6 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 6 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 7(CTU_EVTCFGR7)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[7].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 7 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 7 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 7 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 8(CTU_EVTCFGR8)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[8].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 8 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 8 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 8 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 9(CTU_EVTCFGR9)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[9].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 9 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 9 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 9 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 10(CTU_EVTCFGR10)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[10].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 10 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 10 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 10 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 11(CTU_EVTCFGR11)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[11].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 11 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 11 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 11 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 12(CTU_EVTCFGR12)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[12].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 12 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 12 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 12 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 13(CTU_EVTCFGR13)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[13].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 13 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 13 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 13 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 14(CTU_EVTCFGR14)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[14].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 14 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 14 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 14 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 15(CTU_EVTCFGR15)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[15].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 15 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 15 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 15 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 16(CTU_EVTCFGR16)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[16].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 16 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 16 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 16 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 17(CTU_EVTCFGR17)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[17].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 17 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 17 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 17 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 18(CTU_EVTCFGR18)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[18].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 18 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 18 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 18 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 19(CTU_EVTCFGR19)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[19].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 19 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 19 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 19 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 20(CTU_EVTCFGR20)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[20].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 20 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 20 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 20 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 21(CTU_EVTCFGR21)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[21].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 21 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 21 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 21 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 22(CTU_EVTCFGR22)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[22].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 22 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 22 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 22 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 23(CTU_EVTCFGR23)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[23].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 23 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 23 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : PIT_Channel 3 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 24(CTU_EVTCFGR24)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[24].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 24 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 24 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 24 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 25(CTU_EVTCFGR25)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[25].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 25 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 25 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 25 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 26(CTU_EVTCFGR26)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[26].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 26 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 26 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 26 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 27(CTU_EVTCFGR27)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[27].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 27 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 27 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 27 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 28(CTU_EVTCFGR28)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[28].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 28 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 28 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 28 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 29(CTU_EVTCFGR29)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[29].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 29 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 29 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 29 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 30(CTU_EVTCFGR30)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[30].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 30 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 30 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 30 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 31(CTU_EVTCFGR31)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[31].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 31 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 31 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS0_Channel 31 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 32(CTU_EVTCFGR32)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[32].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 32 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 32 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 0 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 33(CTU_EVTCFGR33)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[33].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 33 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 33 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 1 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 34(CTU_EVTCFGR34)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[34].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 34 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 34 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 2 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 35(CTU_EVTCFGR35)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[35].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 35 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 35 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 3 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 36(CTU_EVTCFGR36)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[36].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 36 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 36 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 4 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 37(CTU_EVTCFGR37)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[37].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 37 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 37 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 5 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 38(CTU_EVTCFGR38)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[38].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 38 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 38 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 6 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 39(CTU_EVTCFGR39)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[39].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 39 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 39 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 7 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 40(CTU_EVTCFGR40)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[40].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 40 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 40 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 8 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 41(CTU_EVTCFGR41)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[41].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 41 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 41 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 9 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 42(CTU_EVTCFGR42)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[42].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 42 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 42 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 10 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 43(CTU_EVTCFGR43)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[43].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 43 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 43 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 11 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 44(CTU_EVTCFGR44)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[44].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 44 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 44 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 12 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 45(CTU_EVTCFGR45)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[45].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 45 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 45 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 13 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 46(CTU_EVTCFGR46)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[46].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 46 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 46 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 14 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 47(CTU_EVTCFGR47)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[47].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 47 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 47 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 15 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 48(CTU_EVTCFGR48)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[48].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 48 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 48 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 16 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 49(CTU_EVTCFGR49)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[49].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 49 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 49 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 17 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 50(CTU_EVTCFGR50)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[50].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 50 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 50 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 18 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 51(CTU_EVTCFGR51)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[51].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 51 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 51 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 19 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 52(CTU_EVTCFGR52)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[52].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 52 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 52 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 20 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 53(CTU_EVTCFGR53)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[53].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 53 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 53 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 21 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 54(CTU_EVTCFGR54)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[54].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 54 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 54 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 22 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 55(CTU_EVTCFGR55)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[55].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 55 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 55 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : PIT_Channel 7 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 56(CTU_EVTCFGR56)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[56].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 56 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 56 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 24 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 57(CTU_EVTCFGR57)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[57].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 57 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 57 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 25 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 58(CTU_EVTCFGR58)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[58].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 58 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 58 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 26 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 59(CTU_EVTCFGR59)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[59].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 59 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 59 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 27 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 60(CTU_EVTCFGR60)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[60].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 60 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 60 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 28 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 61(CTU_EVTCFGR61)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[61].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 61 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 61 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 29 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 62(CTU_EVTCFGR62)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[62].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 62 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 62 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 30 */<br><br>/*-----------------------------------------------------------*/<br>/* CTU Event Register 63(CTU_EVTCFGR63)                        */<br>/*-----------------------------------------------------------*/<br>    CTUL.EVTCFGR[63].R = 0x00000000;<br>        /* Trigger Mask for CTU Channel 63 : Disabled */<br>        /* ADC Selected is : 10 Bit ADC 0*/<br>        /* CTU Channel 63 will Trigger ADC Channel : 0 */<br>        /* Source for the CTU trigger is : eMIOS1_Channel 31 */<br><br>    ADC_0.MCR.B.CTUEN= 0x0;<br>        /* Cross Triggering Unit for ADC0: Disabled */<br><br>    ADC_1.MCR.B.CTUEN= 0x0;<br>        /* Cross Triggering Unit for ADC1 : Disabled */<br>}<br><br>/*********************  Channel/Interrupt/Watchdog/DMA Initialization Function(s) ************************/<br><br>void adc_0_channel_setup_fnc()<br>{<br>/*-----------------------------------------------------------*/<br>/*    Interrupt Mask Register(ADC_IMR)                       */<br>/*-----------------------------------------------------------*/<br><br>    ADC_0.IMR.R = 0x00000000;<br>        /* End of Chain Conversion Interrupt : Disabled */<br>        /* End of Injected Chain Interrupt : Disabled */<br>        /* End of Channel Conversion Interrupt : Disabled */<br>        /* End of Injected Channel Interrupt : Disabled */<br>        /* End of CTU conversion Interrupt : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        channel Interrupt Mask Register 0 ADC_0_CIMR0)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.CIMR0.R = 0x00000000;<br>        /* ADC Channel 0 Interrupt : Disabled */<br>        /* ADC Channel 1 Interrupt : Disabled */<br>        /* ADC Channel 2 Interrupt : Disabled */<br>        /* ADC Channel 3 Interrupt : Disabled */<br>        /* ADC Channel 4 Interrupt : Disabled */<br>        /* ADC Channel 5 Interrupt : Disabled */<br>        /* ADC Channel 6 Interrupt : Disabled */<br>        /* ADC Channel 7 Interrupt : Disabled */<br>        /* ADC Channel 8 Interrupt : Disabled */<br>        /* ADC Channel 9 Interrupt : Disabled */<br>        /* ADC Channel 10 Interrupt : Disabled */<br>        /* ADC Channel 11 Interrupt : Disabled */<br>        /* ADC Channel 12 Interrupt : Disabled */<br>        /* ADC Channel 13 Interrupt : Disabled */<br>        /* ADC Channel 14 Interrupt : Disabled */<br>        /* ADC Channel 15 Interrupt : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        channel Interrupt Mask Register 1 ADC_0_CIMR1)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.CIMR1.R = 0x00000000;<br>        /* ADC Channel 32 Interrupt : Disabled */<br>        /* ADC Channel 33 Interrupt : Disabled */<br>        /* ADC Channel 34 Interrupt : Disabled */<br>        /* ADC Channel 37 Interrupt : Disabled */<br>        /* ADC Channel 38 Interrupt : Disabled */<br>        /* ADC Channel 39 Interrupt : Disabled */<br>        /* ADC Channel 40 Interrupt : Disabled */<br>        /* ADC Channel 41 Interrupt : Disabled */<br>        /* ADC Channel 42 Interrupt : Disabled */<br>        /* ADC Channel 43 Interrupt : Disabled */<br>        /* ADC Channel 44 Interrupt : Disabled */<br>        /* ADC Channel 45 Interrupt : Disabled */<br>        /* ADC Channel 46 Interrupt : Disabled */<br>        /* ADC Channel 47 Interrupt : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        channel Interrupt Mask Register 2 ADC_0_CIMR2)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.CIMR2.R = 0x00000000;<br>        /* ADC Channel 64 Interrupt : Disabled */<br>        /* ADC Channel 65 Interrupt : Disabled */<br>        /* ADC Channel 66 Interrupt : Disabled */<br>        /* ADC Channel 67 Interrupt : Disabled */<br>        /* ADC Channel 68 Interrupt : Disabled */<br>        /* ADC Channel 69 Interrupt : Disabled */<br>        /* ADC Channel 70 Interrupt : Disabled */<br>        /* ADC Channel 71 Interrupt : Disabled */<br>        /* ADC Channel 72 Interrupt : Disabled */<br>        /* ADC Channel 73 Interrupt : Disabled */<br>        /* ADC Channel 74 Interrupt : Disabled */<br>        /* ADC Channel 75 Interrupt : Disabled */<br>        /* ADC Channel 76 Interrupt : Disabled */<br>        /* ADC Channel 77 Interrupt : Disabled */<br>        /* ADC Channel 78 Interrupt : Disabled */<br>        /* ADC Channel 79 Interrupt : Disabled */<br>        /* ADC Channel 80 Interrupt : Disabled */<br>        /* ADC Channel 81 Interrupt : Disabled */<br>        /* ADC Channel 82 Interrupt : Disabled */<br>        /* ADC Channel 83 Interrupt : Disabled */<br>        /* ADC Channel 84 Interrupt : Disabled */<br>        /* ADC Channel 85 Interrupt : Disabled */<br>        /* ADC Channel 86 Interrupt : Disabled */<br>        /* ADC Channel 87 Interrupt : Disabled */<br>        /* ADC Channel 88 Interrupt : Disabled */<br>        /* ADC Channel 89 Interrupt : Disabled */<br>        /* ADC Channel 90 Interrupt : Disabled */<br>        /* ADC Channel 91 Interrupt : Disabled */<br>        /* ADC Channel 92 Interrupt : Disabled */<br>        /* ADC Channel 93 Interrupt : Disabled */<br>        /* ADC Channel 94 Interrupt : Disabled */<br>        /* ADC Channel 95 Interrupt : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*      ADC 0 Channel Setup                                  */<br>/*-----------------------------------------------------------*/<br><br>/*-----------------------------------------------------------*/<br>/* Normal Channel Conversion Mask Register 0(ADC_0_NCMR0)      */<br>/*-----------------------------------------------------------*/<br>    ADC_0.NCMR0.R = 0x00000001;<br>        /* ADC Channel 0 in Normal Mode : Enabled */<br>        /* ADC Channel 1 in Normal Mode : Disabled */<br>        /* ADC Channel 2 in Normal Mode : Disabled */<br>        /* ADC Channel 3 in Normal Mode : Disabled */<br>        /* ADC Channel 4 in Normal Mode : Disabled */<br>        /* ADC Channel 5 in Normal Mode : Disabled */<br>        /* ADC Channel 6 in Normal Mode : Disabled */<br>        /* ADC Channel 7 in Normal Mode : Disabled */<br>        /* ADC Channel 8 in Normal Mode : Disabled */<br>        /* ADC Channel 9 in Normal Mode : Disabled */<br>        /* ADC Channel 10 in Normal Mode : Disabled */<br>        /* ADC Channel 11 in Normal Mode : Disabled */<br>        /* ADC Channel 12 in Normal Mode : Disabled */<br>        /* ADC Channel 13 in Normal Mode : Disabled */<br>        /* ADC Channel 14 in Normal Mode : Disabled */<br>        /* ADC Channel 15 in Normal Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Normal Channel Conversion Mask Register 1(ADC_0_NCMR1)      */<br>/*-----------------------------------------------------------*/<br>    ADC_0.NCMR1.R = 0x00000000;<br>        /* ADC Channel 32 in Normal Mode : Disabled */<br>        /* ADC Channel 33 in Normal Mode : Disabled */<br>        /* ADC Channel 34 in Normal Mode : Disabled */<br>        /* ADC Channel 37 in Normal Mode : Disabled */<br>        /* ADC Channel 38 in Normal Mode : Disabled */<br>        /* ADC Channel 39 in Normal Mode : Disabled */<br>        /* ADC Channel 40 in Normal Mode : Disabled */<br>        /* ADC Channel 41 in Normal Mode : Disabled */<br>        /* ADC Channel 42 in Normal Mode : Disabled */<br>        /* ADC Channel 43 in Normal Mode : Disabled */<br>        /* ADC Channel 44 in Normal Mode : Disabled */<br>        /* ADC Channel 45 in Normal Mode : Disabled */<br>        /* ADC Channel 46 in Normal Mode : Disabled */<br>        /* ADC Channel 47 in Normal Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Normal Channel Conversion Mask Register 2(ADC_0_NCMR2)      */<br>/*-----------------------------------------------------------*/<br>    ADC_0.NCMR2.R = 0x00000000;<br>        /* ADC Channel 64 in Normal Mode : Disabled */<br>        /* ADC Channel 65 in Normal Mode : Disabled */<br>        /* ADC Channel 66 in Normal Mode : Disabled */<br>        /* ADC Channel 67 in Normal Mode : Disabled */<br>        /* ADC Channel 68 in Normal Mode : Disabled */<br>        /* ADC Channel 69 in Normal Mode : Disabled */<br>        /* ADC Channel 70 in Normal Mode : Disabled */<br>        /* ADC Channel 71 in Normal Mode : Disabled */<br>        /* ADC Channel 72 in Normal Mode : Disabled */<br>        /* ADC Channel 73 in Normal Mode : Disabled */<br>        /* ADC Channel 74 in Normal Mode : Disabled */<br>        /* ADC Channel 75 in Normal Mode : Disabled */<br>        /* ADC Channel 76 in Normal Mode : Disabled */<br>        /* ADC Channel 77 in Normal Mode : Disabled */<br>        /* ADC Channel 78 in Normal Mode : Disabled */<br>        /* ADC Channel 79 in Normal Mode : Disabled */<br>        /* ADC Channel 80 in Normal Mode : Disabled */<br>        /* ADC Channel 81 in Normal Mode : Disabled */<br>        /* ADC Channel 82 in Normal Mode : Disabled */<br>        /* ADC Channel 83 in Normal Mode : Disabled */<br>        /* ADC Channel 84 in Normal Mode : Disabled */<br>        /* ADC Channel 85 in Normal Mode : Disabled */<br>        /* ADC Channel 86 in Normal Mode : Disabled */<br>        /* ADC Channel 87 in Normal Mode : Disabled */<br>        /* ADC Channel 88 in Normal Mode : Disabled */<br>        /* ADC Channel 89 in Normal Mode : Disabled */<br>        /* ADC Channel 90 in Normal Mode : Disabled */<br>        /* ADC Channel 91 in Normal Mode : Disabled */<br>        /* ADC Channel 92 in Normal Mode : Disabled */<br>        /* ADC Channel 93 in Normal Mode : Disabled */<br>        /* ADC Channel 94 in Normal Mode : Disabled */<br>        /* ADC Channel 95 in Normal Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Injected Channel Conversion Mask Register 0(ADC_0_JCMR0)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.JCMR0.R = 0x00000000;<br>        /* ADC Channel 0 in Injected Mode : Disabled */<br>        /* ADC Channel 1 in Injected Mode : Disabled */<br>        /* ADC Channel 2 in Injected Mode : Disabled */<br>        /* ADC Channel 3 in Injected Mode : Disabled */<br>        /* ADC Channel 4 in Injected Mode : Disabled */<br>        /* ADC Channel 5 in Injected Mode : Disabled */<br>        /* ADC Channel 6 in Injected Mode : Disabled */<br>        /* ADC Channel 7 in Injected Mode : Disabled */<br>        /* ADC Channel 8 in Injected Mode : Disabled */<br>        /* ADC Channel 9 in Injected Mode : Disabled */<br>        /* ADC Channel 10 in Injected Mode : Disabled */<br>        /* ADC Channel 11 in Injected Mode : Disabled */<br>        /* ADC Channel 12 in Injected Mode : Disabled */<br>        /* ADC Channel 13 in Injected Mode : Disabled */<br>        /* ADC Channel 14 in Injected Mode : Disabled */<br>        /* ADC Channel 15 in Injected Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Injected Channel Conversion Mask Register 1(ADC_0_JCMR1)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.JCMR1.R = 0x00000000;<br>        /* ADC Channel 32 in Injected Mode : Disabled */<br>        /* ADC Channel 33 in Injected Mode : Disabled */<br>        /* ADC Channel 34 in Injected Mode : Disabled */<br>        /* ADC Channel 37 in Injected Mode : Disabled */<br>        /* ADC Channel 38 in Injected Mode : Disabled */<br>        /* ADC Channel 39 in Injected Mode : Disabled */<br>        /* ADC Channel 40 in Injected Mode : Disabled */<br>        /* ADC Channel 41 in Injected Mode : Disabled */<br>        /* ADC Channel 42 in Injected Mode : Disabled */<br>        /* ADC Channel 43 in Injected Mode : Disabled */<br>        /* ADC Channel 44 in Injected Mode : Disabled */<br>        /* ADC Channel 45 in Injected Mode : Disabled */<br>        /* ADC Channel 46 in Injected Mode : Disabled */<br>        /* ADC Channel 47 in Injected Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Injected Channel Conversion Mask Register 2(ADC_0_JCMR2)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.JCMR2.R = 0x00000000;<br>        /* ADC Channel 64 in Injected Mode : Disabled */<br>        /* ADC Channel 65 in Injected Mode : Disabled */<br>        /* ADC Channel 66 in Injected Mode : Disabled */<br>        /* ADC Channel 67 in Injected Mode : Disabled */<br>        /* ADC Channel 68 in Injected Mode : Disabled */<br>        /* ADC Channel 69 in Injected Mode : Disabled */<br>        /* ADC Channel 70 in Injected Mode : Disabled */<br>        /* ADC Channel 71 in Injected Mode : Disabled */<br>        /* ADC Channel 72 in Injected Mode : Disabled */<br>        /* ADC Channel 73 in Injected Mode : Disabled */<br>        /* ADC Channel 74 in Injected Mode : Disabled */<br>        /* ADC Channel 75 in Injected Mode : Disabled */<br>        /* ADC Channel 76 in Injected Mode : Disabled */<br>        /* ADC Channel 77 in Injected Mode : Disabled */<br>        /* ADC Channel 78 in Injected Mode : Disabled */<br>        /* ADC Channel 79 in Injected Mode : Disabled */<br>        /* ADC Channel 80 in Injected Mode : Disabled */<br>        /* ADC Channel 81 in Injected Mode : Disabled */<br>        /* ADC Channel 82 in Injected Mode : Disabled */<br>        /* ADC Channel 83 in Injected Mode : Disabled */<br>        /* ADC Channel 84 in Injected Mode : Disabled */<br>        /* ADC Channel 85 in Injected Mode : Disabled */<br>        /* ADC Channel 86 in Injected Mode : Disabled */<br>        /* ADC Channel 87 in Injected Mode : Disabled */<br>        /* ADC Channel 88 in Injected Mode : Disabled */<br>        /* ADC Channel 89 in Injected Mode : Disabled */<br>        /* ADC Channel 90 in Injected Mode : Disabled */<br>        /* ADC Channel 91 in Injected Mode : Disabled */<br>        /* ADC Channel 92 in Injected Mode : Disabled */<br>        /* ADC Channel 93 in Injected Mode : Disabled */<br>        /* ADC Channel 94 in Injected Mode : Disabled */<br>        /* ADC Channel 95 in Injected Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/*    DMA Register (ADC_0_DMAE)*/<br>/*-----------------------------------------------------------*/<br><br>    ADC_0.DMAE.R = 0x00000000;<br>        /* DMA request cleared by: Acknowledge from INT*/<br>        /* DMA feature: Disabled*/<br><br>/*-----------------------------------------------------------*/<br>/* DMA Channel Select Register 0(ADC_0_DMAR0)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.DMAR0.R = 0x00000000;<br>        /* DMA for ADC channel 0 : Disabled */<br>        /* DMA for ADC channel 1 : Disabled */<br>        /* DMA for ADC channel 2 : Disabled */<br>        /* DMA for ADC channel 3 : Disabled */<br>        /* DMA for ADC channel 4 : Disabled */<br>        /* DMA for ADC channel 5 : Disabled */<br>        /* DMA for ADC channel 6 : Disabled */<br>        /* DMA for ADC channel 7 : Disabled */<br>        /* DMA for ADC channel 8 : Disabled */<br>        /* DMA for ADC channel 9 : Disabled */<br>        /* DMA for ADC channel 10 : Disabled */<br>        /* DMA for ADC channel 11 : Disabled */<br>        /* DMA for ADC channel 12 : Disabled */<br>        /* DMA for ADC channel 13 : Disabled */<br>        /* DMA for ADC channel 14 : Disabled */<br>        /* DMA for ADC channel 15 : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* DMA Channel Select Register 1(ADC_0_DMAR1)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.DMAR1.R = 0x00000000;<br>        /* DMA for ADC channel 32 : Disabled */<br>        /* DMA for ADC channel 33 : Disabled */<br>        /* DMA for ADC channel 34 : Disabled */<br>        /* DMA for ADC channel 37 : Disabled */<br>        /* DMA for ADC channel 38 : Disabled */<br>        /* DMA for ADC channel 39 : Disabled */<br>        /* DMA for ADC channel 40 : Disabled */<br>        /* DMA for ADC channel 41 : Disabled */<br>        /* DMA for ADC channel 42 : Disabled */<br>        /* DMA for ADC channel 43 : Disabled */<br>        /* DMA for ADC channel 44 : Disabled */<br>        /* DMA for ADC channel 45 : Disabled */<br>        /* DMA for ADC channel 46 : Disabled */<br>        /* DMA for ADC channel 47 : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* DMA Channel Select Register 2(ADC_0_DMAR2)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.DMAR2.R = 0x00000000;<br>        /* DMA for ADC channel 64 : Disabled */<br>        /* DMA for ADC channel 65 : Disabled */<br>        /* DMA for ADC channel 66 : Disabled */<br>        /* DMA for ADC channel 67 : Disabled */<br>        /* DMA for ADC channel 68 : Disabled */<br>        /* DMA for ADC channel 69 : Disabled */<br>        /* DMA for ADC channel 70 : Disabled */<br>        /* DMA for ADC channel 71 : Disabled */<br>        /* DMA for ADC channel 72 : Disabled */<br>        /* DMA for ADC channel 73 : Disabled */<br>        /* DMA for ADC channel 74 : Disabled */<br>        /* DMA for ADC channel 75 : Disabled */<br>        /* DMA for ADC channel 76 : Disabled */<br>        /* DMA for ADC channel 77 : Disabled */<br>        /* DMA for ADC channel 78 : Disabled */<br>        /* DMA for ADC channel 79 : Disabled */<br>        /* DMA for ADC channel 80 : Disabled */<br>        /* DMA for ADC channel 81 : Disabled */<br>        /* DMA for ADC channel 82 : Disabled */<br>        /* DMA for ADC channel 83 : Disabled */<br>        /* DMA for ADC channel 84 : Disabled */<br>        /* DMA for ADC channel 85 : Disabled */<br>        /* DMA for ADC channel 86 : Disabled */<br>        /* DMA for ADC channel 87 : Disabled */<br>        /* DMA for ADC channel 88 : Disabled */<br>        /* DMA for ADC channel 89 : Disabled */<br>        /* DMA for ADC channel 90 : Disabled */<br>        /* DMA for ADC channel 91 : Disabled */<br>        /* DMA for ADC channel 92 : Disabled */<br>        /* DMA for ADC channel 93 : Disabled */<br>        /* DMA for ADC channel 94 : Disabled */<br>        /* DMA for ADC channel 95 : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 0 (ADC_0_THRHLR0)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.THRHLR[0].R = 0x03FF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 1023 */<br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 1 (ADC_0_THRHLR1)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.THRHLR[1].R = 0x03FF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 1023 */<br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 2 (ADC_0_THRHLR2)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.THRHLR[2].R = 0x03FF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 1023 */<br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 3 (ADC_0_THRHLR3)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.THRHLR[3].R = 0x03FF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 1023 */<br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 4 (ADC_0_THRHLR4)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.THRHLR4.R = 0x03FF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 1023 */<br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 5 (ADC_0_THRHLR5)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.THRHLR5.R = 0x03FF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 1023 */<br><br>/*-----------------------------------------------------------*/<br>/* Channel Watchdog Select Register 0(ADC_0_CWSELR)*/<br>/*-----------------------------------------------------------*/<br><br>    ADC_0.CWSELR0.R = 0x00000000;<br>        /* Watchdog selected for channel 0 : THRHLR0*/<br>        /* Watchdog selected for channel 1 : THRHLR0*/<br>        /* Watchdog selected for channel 2 : THRHLR0*/<br>        /* Watchdog selected for channel 3 : THRHLR0*/<br>        /* Watchdog selected for channel 4 : THRHLR0*/<br>        /* Watchdog selected for channel 5 : THRHLR0*/<br>        /* Watchdog selected for channel 6 : THRHLR0*/<br>        /* Watchdog selected for channel 7 : THRHLR0*/<br><br>    ADC_0.CWSELR1.R = 0x00000000;<br>        /* Watchdog selected for channel 8 : THRHLR0*/<br>        /* Watchdog selected for channel 9 : THRHLR0*/<br>        /* Watchdog selected for channel 10 : THRHLR0*/<br>        /* Watchdog selected for channel 11 : THRHLR0*/<br>        /* Watchdog selected for channel 12 : THRHLR0*/<br>        /* Watchdog selected for channel 13 : THRHLR0*/<br>        /* Watchdog selected for channel 14 : THRHLR0*/<br>        /* Watchdog selected for channel 15 : THRHLR0*/<br><br>    ADC_0.CWSELR4.R = 0x00000000;<br>        /* Watchdog selected for channel 32 : THRHLR0*/<br>        /* Watchdog selected for channel 33 : THRHLR0*/<br>        /* Watchdog selected for channel 34 : THRHLR0*/<br>        /* Watchdog selected for channel 37 : THRHLR0*/<br>        /* Watchdog selected for channel 38 : THRHLR0*/<br>        /* Watchdog selected for channel 39 : THRHLR0*/<br><br>    ADC_0.CWSELR5.R = 0x00000000;<br>        /* Watchdog selected for channel 40 : THRHLR0*/<br>        /* Watchdog selected for channel 41 : THRHLR0*/<br>        /* Watchdog selected for channel 42 : THRHLR0*/<br>        /* Watchdog selected for channel 43 : THRHLR0*/<br>        /* Watchdog selected for channel 44 : THRHLR0*/<br>        /* Watchdog selected for channel 45 : THRHLR0*/<br>        /* Watchdog selected for channel 46 : THRHLR0*/<br>        /* Watchdog selected for channel 47 : THRHLR0*/<br><br>    ADC_0.CWSELR8.R = 0x00000000;<br>        /* Watchdog selected for channel 64 : THRHLR0*/<br>        /* Watchdog selected for channel 65 : THRHLR0*/<br>        /* Watchdog selected for channel 66 : THRHLR0*/<br>        /* Watchdog selected for channel 67 : THRHLR0*/<br>        /* Watchdog selected for channel 68 : THRHLR0*/<br>        /* Watchdog selected for channel 69 : THRHLR0*/<br>        /* Watchdog selected for channel 70 : THRHLR0*/<br>        /* Watchdog selected for channel 71 : THRHLR0*/<br><br>    ADC_0.CWSELR9.R = 0x00000000;<br>        /* Watchdog selected for channel 72 : THRHLR0*/<br>        /* Watchdog selected for channel 73 : THRHLR0*/<br>        /* Watchdog selected for channel 74 : THRHLR0*/<br>        /* Watchdog selected for channel 75 : THRHLR0*/<br>        /* Watchdog selected for channel 76 : THRHLR0*/<br>        /* Watchdog selected for channel 77 : THRHLR0*/<br>        /* Watchdog selected for channel 78 : THRHLR0*/<br>        /* Watchdog selected for channel 79 : THRHLR0*/<br><br>    ADC_0.CWSELR10.R = 0x00000000;<br>        /* Watchdog selected for channel 80 : THRHLR0*/<br>        /* Watchdog selected for channel 81 : THRHLR0*/<br>        /* Watchdog selected for channel 82 : THRHLR0*/<br>        /* Watchdog selected for channel 83 : THRHLR0*/<br>        /* Watchdog selected for channel 84 : THRHLR0*/<br>        /* Watchdog selected for channel 85 : THRHLR0*/<br>        /* Watchdog selected for channel 86 : THRHLR0*/<br>        /* Watchdog selected for channel 87 : THRHLR0*/<br><br>    ADC_0.CWSELR11.R = 0x00000000;<br>        /* Watchdog selected for channel 88 : THRHLR0*/<br>        /* Watchdog selected for channel 89 : THRHLR0*/<br>        /* Watchdog selected for channel 90 : THRHLR0*/<br>        /* Watchdog selected for channel 91 : THRHLR0*/<br>        /* Watchdog selected for channel 92 : THRHLR0*/<br>        /* Watchdog selected for channel 93 : THRHLR0*/<br>        /* Watchdog selected for channel 94 : THRHLR0*/<br>        /* Watchdog selected for channel 95 : THRHLR0*/<br><br>/*-----------------------------------------------------------*/<br>/* Channel Watchdog Enable Register 0 (ADC_0_CWENR0)*/<br>/*-----------------------------------------------------------*/<br>    ADC_0.CWENR[0].R = 0x00000000;<br>        /* Watchdog enable for channel 0 : Disabled */<br>        /* Watchdog enable for channel 1 : Disabled */<br>        /* Watchdog enable for channel 2 : Disabled */<br>        /* Watchdog enable for channel 3 : Disabled */<br>        /* Watchdog enable for channel 4 : Disabled */<br>        /* Watchdog enable for channel 5 : Disabled */<br>        /* Watchdog enable for channel 6 : Disabled */<br>        /* Watchdog enable for channel 7 : Disabled */<br>        /* Watchdog enable for channel 8 : Disabled */<br>        /* Watchdog enable for channel 9 : Disabled */<br>        /* Watchdog enable for channel 10 : Disabled */<br>        /* Watchdog enable for channel 11 : Disabled */<br>        /* Watchdog enable for channel 12 : Disabled */<br>        /* Watchdog enable for channel 13 : Disabled */<br>        /* Watchdog enable for channel 14 : Disabled */<br>        /* Watchdog enable for channel 15 : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/* Channel Watchdog Enable Register 1 (ADC_0_CWENR1)*/<br>/*-----------------------------------------------------------*/<br>    ADC_0.CWENR[1].R = 0x00000000;<br>        /* Watchdog enable for channel 32 : Disabled */<br>        /* Watchdog enable for channel 33 : Disabled */<br>        /* Watchdog enable for channel 34 : Disabled */<br>        /* Watchdog enable for channel 37 : Disabled */<br>        /* Watchdog enable for channel 38 : Disabled */<br>        /* Watchdog enable for channel 39 : Disabled */<br>        /* Watchdog enable for channel 40 : Disabled */<br>        /* Watchdog enable for channel 41 : Disabled */<br>        /* Watchdog enable for channel 42 : Disabled */<br>        /* Watchdog enable for channel 43 : Disabled */<br>        /* Watchdog enable for channel 44 : Disabled */<br>        /* Watchdog enable for channel 45 : Disabled */<br>        /* Watchdog enable for channel 46 : Disabled */<br>        /* Watchdog enable for channel 47 : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/* Channel Watchdog Enable Register 2 (ADC_0_CWENR2)*/<br>/*-----------------------------------------------------------*/<br>    ADC_0.CWENR[2].R = 0x00000000;<br>        /* Watchdog enable for channel 64 : Disabled */<br>        /* Watchdog enable for channel 65 : Disabled */<br>        /* Watchdog enable for channel 66 : Disabled */<br>        /* Watchdog enable for channel 67 : Disabled */<br>        /* Watchdog enable for channel 68 : Disabled */<br>        /* Watchdog enable for channel 69 : Disabled */<br>        /* Watchdog enable for channel 70 : Disabled */<br>        /* Watchdog enable for channel 71 : Disabled */<br>        /* Watchdog enable for channel 72 : Disabled */<br>        /* Watchdog enable for channel 73 : Disabled */<br>        /* Watchdog enable for channel 74 : Disabled */<br>        /* Watchdog enable for channel 75 : Disabled */<br>        /* Watchdog enable for channel 76 : Disabled */<br>        /* Watchdog enable for channel 77 : Disabled */<br>        /* Watchdog enable for channel 78 : Disabled */<br>        /* Watchdog enable for channel 79 : Disabled */<br>        /* Watchdog enable for channel 80 : Disabled */<br>        /* Watchdog enable for channel 81 : Disabled */<br>        /* Watchdog enable for channel 82 : Disabled */<br>        /* Watchdog enable for channel 83 : Disabled */<br>        /* Watchdog enable for channel 84 : Disabled */<br>        /* Watchdog enable for channel 85 : Disabled */<br>        /* Watchdog enable for channel 86 : Disabled */<br>        /* Watchdog enable for channel 87 : Disabled */<br>        /* Watchdog enable for channel 88 : Disabled */<br>        /* Watchdog enable for channel 89 : Disabled */<br>        /* Watchdog enable for channel 90 : Disabled */<br>        /* Watchdog enable for channel 91 : Disabled */<br>        /* Watchdog enable for channel 92 : Disabled */<br>        /* Watchdog enable for channel 93 : Disabled */<br>        /* Watchdog enable for channel 94 : Disabled */<br>        /* Watchdog enable for channel 95 : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/* Watchdog Threshold Interrupt Mask Register (ADC_0_WTIMR)    */<br>/*-----------------------------------------------------------*/<br>    ADC_0.WTIMR.R = 0x00000000;<br>        /* Low Threshold Interrupt for Watchdog 0 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 0 : Disabled */<br>        /* Low Threshold Interrupt for Watchdog 1 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 1 : Disabled */<br>        /* Low Threshold Interrupt for Watchdog 2 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 2 : Disabled */<br>        /* Low Threshold Interrupt for Watchdog 3 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 3 : Disabled */<br>        /* Low Threshold Interrupt for Watchdog 4 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 4 : Disabled */<br>        /* Low Threshold Interrupt for Watchdog 5 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 5 : Disabled */<br><br>}<br><br><br>/*********************  Channel/Interrupt/Watchdog/DMA Initialization Function(s) ************************/<br><br>void adc_1_channel_setup_fnc()<br>{<br>/*-----------------------------------------------------------*/<br>/*    Interrupt Mask Register(ADC_IMR)                       */<br>/*-----------------------------------------------------------*/<br><br>    ADC_1.IMR.R = 0x00000000;<br>        /* End of Chain Conversion Interrupt : Disabled */<br>        /* End of Injected Chain Interrupt : Disabled */<br>        /* End of Channel Conversion Interrupt : Disabled */<br>        /* End of Injected Channel Interrupt : Disabled */<br>        /* End of CTU conversion Interrupt : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        channel Interrupt Mask Register 0 ADC_1_CIMR0)    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.CIMR0.R = 0x00000000;<br>        /* ADC Channel 0 Interrupt : Disabled */<br>        /* ADC Channel 1 Interrupt : Disabled */<br>        /* ADC Channel 2 Interrupt : Disabled */<br>        /* ADC Channel 3 Interrupt : Disabled */<br>        /* ADC Channel 4 Interrupt : Disabled */<br>        /* ADC Channel 5 Interrupt : Disabled */<br>        /* ADC Channel 6 Interrupt : Disabled */<br>        /* ADC Channel 7 Interrupt : Disabled */<br>        /* ADC Channel 8 Interrupt : Disabled */<br>        /* ADC Channel 9 Interrupt : Disabled */<br>        /* ADC Channel 10 Interrupt : Disabled */<br>        /* ADC Channel 11 Interrupt : Disabled */<br>        /* ADC Channel 12 Interrupt : Disabled */<br>        /* ADC Channel 13 Interrupt : Disabled */<br>        /* ADC Channel 14 Interrupt : Disabled */<br>        /* ADC Channel 15 Interrupt : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*        channel Interrupt Mask Register 1 ADC_1_CIMR1)    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.CIMR1.R = 0x00000000;<br>        /* ADC Channel 32 Interrupt : Disabled */<br>        /* ADC Channel 33 Interrupt : Disabled */<br>        /* ADC Channel 34 Interrupt : Disabled */<br>        /* ADC Channel 35 Interrupt : Disabled */<br>        /* ADC Channel 36 Interrupt : Disabled */<br>        /* ADC Channel 37 Interrupt : Disabled */<br>        /* ADC Channel 38 Interrupt : Disabled */<br>        /* ADC Channel 39 Interrupt : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/*      ADC 0 Channel Setup                                  */<br>/*-----------------------------------------------------------*/<br><br>/*-----------------------------------------------------------*/<br>/* Normal Channel Conversion Mask Register 0(ADC_1_NCMR0)      */<br>/*-----------------------------------------------------------*/<br>    ADC_1.NCMR0.R = 0x00000000;<br>        /* ADC Channel 0 in Normal Mode : Disabled */<br>        /* ADC Channel 1 in Normal Mode : Disabled */<br>        /* ADC Channel 2 in Normal Mode : Disabled */<br>        /* ADC Channel 3 in Normal Mode : Disabled */<br>        /* ADC Channel 4 in Normal Mode : Disabled */<br>        /* ADC Channel 5 in Normal Mode : Disabled */<br>        /* ADC Channel 6 in Normal Mode : Disabled */<br>        /* ADC Channel 7 in Normal Mode : Disabled */<br>        /* ADC Channel 8 in Normal Mode : Disabled */<br>        /* ADC Channel 9 in Normal Mode : Disabled */<br>        /* ADC Channel 10 in Normal Mode : Disabled */<br>        /* ADC Channel 11 in Normal Mode : Disabled */<br>        /* ADC Channel 12 in Normal Mode : Disabled */<br>        /* ADC Channel 13 in Normal Mode : Disabled */<br>        /* ADC Channel 14 in Normal Mode : Disabled */<br>        /* ADC Channel 15 in Normal Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Normal Channel Conversion Mask Register 1(ADC_1_NCMR1)      */<br>/*-----------------------------------------------------------*/<br>    ADC_1.NCMR1.R = 0x00000000;<br>        /* ADC Channel 32 in Normal Mode : Disabled */<br>        /* ADC Channel 33 in Normal Mode : Disabled */<br>        /* ADC Channel 34 in Normal Mode : Disabled */<br>        /* ADC Channel 37 in Normal Mode : Disabled */<br>        /* ADC Channel 38 in Normal Mode : Disabled */<br>        /* ADC Channel 39 in Normal Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Injected Channel Conversion Mask Register 0(ADC_1_JCMR0)    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.JCMR0.R = 0x00000000;<br>        /* ADC Channel 0 in Injected Mode : Disabled */<br>        /* ADC Channel 1 in Injected Mode : Disabled */<br>        /* ADC Channel 2 in Injected Mode : Disabled */<br>        /* ADC Channel 3 in Injected Mode : Disabled */<br>        /* ADC Channel 4 in Injected Mode : Disabled */<br>        /* ADC Channel 5 in Injected Mode : Disabled */<br>        /* ADC Channel 6 in Injected Mode : Disabled */<br>        /* ADC Channel 7 in Injected Mode : Disabled */<br>        /* ADC Channel 8 in Injected Mode : Disabled */<br>        /* ADC Channel 9 in Injected Mode : Disabled */<br>        /* ADC Channel 10 in Injected Mode : Disabled */<br>        /* ADC Channel 11 in Injected Mode : Disabled */<br>        /* ADC Channel 12 in Injected Mode : Disabled */<br>        /* ADC Channel 13 in Injected Mode : Disabled */<br>        /* ADC Channel 14 in Injected Mode : Disabled */<br>        /* ADC Channel 15 in Injected Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* Injected Channel Conversion Mask Register 1(ADC_1_JCMR1)    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.JCMR1.R = 0x00000000;<br>        /* ADC Channel 32 in Injected Mode : Disabled */<br>        /* ADC Channel 33 in Injected Mode : Disabled */<br>        /* ADC Channel 34 in Injected Mode : Disabled */<br>        /* ADC Channel 37 in Injected Mode : Disabled */<br>        /* ADC Channel 38 in Injected Mode : Disabled */<br>        /* ADC Channel 39 in Injected Mode : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/*    DMA Register (ADC_1_DMAE)*/<br>/*-----------------------------------------------------------*/<br><br>    ADC_1.DMAE.R = 0x00000000;<br>        /* DMA request cleared by: Acknowledge from INT*/<br>        /* DMA feature: Disabled*/<br><br>/*-----------------------------------------------------------*/<br>/* DMA Channel Select Register 0(ADC_1_DMAR0)    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.DMAR0.R = 0x00000000;<br>        /* DMA for ADC channel 0 : Disabled */<br>        /* DMA for ADC channel 1 : Disabled */<br>        /* DMA for ADC channel 2 : Disabled */<br>        /* DMA for ADC channel 3 : Disabled */<br>        /* DMA for ADC channel 4 : Disabled */<br>        /* DMA for ADC channel 5 : Disabled */<br>        /* DMA for ADC channel 6 : Disabled */<br>        /* DMA for ADC channel 7 : Disabled */<br>        /* DMA for ADC channel 8 : Disabled */<br>        /* DMA for ADC channel 9 : Disabled */<br>        /* DMA for ADC channel 10 : Disabled */<br>        /* DMA for ADC channel 11 : Disabled */<br>        /* DMA for ADC channel 12 : Disabled */<br>        /* DMA for ADC channel 13 : Disabled */<br>        /* DMA for ADC channel 14 : Disabled */<br>        /* DMA for ADC channel 15 : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/* DMA Channel Select Register 1(ADC_1_DMAR1)    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.DMAR1.R = 0x00000000;<br>        /* DMA for ADC channel 32 : Disabled */<br>        /* DMA for ADC channel 33 : Disabled */<br>        /* DMA for ADC channel 34 : Disabled */<br>        /* DMA for ADC channel 37 : Disabled */<br>        /* DMA for ADC channel 38 : Disabled */<br>        /* DMA for ADC channel 39 : Disabled */<br><br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 0 (ADC_1_THRHLR0)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.THRHLR[0].R = 0x0FFF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 4095 */<br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 1 (ADC_1_THRHLR1)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.THRHLR[1].R = 0x0FFF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 4095 */<br><br>/*-----------------------------------------------------------*/<br>/*     Threshold Register 2 (ADC_1_THRHLR2)                    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.THRHLR[2].R = 0x0FFF0000;<br>        /* Lower Threshold value : 0 */<br>        /* Higher Threshold value : 4095 */<br><br>/*-----------------------------------------------------------*/<br>/* Channel Watchdog Select Register 0(ADC_1_CWSELR)*/<br>/*-----------------------------------------------------------*/<br><br>    ADC_1.CWSELR0.R = 0x00000000;<br>        /* Watchdog selected for channel 0 : THRHLR0*/<br>        /* Watchdog selected for channel 1 : THRHLR0*/<br>        /* Watchdog selected for channel 2 : THRHLR0*/<br>        /* Watchdog selected for channel 3 : THRHLR0*/<br>        /* Watchdog selected for channel 4 : THRHLR0*/<br>        /* Watchdog selected for channel 5 : THRHLR0*/<br>        /* Watchdog selected for channel 6 : THRHLR0*/<br>        /* Watchdog selected for channel 7 : THRHLR0*/<br><br>    ADC_1.CWSELR1.R = 0x00000000;<br>        /* Watchdog selected for channel 8 : THRHLR0*/<br>        /* Watchdog selected for channel 9 : THRHLR0*/<br>        /* Watchdog selected for channel 10 : THRHLR0*/<br>        /* Watchdog selected for channel 11 : THRHLR0*/<br>        /* Watchdog selected for channel 12 : THRHLR0*/<br>        /* Watchdog selected for channel 13 : THRHLR0*/<br>        /* Watchdog selected for channel 14 : THRHLR0*/<br>        /* Watchdog selected for channel 15 : THRHLR0*/<br><br>    ADC_1.CWSELR4.R = 0x00000000;<br>        /* Watchdog selected for channel 32 : THRHLR0*/<br>        /* Watchdog selected for channel 33 : THRHLR0*/<br>        /* Watchdog selected for channel 34 : THRHLR0*/<br>        /* Watchdog selected for channel 35 : THRHLR0*/<br>        /* Watchdog selected for channel 36 : THRHLR0*/<br>        /* Watchdog selected for channel 37 : THRHLR0*/<br>        /* Watchdog selected for channel 38 : THRHLR0*/<br>        /* Watchdog selected for channel 39 : THRHLR0*/<br><br>/*-----------------------------------------------------------*/<br>/* Channel Watchdog Enable Register 0 (ADC_1_CWENR0)*/<br>/*-----------------------------------------------------------*/<br>    ADC_1.CWENR[0].R = 0x00000000;<br>        /* Watchdog enable for channel 0 : Disabled */<br>        /* Watchdog enable for channel 1 : Disabled */<br>        /* Watchdog enable for channel 2 : Disabled */<br>        /* Watchdog enable for channel 3 : Disabled */<br>        /* Watchdog enable for channel 4 : Disabled */<br>        /* Watchdog enable for channel 5 : Disabled */<br>        /* Watchdog enable for channel 6 : Disabled */<br>        /* Watchdog enable for channel 7 : Disabled */<br>        /* Watchdog enable for channel 8 : Disabled */<br>        /* Watchdog enable for channel 9 : Disabled */<br>        /* Watchdog enable for channel 10 : Disabled */<br>        /* Watchdog enable for channel 11 : Disabled */<br>        /* Watchdog enable for channel 12 : Disabled */<br>        /* Watchdog enable for channel 13 : Disabled */<br>        /* Watchdog enable for channel 14 : Disabled */<br>        /* Watchdog enable for channel 15 : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/* Channel Watchdog Enable Register 1 (ADC_1_CWENR1)*/<br>/*-----------------------------------------------------------*/<br>    ADC_1.CWENR[1].R = 0x00000000;<br>        /* Watchdog enable for channel 32 : Disabled */<br>        /* Watchdog enable for channel 33 : Disabled */<br>        /* Watchdog enable for channel 34 : Disabled */<br>        /* Watchdog enable for channel 37 : Disabled */<br>        /* Watchdog enable for channel 38 : Disabled */<br>        /* Watchdog enable for channel 39 : Disabled */<br><br>/*-----------------------------------------------------------*/<br>/* Watchdog Threshold Interrupt Mask Register (ADC_1_WTIMR)    */<br>/*-----------------------------------------------------------*/<br>    ADC_1.WTIMR.R = 0x00000000;<br>        /* Low Threshold Interrupt for Watchdog 0 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 0 : Disabled */<br>        /* Low Threshold Interrupt for Watchdog 1 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 1 : Disabled */<br>        /* Low Threshold Interrupt for Watchdog 2 : Disabled */<br>        /* High Threshold Interrupt for Watchdog 2 : Disabled */<br><br>}<br><br>/*********************  Trigger Initialization Function(s) ************************/<br><br>void adc_0_trigger_setup_fnc()<br>{<br>/*-----------------------------------------------------------*/<br>/*          ADC 0 Trigger Configuration                      */<br>/*-----------------------------------------------------------*/<br>     ADC_0.MCR.B.JTRGEN = 0x0;<br>            /* Injection Trigger : Disabled     */<br>     ADC_0.MCR.B.JEDGE = 0x0;<br>            /* Injection trigger edge : Falling*/<br>}<br><br>void adc_1_trigger_setup_fnc()<br>{<br>/*-----------------------------------------------------------*/<br>/*          ADC 1 Trigger Configuration                      */<br>/*-----------------------------------------------------------*/<br>     ADC_1.MCR.B.JTRGEN = 0x0;<br>            /* B9: Injection Trigger : Disabled     */<br>     ADC_1.MCR.B.JEDGE = 0x0;<br>            /* Injection trigger edge : Falling */<br>}<br> <br>/*<br> *######################################################################<br> *                           End of File<br> *######################################################################<br>*/<br><br></pre></BODY></HTML>
