{"Hidenori Itoh": [0, ["A Model and an Architecture for a Relational Knowledge Base", ["Haruo Yokota", "Hidenori Itoh"], "http://doi.acm.org/10.1145/17407.17357", "isca", 1986]], "Hirohide Mikami": [0, ["Implementation and Evaluation of a List-Processing-Oriented Data Flow Machine", ["Makoto Amamiya", "Masaru Takesue", "Ryuzo Hasegawa", "Hirohide Mikami"], "http://doi.acm.org/10.1145/17407.17358", "isca", 1986]], "K. Matsumi": [0, ["A New String Search Hardware Architecture for VLSI", ["K. Takahashi", "H. Yamada", "H. Nagai", "K. Matsumi"], "http://doi.acm.org/10.1145/17407.17359", "isca", 1986]], "Robert G. Wedig": [0, ["Parallel Algorithms and Architectures for Rule-Based Systems", ["Anoop Gupta", "Charles Forgy", "Allen Newell", "Robert G. Wedig"], "http://doi.acm.org/10.1145/17407.17360", "isca", 1986]], "Thomas L. Sterling": [0, ["Concert: Design of a Multiprocessor Development System", ["Robert H. Halstead Jr.", "Thomas L. Anderson", "Randy B. Osborne", "Thomas L. Sterling"], "http://doi.acm.org/10.1145/17407.17361", "isca", 1986]], "H. T. Kung": [0.5, ["Memory Requirements for Balanced Computer Architectures", ["H. T. Kung"], "http://doi.acm.org/10.1145/17407.17362", "isca", 1986]], "Le Baron O. Ferguson": [0, ["Graph Allocation in Static Dataflow Systems", ["Yang-Chang Hong", "Thomas H. Payne", "Le Baron O. Ferguson"], "http://doi.acm.org/10.1145/17407.17363", "isca", 1986]], "Rakesh Agrawal": [0, ["Software Implementation of a Recursive Fault Tolerance Algorithm on a Network of Computers", ["Prathima Agrawal", "Rakesh Agrawal"], "http://doi.acm.org/10.1145/17407.17364", "isca", 1986]], "Kousuke Sakoda": [0, ["Microprogrammable Processor for Object-Oriented Architecture", ["Tohru Nojiri", "Shumpei Kawasaki", "Kousuke Sakoda"], "http://doi.acm.org/10.1145/17407.17365", "isca", 1986]], "William E. Hostmann": [0, ["An Instruction Fetch Unit for a Graph Reduction Machine", ["Shreekant S. Thakkar", "William E. Hostmann"], "http://doi.acm.org/10.1145/17407.17366", "isca", 1986]], "Robert P. Colwell": [0, ["Fast Object-Oriented Procedure Calls: Lessons from the Intel 432", ["Edward F. Gehringer", "Robert P. Colwell"], "http://doi.acm.org/10.1145/17407.17367", "isca", 1986]], "Philip S. Yu": [0.052485739812254906, ["On Coupling Many Small Systems for Transaction Processing", ["Daniel M. Dias", "Balakrishna R. Iyer", "Philip S. Yu"], "http://doi.acm.org/10.1145/17407.17368", "isca", 1986]], "Janak H. Patel": [0, ["Performance Measurement of Paging Behavior in Multiprogramming Systems", ["Mohammad Malkawi", "Janak H. Patel"], "http://doi.acm.org/10.1145/17407.17369", "isca", 1986]], "Mark Horowitz": [0, ["ATUM: A New Technique for Capturing Address Traces Using Microcode", ["Anant Agarwal", "Richard L. Sites", "Mark Horowitz"], "http://doi.acm.org/10.1145/17407.17370", "isca", 1986]], "Michael J. Wise": [0, ["Experimenting With EPILOG: Some Results and Preliminary Conclusions", ["Michael J. Wise"], "http://doi.acm.org/10.1145/17407.17371", "isca", 1986]], "Hideo Aiso": [0, ["A Unification Processor Based on a Uniformly Structured Cellular Hardware", ["Yasuro Shobatake", "Hideo Aiso"], "http://doi.acm.org/10.1145/17407.17372", "isca", 1986]], "Kazuaki Rokusawa": [0, ["The Architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D", ["Noriyoshi Ito", "Masatoshi Sato", "Eiji Kuno", "Kazuaki Rokusawa"], "http://doi.acm.org/10.1145/17407.17373", "isca", 1986]], "Andre Seznec": [0, ["An Efficient Routing Control Unit for the SIGMA Network E(4)", ["Andre Seznec"], "http://doi.acm.org/10.1145/17407.17374", "isca", 1986]], "K. Skala": [0, ["REYSM, A High Performance, Low Power Multi-Microprocessor Bus", ["Jean-Daniel Nicoud", "K. Skala"], "http://doi.acm.org/10.1145/17407.17375", "isca", 1986]], "Wael Hegazy": [0, ["The Extra Stage Gamma Network", ["Kyungsook Y. Lee", "Wael Hegazy"], "http://doi.acm.org/10.1145/17407.17376", "isca", 1986]], "Hiromu Hayashi": [0, ["Evaluation of the FACOM ALPHA Lisp Machine", ["Masanobu Yuhara", "Akira Hattori", "Masashi Niwa", "Mitsuhiro Kishimoto", "Hiromu Hayashi"], "http://doi.acm.org/10.1145/17407.17377", "isca", 1986]], "Matthew Thazhuthaveetil": [0, ["An Architecture for Efficient Lisp List Access", ["Andrew R. Pleszkun", "Matthew Thazhuthaveetil"], "http://doi.acm.org/10.1145/17407.17378", "isca", 1986]], "Nobuhiko Koike": [0, ["A Functional Level Simulation Engine of MAN-YO: A Special Purpose Parallel Machine for Logic Design Automation", ["Toshiyuki Nakata", "Nobuhiko Koike"], "http://doi.acm.org/10.1145/17407.17380", "isca", 1986]], "Edward H. Frank": [0, ["Exploiting Parallelism in a Switch-Level Simulation Machine", ["Edward H. Frank"], "http://doi.acm.org/10.1145/17407.17381", "isca", 1986]], "Roberto Bisiani": [0, ["A Hardware Accelerator for Speech Recognition Algorithms", ["Thomas S. Anantharaman", "Roberto Bisiani"], "http://doi.acm.org/10.1145/17407.17382", "isca", 1986]], "Satoshi Sekiguchi": [0, ["Evaluation of a Prototype Data Flow Processor of the SIGMA-1 for Scientific Computations", ["Toshio Shimada", "Kei Hiraki", "Kenji Nishida", "Satoshi Sekiguchi"], "http://doi.acm.org/10.1145/17407.17383", "isca", 1986]], "Chris C. Kirkham": [0, ["Stored Data Structures on the Manchester Dataflow Machine", ["John Sargeant", "Chris C. Kirkham"], "http://doi.acm.org/10.1145/17407.17384", "isca", 1986]], "John R. Gurd": [0, ["A Salable Dataflow Structure Store", ["K. Kawakami", "John R. Gurd"], "http://doi.acm.org/10.1145/17407.17385", "isca", 1986]], "Yoshiharu Shigei": [0, ["AT2=O(N log4 N), T=O(log N) Fast Fourier Transform in a Light Connected 3-Dimensional VLSI", ["Makoto Hasegawa", "Yoshiharu Shigei"], "http://doi.acm.org/10.1145/17407.17386", "isca", 1986]], "R. Jarocki": [0, ["Modular Architecture for High Performance Implementation of FFT Algorithm", ["Krzysztof Sapiecha", "R. Jarocki"], "http://doi.acm.org/10.1145/17407.17387", "isca", 1986]], "Mateo Valero": [0, ["Computing Size-Independent Matrix Problems on Systolic Array Processors", ["Juan J. Navarro", "Jose M. Llaberia", "Mateo Valero"], "http://doi.acm.org/10.1145/17407.17388", "isca", 1986]], "Hiroshi Hagiwara": [0, ["A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiyuki Nakata", "Shinji Yuasa", "Hiroshi Hagiwara"], "http://doi.acm.org/10.1145/17407.17389", "isca", 1986]], "Masaharu Hirayama": [0, ["VLSI Oriented Asynchronous Architecture", ["Masaharu Hirayama"], "http://doi.acm.org/10.1145/17407.17390", "isca", 1986]], "Yale N. Patt": [0, ["HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality", ["Wen-mei W. Hwu", "Yale N. Patt"], "http://doi.acm.org/10.1145/17407.17391", "isca", 1986]], "Takahiro Takechi": [0, ["On Design of Rotary Array Communication and Wavefront-Driven Algorithms for Solving Large-Scale Band-Limited Matrix Equations", ["Kenji Onaga", "Takahiro Takechi"], "http://doi.acm.org/10.1145/17407.17392", "isca", 1986]], "Leonard M. Napolitano Jr.": [0, ["A Computer Architecture for Dynamic Finite Element Analysis", ["Leonard M. Napolitano Jr."], "http://doi.acm.org/10.1145/17407.17393", "isca", 1986]], "J. Robert Jump": [0, ["Performance Evaluation of Vector Accesses in Parallel Memories Using a Skewed Storage Scheme", ["David T. Harper III", "J. Robert Jump"], "http://doi.acm.org/10.1145/17407.17394", "isca", 1986]], "Takayoshi Nakashima": [0, ["Pseudo MIMD Array Processor - AAP2", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "http://doi.acm.org/10.1145/17407.17395", "isca", 1986]], "Allan L. Fisher": [0, ["Scan Line Array Processors for Image Computation", ["Allan L. Fisher"], "http://doi.acm.org/10.1145/17407.17396", "isca", 1986]], "Jon A. Webb": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "http://doi.acm.org/10.1145/17407.17397", "isca", 1986]], "David A. Patterson": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "http://doi.acm.org/10.1145/17407.17398", "isca", 1986]], "Patrick D. Boyle": [0, ["Software-Controlled Caches in the VMP Multiprocessor", ["David R. Cheriton", "Gert Slavenburg", "Patrick D. Boyle"], "http://doi.acm.org/10.1145/17407.17399", "isca", 1986]], "Wei-Chung Hsu": [0, ["On the Use of Registers vs. Cache to Minimize Memory Traffic", ["James R. Goodman", "Wei-Chung Hsu"], "http://doi.acm.org/10.1145/17407.17400", "isca", 1986]], "Edward S. Davidson": [0, ["Highly Concurrent Scalar Processing", ["Peter Y.-T. Hsu", "Edward S. Davidson"], "http://doi.acm.org/10.1145/17407.17401", "isca", 1986]], "John L. Hennessy": [0, ["Reducing the Cost of Branches", ["Scott McFarling", "John L. Hennessy"], "http://doi.acm.org/10.1145/17407.17402", "isca", 1986]], "James E. Smith": [0, ["Optimal Pipelining in Supercomputers", ["Steven R. Kunkel", "James E. Smith"], "http://doi.acm.org/10.1145/17407.17403", "isca", 1986]], "Alan Jay Smith": [0, ["A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus", ["Paul Sweazey", "Alan Jay Smith"], "http://doi.acm.org/10.1145/17407.17404", "isca", 1986]], "Alvin M. Despain": [0, ["Multiprocessor Cache Synchronization: Issues, Innovations, Evolution", ["Philip Bitar", "Alvin M. Despain"], "http://doi.acm.org/10.1145/17407.17405", "isca", 1986]], "Faye A. Briggs": [0, ["Memory Access Buffering in Multiprocessors", ["Michel Dubois", "Christoph Scheurich", "Faye A. Briggs"], "http://doi.acm.org/10.1145/17407.17406", "isca", 1986]], "Benjamin G. Zorn": [0, ["Evaluation of the SPUR Lisp Architecture", ["George S. Taylor", "Paul N. Hilfinger", "James R. Larus", "David A. Patterson", "Benjamin G. Zorn"], "http://doi.acm.org/10.1145/17407.17379", "isca", 1986]]}