#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 10 15:23:28 2022
# Process ID: 3468
# Current directory: D:/1111/DCCDL/VIVADO/Lab4/interpolator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11260 D:\1111\DCCDL\VIVADO\Lab4\interpolator\interpolator.xpr
# Log file: D:/1111/DCCDL/VIVADO/Lab4/interpolator/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/Lab4/interpolator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 840.148 ; gain = 162.008
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 918.000 ; gain = 0.000
add_files -norecurse D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk_8' is not permitted [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 918.000 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
ERROR: [VRFC 10-2989] 'in_en' is not declared [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v:3]
ERROR: [VRFC 10-2989] 'in_en' is not declared [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v:103]
ERROR: [VRFC 10-2865] module 'interpolator_top' ignored due to previous errors [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 958.035 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 958.035 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 958.035 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 958.035 ; gain = 0.000
save_wave_config {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_3
launch_runs synth_3 -jobs 4
[Thu Nov 10 15:35:32 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1346.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1451.250 ; gain = 467.348
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1527.348 ; gain = 57.199
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.961 ; gain = 2.246
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1942.469 ; gain = 958.566
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.398 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1969.398 ; gain = 17.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_3
launch_runs synth_3 -jobs 4
[Thu Nov 10 15:43:35 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'test5' on this module [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2013.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2110.680 ; gain = 97.008
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3

launch_runs synth_3 -jobs 4
[Thu Nov 10 15:49:08 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2150.094 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2150.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2150.094 ; gain = 0.000
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3

launch_runs synth_3 -jobs 4
[Thu Nov 10 15:52:07 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2150.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.137 ; gain = 79.215
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.762 ; gain = 115.668
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3

launch_runs synth_3 -jobs 4
[Thu Nov 10 15:56:49 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.762 ; gain = 0.000
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
boost::filesystem::remove: {LksA]t@{C: "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.762 ; gain = 0.000
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3

launch_runs synth_3 -jobs 4
[Thu Nov 10 16:00:27 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 10 16:02:32 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2305.727 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v w ]
add_files D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v
update_compile_order -fileset sources_1
close [ open D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v w ]
add_files D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs synth_3 -jobs 4
[Thu Nov 10 16:24:05 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 14 into 'buf_ff1' is out of bounds [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v:23]
WARNING: [VRFC 10-3283] element index 14 into 'buf_ff2' is out of bounds [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v:24]
WARNING: [VRFC 10-3283] element index 14 into 'buf_ff3' is out of bounds [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v:25]
WARNING: [VRFC 10-3283] element index 14 into 'buf_ff4' is out of bounds [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.727 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.727 ; gain = 0.000
save_wave_config {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v w ]
add_files D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out' is not permitted [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v1_mod
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2372.938 ; gain = 0.918
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2372.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff1 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff2 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff3 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff4 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2372.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v1_mod
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.750 ; gain = 0.000
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3

launch_runs synth_3 -jobs 4
[Thu Nov 10 16:52:17 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2519.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-311] analyzing module add_s4_13_0
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.add_s4_13_0
Compiling module xil_defaultlib.v1_mod
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff1 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff2 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff3 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff4 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v1_mod
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2702.570 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-311] analyzing module add_s4_13_0
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.add_s4_13_0
Compiling module xil_defaultlib.v1_mod
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff1 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff2 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff3 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff4 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.570 ; gain = 0.000
launch_runs impl_3 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Nov 10 16:58:59 2022] Launched impl_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/impl_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_3
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2908.805 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2908.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.805 ; gain = 94.469
report_timing -through  [get_nets {dft2_n_1}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_nets {dft2_n_1}]}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3760.023 ; gain = 819.117
close_design
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_3 -jobs 4
[Thu Nov 10 17:11:18 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
[Thu Nov 10 17:11:18 2022] Launched impl_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/impl_3/runme.log
open_run impl_3
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3760.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3760.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3760.219 ; gain = 0.000
report_timing -through  [get_nets {dft1_n_37}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_nets {dft1_n_37}]}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
close_design
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v1_mod
Compiling module xil_defaultlib.v2_mod
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3

launch_runs impl_3 -jobs 4
[Thu Nov 10 17:26:37 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
[Thu Nov 10 17:26:37 2022] Launched impl_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/impl_3/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3760.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3760.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_3'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-311] analyzing module add_s4_13_0
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.add_s4_13_0
Compiling module xil_defaultlib.v1_mod
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff1 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff2 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff3 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff4 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3760.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_s4_13
INFO: [VRFC 10-311] analyzing module add_s4_13_0
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1_mod
INFO: [VRFC 10-311] analyzing module v2_mod
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.add_s4_13_0
Compiling module xil_defaultlib.v1_mod
Compiling module xil_defaultlib.add_s4_13
Compiling module xil_defaultlib.v2_mod
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff1 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff2 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff3 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff4 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 284535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 284559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk153_1420 at time 444521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk153_1420 at time 444531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1420 at time 444538 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[2]/TChk150_1417 at time 444547 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1417 at time 444550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 444559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 444559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk150_1417 at time 444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk150_1417 at time 444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk150_1417 at time 444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1420 at time 444627 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1420 at time 444657 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 444657 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1420 at time 444657 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 604528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1420 at time 604528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 604559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 604559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1420 at time 604645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 604657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 604663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk153_1420 at time 604663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk150_1417 at time 764482 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk153_1420 at time 764482 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk150_1417 at time 764559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk153_1420 at time 764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 764657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 924482 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 924528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 924528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1417 at time 924528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 924559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 924559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 924559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk153_1420 at time 924559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 924559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 924663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 1084494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 1084494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 1084494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 1084494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk150_1417 at time 1084528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 1084535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 1084535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 1084535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk153_1420 at time 1084547 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[15]/TChk153_1420 at time 1084629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 1084629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 1084629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk150_1417 at time 1084629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 1084631 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 1084635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 1084657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[10]/TChk150_1417 at time 1244488 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 1244535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 1244535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 1244535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 1244559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 1244559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 1244559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 1244559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk153_1420 at time 1244559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk153_1420 at time 1244624 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 1244663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk153_1420 at time 1404535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 1404547 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk153_1420 at time 1404605 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk150_1417 at time 1404605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 1404605 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 1564473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 1564535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 1564592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk150_1417 at time 1564645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 1724535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 1884535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 1884535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 1884535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 1884592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 1884604 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 1884656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk153_1420 at time 1884656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 2044494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 2044521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 2044535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 2044535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1420 at time 2044538 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 2044547 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1417 at time 2044550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 2044559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 2044559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk150_1417 at time 2044572 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1417 at time 2044579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1417 at time 2044579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk150_1417 at time 2044590 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 2044629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 2044629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1420 at time 2044657 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk153_1420 at time 2044660 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 2364535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk150_1417 at time 2364535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 2364535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 2364559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 2524528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1420 at time 2524528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 2524559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 2524559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk150_1417 at time 2524559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk150_1417 at time 2524559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 2524559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1420 at time 2524645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 2524657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 2524663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk153_1420 at time 2524663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 2684559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 2684559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 2684559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 2684559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 2684657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 2844482 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 2844528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 2844528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1417 at time 2844528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 2844559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 2844559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 2844559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk153_1420 at time 2844559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 2844559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 2844663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 3004494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 3004494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 3004494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 3004494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk150_1417 at time 3004528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 3004535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 3004535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 3004535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk153_1420 at time 3004547 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[15]/TChk153_1420 at time 3004629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 3004629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 3004629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk150_1417 at time 3004629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 3004631 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 3004635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 3004657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[5]/TChk150_1417 at time 3164645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 3164645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[2]/TChk150_1417 at time 3164645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 3324559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 3324559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 3324600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 3324624 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 3324645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 3324663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 3484473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 3484535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 3484592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk150_1417 at time 3484645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk153_1420 at time 3644535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 3644535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 3644590 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 3804535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 3804535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 3804535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 3804592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 3804604 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 3804656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk153_1420 at time 3804656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 3964494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 3964521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 3964535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 3964535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1420 at time 3964538 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 3964547 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1417 at time 3964550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 3964559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 3964559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk150_1417 at time 3964572 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1417 at time 3964579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1417 at time 3964579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk150_1417 at time 3964590 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 3964629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 3964629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1420 at time 3964657 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk153_1420 at time 3964660 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 4284535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk150_1417 at time 4284535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 4284535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 4284559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 4444528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1420 at time 4444528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 4444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 4444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk150_1417 at time 4444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk150_1417 at time 4444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 4444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1420 at time 4444645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 4444657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 4444663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk153_1420 at time 4444663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 4604559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 4604559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 4604559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 4604559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 4604657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 4764482 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 4764528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 4764528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1417 at time 4764528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 4764559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 4764559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 4764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk153_1420 at time 4764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 4764559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 4764663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 4924494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 4924494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 4924494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 4924494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk150_1417 at time 4924528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 4924535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 4924535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 4924535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk153_1420 at time 4924547 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[15]/TChk153_1420 at time 4924629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 4924629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 4924629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk150_1417 at time 4924629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 4924631 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 4924635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 4924657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[5]/TChk150_1417 at time 5084645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 5084645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[2]/TChk150_1417 at time 5084645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 5244559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 5244559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 5244600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 5244624 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 5244645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 5244663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 5404473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 5404535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 5404592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk150_1417 at time 5404645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk153_1420 at time 5564535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 5564535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 5564590 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 5724535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 5724535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 5724535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 5724592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 5724604 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 5724656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk153_1420 at time 5724656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 5884494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 5884521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 5884535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 5884535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1420 at time 5884538 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 5884547 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1417 at time 5884550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 5884559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 5884559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk150_1417 at time 5884572 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1417 at time 5884579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1417 at time 5884579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk150_1417 at time 5884590 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 5884629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 5884629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1420 at time 5884657 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk153_1420 at time 5884660 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 6204535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk150_1417 at time 6204535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 6204535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 6204559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 6364528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1420 at time 6364528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 6364559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 6364559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk150_1417 at time 6364559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk150_1417 at time 6364559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 6364559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1420 at time 6364645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 6364657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 6364663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk153_1420 at time 6364663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 6524559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 6524559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 6524559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 6524559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 6524657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 6684482 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 6684528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 6684528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1417 at time 6684528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 6684559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 6684559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 6684559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk153_1420 at time 6684559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 6684559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 6684663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 6844494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 6844494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 6844494 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 6844494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[0]/TChk150_1417 at time 6844528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 6844535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk153_1420 at time 6844535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 6844535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk153_1420 at time 6844547 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[15]/TChk153_1420 at time 6844629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 6844629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 6844629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk150_1417 at time 6844629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 6844631 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 6844635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 6844657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[5]/TChk150_1417 at time 7004645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 7004645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[2]/TChk150_1417 at time 7004645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 7164559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 7164559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 7164600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 7164624 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 7164645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 7164663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 7324473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 7324535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 7324592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk150_1417 at time 7324645 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk153_1420 at time 7484535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 7484535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk153_1420 at time 7484590 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 7644535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 7644535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 7644535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 7644592 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 7644604 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 7644656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk153_1420 at time 7644656 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk150_1417 at time 7804605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk150_1417 at time 7804605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[5]/TChk153_1420 at time 7804645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[3]/TChk153_1420 at time 7804645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[2]/TChk153_1420 at time 7804645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk153_1420 at time 7964494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk153_1420 at time 7964515 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 7964515 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1417 at time 7964521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 7964535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1420 at time 7964538 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1417 at time 7964550 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk150_1417 at time 7964554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk153_1420 at time 7964559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1417 at time 7964627 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[14]/TChk150_1417 at time 7964629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[7]/TChk153_1420 at time 7964629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[11]/TChk153_1420 at time 7964629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk150_1417 at time 7964629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk153_1420 at time 7964629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 7964645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[4]/TChk153_1420 at time 7964645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1420 at time 7964657 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 7964657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[17]/TChk150_1417 at time 8124535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[13]/TChk150_1417 at time 8124535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[9]/TChk150_1417 at time 8124535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[16]/TChk150_1417 at time 8124559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1417 at time 8284528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1420 at time 8284528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1417 at time 8284559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 8284559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1420 at time 8284645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1417 at time 8284657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1420 at time 8284663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk153_1420 at time 8284663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1420 at time 8444559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[8]/TChk150_1417 at time 8444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[10]/TChk150_1417 at time 8444559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[6]/TChk153_1420 at time 8444559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1417 at time 8444657 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3760.219 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3

launch_runs synth_3 -jobs 4
[Thu Nov 10 17:48:32 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_3'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff1 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff2 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff3 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff4 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 1084497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 1084554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 1084570 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1534 at time 1084570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 1084660 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1534 at time 2044497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1537 at time 2044506 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 2044570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 2044570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 2044660 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[2]/TChk153_1537 at time 2204568 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1534 at time 2364479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk153_1537 at time 2364479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk153_1537 at time 2364479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 2364554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1534 at time 2364554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 2364554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1537 at time 2364554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1537 at time 2364554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1537 at time 2364564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1534 at time 2364564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 2364564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 3004497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 3004554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 3004570 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1534 at time 3004570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 3004660 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 3484583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1534 at time 3964497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1537 at time 3964506 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 3964570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 3964570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 3964660 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[2]/TChk153_1537 at time 4124568 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
run all
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1534 at time 4284479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk153_1537 at time 4284479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk153_1537 at time 4284479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 4284554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1534 at time 4284554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 4284554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1537 at time 4284554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1537 at time 4284554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1537 at time 4284564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1534 at time 4284564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 4284564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 4924497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 4924554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 4924570 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1534 at time 4924570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 4924660 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 5404583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1534 at time 5884497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1537 at time 5884506 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 5884570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 5884570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 5884660 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[2]/TChk153_1537 at time 6044568 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1534 at time 6204479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk153_1537 at time 6204479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk153_1537 at time 6204479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 6204554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1534 at time 6204554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 6204554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1537 at time 6204554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1537 at time 6204554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1537 at time 6204564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1534 at time 6204564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 6204564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 6844497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 6844554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 6844570 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1534 at time 6844570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 6844660 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 7324583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[3]/TChk153_1537 at time 7964497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1534 at time 7964497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1537 at time 7964570 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk150_1534 at time 7964660 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1534 at time 8124479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk153_1537 at time 8124479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk153_1537 at time 8124479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[16]/TChk153_1537 at time 8124554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1534 at time 8124554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1534 at time 8124554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1537 at time 8124554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1537 at time 8124554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk153_1537 at time 8124564 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1534 at time 8124564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1534 at time 8124564 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_3
launch_runs impl_3 -jobs 4
[Thu Nov 10 17:58:26 2022] Launched synth_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/synth_3/runme.log
[Thu Nov 10 17:58:26 2022] Launched impl_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/impl_3/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 3760.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 3760.219 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}](1)}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}](2)}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
close_design
reset_run impl_3
launch_runs impl_3 -jobs 4
[Thu Nov 10 18:03:56 2022] Launched impl_3...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.runs/impl_3/runme.log
open_run impl_3
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 3760.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 3760.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-1
Top: interpolator_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3760.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'interpolator_top' [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v:3]
	Parameter in_length bound to: 15 - type: integer 
	Parameter out_length bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v1' [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v:3]
	Parameter in_length bound to: 15 - type: integer 
	Parameter out_length bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v1' (1#1) [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v:3]
INFO: [Synth 8-6157] synthesizing module 'v2' [D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v:3]
	Parameter in_length bound to: 15 - type: integer 
	Parameter out_length bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v2' (2#1) [D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v:3]
WARNING: [Synth 8-324] index 2 out of range [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v:144]
INFO: [Synth 8-6155] done synthesizing module 'interpolator_top' (3#1) [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v:3]
WARNING: [Synth 8-3917] design interpolator_top has port test1[0] driven by constant 0
WARNING: [Synth 8-3917] design interpolator_top has port test1[1] driven by constant 0
WARNING: [Synth 8-3917] design interpolator_top has port test1[2] driven by constant 0
WARNING: [Synth 8-3917] design interpolator_top has port test1[3] driven by constant 0
WARNING: [Synth 8-3917] design interpolator_top has port test1[4] driven by constant 0
WARNING: [Synth 8-3917] design interpolator_top has port test1[5] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.219 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
10 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
close_design
close_design
open_run synth_3 -name synth_3
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
open_run impl_3
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3760.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3760.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -through_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_3'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff1 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff2 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff3 was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/dft2/buf_ff4 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1468 at time 449301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1465 at time 449301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1468 at time 449301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk150_1465 at time 449301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 609275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 769275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 929275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 1089227 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 1089232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 1089275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 1089295 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 1249205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1465 at time 1249210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1468 at time 1249222 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 1249222 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk153_1468 at time 1249222 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[3]/TChk150_1465 at time 1249253 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[2]/TChk150_1465 at time 1249253 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1465 at time 1249253 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 1249273 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 1409196 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 1409231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk153_1468 at time 1409236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk150_1465 at time 1409236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 1409299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 1569231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1465 at time 1569236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[3]/TChk150_1465 at time 1569236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk153_1468 at time 1569236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 1569299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1465 at time 1569343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1465 at time 1729196 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 1729231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 1729236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 1729299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1468 at time 1729343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[10]/TChk150_1465 at time 1729343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 1889231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1465 at time 1889236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 1889299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 2049205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 2049210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk150_1465 at time 2049210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 2049253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 2049253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk153_1468 at time 2049253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 2049273 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1468 at time 2049374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 2369231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 2369236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 2369236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1468 at time 2369343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 2529275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 2689275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 2849275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 3009227 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 3009232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 3009275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 3009295 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 3329275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1465 at time 3489201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 3489231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk153_1468 at time 3489236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 3489299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1465 at time 3489343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 3649231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 3649236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 3649299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 3809231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1465 at time 3809236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 3809299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 3969205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 3969210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk150_1465 at time 3969210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 3969253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 3969253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk153_1468 at time 3969253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 3969273 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1468 at time 3969374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 4289231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 4289236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 4289236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1468 at time 4289343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 4449275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 4609275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 4769275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 4929227 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 4929232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 4929275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 4929295 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 5249275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1465 at time 5409201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 5409231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk153_1468 at time 5409236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 5409299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1465 at time 5409343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 5569231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 5569236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 5569299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 5729231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1465 at time 5729236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 5729299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 5889205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 5889210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk150_1465 at time 5889210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 5889253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 5889253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk153_1468 at time 5889253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 5889273 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk153_1468 at time 5889374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 6209231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 6209236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 6209236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk153_1468 at time 6209343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 6369275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 6529275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 6689275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 6849227 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 6849232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 6849275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk150_1465 at time 6849295 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 7169275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[5]/TChk150_1465 at time 7329201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 7329231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk153_1468 at time 7329236 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 7329299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1465 at time 7329343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 7489231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1465 at time 7489236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 7489299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1465 at time 7649231 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1465 at time 7649236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 7649299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 7969205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk153_1468 at time 7969210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 7969253 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk153_1468 at time 8129231 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1465 at time 8129236 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1465 at time 8129248 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v2_out_result_reg[12]/TChk153_1468 at time 8129299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 8289275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk153_1468 at time 8449275 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3760.219 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/xsim.dir/interpolator_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim/xsim.dir/interpolator_top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 10 18:37:22 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 10 18:37:22 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3760.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3760.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3760.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3760.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.sim/sim_1/behav/xsim'
"xelab -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3760.219 ; gain = 0.000
run all
save_wave_config {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 19:07:39 2022...
