`timescale 1ns/1ns
module triangle(input clk,rst,input[7:0] count_clk,output reg[7:0] out_triangle,output reg up,down);
  //reg up,down;
  always@(posedge clk,posedge rst) begin:count_up
  if(rst)
    out_triangle<=8'b11111111;
  else if(up)
    out_triangle<=out_triangle+2;
  else if(down)
    out_triangle<=out_triangle-2;
  end
  always@(posedge clk,posedge rst) begin:checking
    up<=1'b0;
    down<=1'b0;
    if(count_clk<=8'b10000000)
      down<=1'b1;
    else if(count_clk>=8'b10000000)
      up<=1'b1;
  end  
endmodule

