INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:16:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 buffer16/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer5/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.866ns (18.834%)  route 3.732ns (81.166%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=862, unset)          0.508     0.508    buffer16/clk
                         FDSE                                         r  buffer16/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer16/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi0/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi0/result0_carry/CO[3]
                         net (fo=34, unplaced)        0.661     2.314    fork8/control/generateBlocks[1].regblock/transmitValue_reg_6[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.357 r  fork8/control/generateBlocks[1].regblock/fullReg_i_2__7/O
                         net (fo=5, unplaced)         0.272     2.629    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     2.672 f  control_merge0/fork_valid/generateBlocks[1].regblock/start_ready_INST_0_i_6/O
                         net (fo=7, unplaced)         0.279     2.951    control_merge0/tehb/control/start_ready
                         LUT3 (Prop_lut3_I2_O)        0.047     2.998 r  control_merge0/tehb/control/q_loadAddr[4]_INST_0_i_2/O
                         net (fo=17, unplaced)        0.300     3.298    buffer19/control/transmitValue_reg_12
                         LUT6 (Prop_lut6_I4_O)        0.043     3.341 r  buffer19/control/outputValid_i_3/O
                         net (fo=8, unplaced)         0.415     3.756    buffer19/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.799 f  buffer19/control/fullReg_i_11/O
                         net (fo=1, unplaced)         0.377     4.176    fork5/control/generateBlocks[1].regblock/fullReg_i_5__1
                         LUT6 (Prop_lut6_I3_O)        0.043     4.219 f  fork5/control/generateBlocks[1].regblock/fullReg_i_10/O
                         net (fo=1, unplaced)         0.244     4.463    fork11/control/generateBlocks[0].regblock/transmitValue_reg_11
                         LUT6 (Prop_lut6_I4_O)        0.043     4.506 f  fork11/control/generateBlocks[0].regblock/fullReg_i_5__1/O
                         net (fo=7, unplaced)         0.279     4.785    fork4/control/generateBlocks[1].regblock/dataReg_reg[5]_2
                         LUT6 (Prop_lut6_I5_O)        0.043     4.828 r  fork4/control/generateBlocks[1].regblock/dataReg[5]_i_1/O
                         net (fo=6, unplaced)         0.278     5.106    buffer5/E[0]
                         FDRE                                         r  buffer5/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=862, unset)          0.483     7.183    buffer5/clk
                         FDRE                                         r  buffer5/dataReg_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.955    buffer5/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  1.849    




