<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p963" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_963{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_963{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_963{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_963{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_963{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_963{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t7_963{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t8_963{left:70px;bottom:1015px;}
#t9_963{left:96px;bottom:1019px;letter-spacing:-0.18px;word-spacing:-1.02px;}
#ta_963{left:285px;bottom:1019px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#tb_963{left:96px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_963{left:70px;bottom:976px;}
#td_963{left:96px;bottom:979px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#te_963{left:305px;bottom:979px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tf_963{left:96px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tg_963{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_963{left:70px;bottom:876px;letter-spacing:0.17px;}
#ti_963{left:151px;bottom:876px;letter-spacing:0.19px;word-spacing:0.02px;}
#tj_963{left:70px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_963{left:70px;bottom:834px;letter-spacing:-0.14px;}
#tl_963{left:70px;bottom:782px;letter-spacing:0.13px;}
#tm_963{left:152px;bottom:782px;letter-spacing:0.15px;word-spacing:0.01px;}
#tn_963{left:70px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#to_963{left:775px;bottom:758px;letter-spacing:-0.14px;}
#tp_963{left:70px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_963{left:201px;bottom:741px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tr_963{left:321px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_963{left:543px;bottom:741px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tt_963{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_963{left:70px;bottom:700px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tv_963{left:279px;bottom:674px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tw_963{left:374px;bottom:674px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tx_963{left:76px;bottom:651px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#ty_963{left:177px;bottom:651px;letter-spacing:-0.16px;}
#tz_963{left:345px;bottom:651px;letter-spacing:-0.12px;}
#t10_963{left:76px;bottom:626px;}
#t11_963{left:177px;bottom:626px;letter-spacing:-0.12px;}
#t12_963{left:345px;bottom:626px;letter-spacing:-0.12px;}
#t13_963{left:345px;bottom:609px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t14_963{left:345px;bottom:588px;letter-spacing:-0.12px;}
#t15_963{left:345px;bottom:571px;letter-spacing:-0.11px;}
#t16_963{left:76px;bottom:547px;}
#t17_963{left:177px;bottom:547px;letter-spacing:-0.11px;}
#t18_963{left:345px;bottom:547px;letter-spacing:-0.11px;}
#t19_963{left:345px;bottom:530px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_963{left:345px;bottom:513px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1b_963{left:665px;bottom:520px;}
#t1c_963{left:345px;bottom:492px;letter-spacing:-0.11px;}
#t1d_963{left:76px;bottom:467px;letter-spacing:-0.11px;}
#t1e_963{left:177px;bottom:467px;letter-spacing:-0.1px;}
#t1f_963{left:177px;bottom:451px;letter-spacing:-0.17px;}
#t1g_963{left:345px;bottom:467px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_963{left:345px;bottom:451px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t1i_963{left:76px;bottom:426px;letter-spacing:-0.14px;}
#t1j_963{left:177px;bottom:426px;letter-spacing:-0.12px;}
#t1k_963{left:177px;bottom:409px;letter-spacing:-0.1px;}
#t1l_963{left:345px;bottom:426px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1m_963{left:345px;bottom:405px;}
#t1n_963{left:361px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1o_963{left:361px;bottom:388px;letter-spacing:-0.11px;}
#t1p_963{left:361px;bottom:371px;letter-spacing:-0.11px;}
#t1q_963{left:345px;bottom:350px;}
#t1r_963{left:361px;bottom:350px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_963{left:361px;bottom:333px;letter-spacing:-0.11px;}
#t1t_963{left:76px;bottom:309px;letter-spacing:-0.13px;}
#t1u_963{left:177px;bottom:309px;letter-spacing:-0.13px;}
#t1v_963{left:345px;bottom:309px;letter-spacing:-0.12px;}
#t1w_963{left:76px;bottom:284px;letter-spacing:-0.14px;}
#t1x_963{left:177px;bottom:284px;letter-spacing:-0.13px;}
#t1y_963{left:345px;bottom:284px;letter-spacing:-0.12px;}
#t1z_963{left:76px;bottom:260px;letter-spacing:-0.13px;}
#t20_963{left:177px;bottom:260px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_963{left:345px;bottom:260px;letter-spacing:-0.12px;}
#t22_963{left:76px;bottom:235px;letter-spacing:-0.13px;}
#t23_963{left:177px;bottom:235px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_963{left:345px;bottom:235px;letter-spacing:-0.12px;}
#t25_963{left:76px;bottom:211px;letter-spacing:-0.13px;}
#t26_963{left:177px;bottom:211px;letter-spacing:-0.12px;}
#t27_963{left:177px;bottom:194px;letter-spacing:-0.11px;}
#t28_963{left:345px;bottom:211px;letter-spacing:-0.12px;}
#t29_963{left:345px;bottom:194px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t2a_963{left:76px;bottom:169px;letter-spacing:-0.12px;}
#t2b_963{left:177px;bottom:169px;letter-spacing:-0.13px;}
#t2c_963{left:345px;bottom:169px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_963{left:76px;bottom:145px;letter-spacing:-0.14px;}
#t2e_963{left:177px;bottom:145px;letter-spacing:-0.13px;}
#t2f_963{left:345px;bottom:145px;letter-spacing:-0.11px;}
#t2g_963{left:345px;bottom:128px;letter-spacing:-0.12px;}

.s1_963{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_963{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_963{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_963{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_963{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_963{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_963{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_963{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_963{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sa_963{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sb_963{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts963" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg963Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg963" style="-webkit-user-select: none;"><object width="935" height="1210" data="963/963.svg" type="image/svg+xml" id="pdf963" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_963" class="t s1_963">Vol. 3C </span><span id="t2_963" class="t s1_963">25-21 </span>
<span id="t3_963" class="t s2_963">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_963" class="t s3_963">25.6.26 </span><span id="t5_963" class="t s3_963">Fields Controlling Virtualization of the IA32_SPEC_CTRL MSR </span>
<span id="t6_963" class="t s4_963">On processors that support the 1-setting of the “virtualize IA32_SPEC_CTRL” VM-execution control, the VM-execu- </span>
<span id="t7_963" class="t s4_963">tion control fields include the following 64-bit fields: </span>
<span id="t8_963" class="t s5_963">• </span><span id="t9_963" class="t s6_963">IA32_SPEC_CTRL mask. </span><span id="ta_963" class="t s4_963">Setting a bit in this field prevents guest software from modifying the corresponding </span>
<span id="tb_963" class="t s4_963">bit in the IA32_SPEC_CTRL MSR. </span>
<span id="tc_963" class="t s5_963">• </span><span id="td_963" class="t s6_963">IA32_SPEC_CTRL shadow. </span><span id="te_963" class="t s4_963">This field contains the value that guest software expects to be in the </span>
<span id="tf_963" class="t s4_963">IA32_SPEC_CTRL MSR. </span>
<span id="tg_963" class="t s4_963">Section 26.3 discusses how these fields are used in VMX non-root operation. </span>
<span id="th_963" class="t s7_963">25.7 </span><span id="ti_963" class="t s7_963">VM-EXIT CONTROL FIELDS </span>
<span id="tj_963" class="t s4_963">The VM-exit control fields govern the behavior of VM exits. They are discussed in Section 25.7.1 and Section </span>
<span id="tk_963" class="t s4_963">25.7.2. </span>
<span id="tl_963" class="t s3_963">25.7.1 </span><span id="tm_963" class="t s3_963">VM-Exit Controls </span>
<span id="tn_963" class="t s4_963">The VM-exit controls constitute two vectors that govern the basic operation of VM exits. These are the </span><span id="to_963" class="t s6_963">primary </span>
<span id="tp_963" class="t s6_963">VM-exit controls </span><span id="tq_963" class="t s4_963">(32 bits) and the </span><span id="tr_963" class="t s6_963">secondary VM-exits controls </span><span id="ts_963" class="t s4_963">(64 bits). </span>
<span id="tt_963" class="t s4_963">Table 25-13 lists the primary VM-exit controls. See Chapter 28 for complete details of how these controls affect </span>
<span id="tu_963" class="t s4_963">VM exits. </span>
<span id="tv_963" class="t s8_963">Table 25-13. </span><span id="tw_963" class="t s8_963">Definitions of Primary VM-Exit Controls </span>
<span id="tx_963" class="t s9_963">Bit Position(s) </span><span id="ty_963" class="t s9_963">Name </span><span id="tz_963" class="t s9_963">Description </span>
<span id="t10_963" class="t sa_963">2 </span><span id="t11_963" class="t sa_963">Save debug controls </span><span id="t12_963" class="t sa_963">This control determines whether DR7 and the IA32_DEBUGCTL MSR are saved on </span>
<span id="t13_963" class="t sa_963">VM exit. </span>
<span id="t14_963" class="t sa_963">The first processors to support the virtual-machine extensions supported only the 1- </span>
<span id="t15_963" class="t sa_963">setting of this control. </span>
<span id="t16_963" class="t sa_963">9 </span><span id="t17_963" class="t sa_963">Host address-space size </span><span id="t18_963" class="t sa_963">On processors that support Intel 64 architecture, this control determines whether a </span>
<span id="t19_963" class="t sa_963">logical processor is in 64-bit mode after the next VM exit. Its value is loaded into CS.L, </span>
<span id="t1a_963" class="t sa_963">IA32_EFER.LME, and IA32_EFER.LMA on every VM exit. </span>
<span id="t1b_963" class="t sb_963">1 </span>
<span id="t1c_963" class="t sa_963">This control must be 0 on processors that do not support Intel 64 architecture. </span>
<span id="t1d_963" class="t sa_963">12 </span><span id="t1e_963" class="t sa_963">Load </span>
<span id="t1f_963" class="t sa_963">IA32_PERF_GLOBAL_CTRL </span>
<span id="t1g_963" class="t sa_963">This control determines whether the IA32_PERF_GLOBAL_CTRL MSR is loaded on </span>
<span id="t1h_963" class="t sa_963">VM exit. </span>
<span id="t1i_963" class="t sa_963">15 </span><span id="t1j_963" class="t sa_963">Acknowledge interrupt on </span>
<span id="t1k_963" class="t sa_963">exit </span>
<span id="t1l_963" class="t sa_963">This control affects VM exits due to external interrupts: </span>
<span id="t1m_963" class="t sa_963">• </span><span id="t1n_963" class="t sa_963">If such a VM exit occurs and this control is 1, the logical processor acknowledges the </span>
<span id="t1o_963" class="t sa_963">interrupt controller, acquiring the interrupt’s vector. The vector is stored in the </span>
<span id="t1p_963" class="t sa_963">VM-exit interruption-information field, which is marked valid. </span>
<span id="t1q_963" class="t sa_963">• </span><span id="t1r_963" class="t sa_963">If such a VM exit occurs and this control is 0, the interrupt is not acknowledged and </span>
<span id="t1s_963" class="t sa_963">the VM-exit interruption-information field is marked invalid. </span>
<span id="t1t_963" class="t sa_963">18 </span><span id="t1u_963" class="t sa_963">Save IA32_PAT </span><span id="t1v_963" class="t sa_963">This control determines whether the IA32_PAT MSR is saved on VM exit. </span>
<span id="t1w_963" class="t sa_963">19 </span><span id="t1x_963" class="t sa_963">Load IA32_PAT </span><span id="t1y_963" class="t sa_963">This control determines whether the IA32_PAT MSR is loaded on VM exit. </span>
<span id="t1z_963" class="t sa_963">20 </span><span id="t20_963" class="t sa_963">Save IA32_EFER </span><span id="t21_963" class="t sa_963">This control determines whether the IA32_EFER MSR is saved on VM exit. </span>
<span id="t22_963" class="t sa_963">21 </span><span id="t23_963" class="t sa_963">Load IA32_EFER </span><span id="t24_963" class="t sa_963">This control determines whether the IA32_EFER MSR is loaded on VM exit. </span>
<span id="t25_963" class="t sa_963">22 </span><span id="t26_963" class="t sa_963">Save VMX-preemption </span>
<span id="t27_963" class="t sa_963">timer value </span>
<span id="t28_963" class="t sa_963">This control determines whether the value of the VMX-preemption timer is saved on </span>
<span id="t29_963" class="t sa_963">VM exit. </span>
<span id="t2a_963" class="t sa_963">23 </span><span id="t2b_963" class="t sa_963">Clear IA32_BNDCFGS </span><span id="t2c_963" class="t sa_963">This control determines whether the IA32_BNDCFGS MSR is cleared on VM exit. </span>
<span id="t2d_963" class="t sa_963">24 </span><span id="t2e_963" class="t sa_963">Conceal VMX from PT </span><span id="t2f_963" class="t sa_963">If this control is 1, Intel Processor Trace does not produce a paging information packet </span>
<span id="t2g_963" class="t sa_963">(PIP) on a VM exit or a VMCS packet on an SMM VM exit (see Chapter 33). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
