INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/Xilinx/2025.1/Vitis/lnx64/tools/vcxx/libexec//clang++"
   Compiling apatb_fir_filter.cpp
   Compiling filter.cpp_pre.cpp.tb.cpp
   Compiling tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_filter_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
result = 0
result = 1
result = 4
result = 7
result = 7
result = 7
result = 11
result = 10
result = 9
result = 9
result = 7
result = 5
result = 0
result = -5
result = -6
result = -12
result = -18
result = -24
result = -30
result = -36
result = -42
result = -48
result = -54
result = -60
result = -66
result = -72
result = -78
result = -84
result = -90
result = -96
result = -102
result = -108
result = -114
result = -120
result = -126
result = -132
result = -138
result = -144
result = -150
result = -156
result = -162
result = -168
result = -174
result = -180
result = -186
result = -192
result = -198
result = -204
result = -210
result = -216
result = -222
result = -228
result = -234
result = -240
result = -246
result = -252
result = -258
result = -264
result = -270
result = -276
result = -282
result = -288
result = -294
result = -300
result = -306
result = -312
result = -318
result = -324
result = -330
result = -336
result = -342
result = -348
result = -354
result = -360
result = -366
result = -372
result = -378
result = -384
result = -390
result = -396
result = -402
result = -408
result = -414
result = -420
result = -426
result = -432
result = -438
result = -444
result = -450
result = -456
result = -462
result = -468
result = -474
result = -480
result = -486
result = -492
result = -498
result = -504
result = -510
result = -516
result = -522
result = -528
result = -534
result = -540
result = -546
result = -552
result = -558
result = -564
result = -570
result = -576
result = -582
result = -588
result = -594
result = -600
result = -606
result = -612
result = -618
result = -624
result = -630
result = -636
result = -642
result = -648
result = -654
result = -660
result = -666
result = -672
result = -678
result = -684
result = -690
result = -696
result = -702
result = -708
result = -714
result = -720
result = -726
result = -732
result = -738
result = -744
result = -750
result = -756
result = -762
result = -768
result = -774
result = -780
result = -786
result = -792
result = -798
result = -804
result = -810
result = -816
result = -822
result = -828
result = -834
result = -840
result = -846
result = -852
result = -858
result = -864
result = -870
result = -876
result = -882
result = -888
result = -894
result = -900
result = -906
result = -912
result = -918
result = -924
result = -930
result = -936
result = -942
result = -948
result = -954
result = -960
result = -966
result = -972
result = -978
result = -984
result = -990
result = -996
result = -1002
result = -1008
result = -1014
result = -1020
result = -1026
result = -1032
result = -1038
result = -1044
result = -1050
result = -1056
result = -1062
result = -1068
result = -1074
result = -1080
result = -1086
result = -1092
result = -1098
result = -1104
result = -1110
result = -1116
result = -1122
result = -1128
result = -1134
result = -1140
result = -1146
result = -1152
result = -1158
result = -1164
result = -1170
result = -1176
result = -1182
result = -1188
result = -1194
result = -1200
result = -1206
result = -1212
result = -1218
result = -1224
result = -1230
result = -1236
result = -1242
result = -1248
result = -1254
result = -1260
result = -1266
result = -1272
result = -1278
result = -1284
result = -1290
result = -1296
result = -1302
result = -1308
result = -1314
result = -1320
result = -1326
result = -1332
result = -1338
result = -1344
result = -1350
result = -1356
result = -1362
result = -1368
result = -1374
result = -1380
result = -1386
result = -1392
result = -1398
result = -1404
result = -1410
result = -1416
result = -1422
result = -1428
result = -1434
result = -1440
result = -1446
result = -1452
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_filter_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj fir_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./fir_filter_subsystem -s fir_filter -debug all 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/fir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/AESL_automem_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/fir_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/fir_filter_mul_32s_3s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter_mul_32s_3s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/fir_filter_subsystem/fir_filter_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.fir_filter_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_filter_mul_32s_3s_32_2_1(NUM...
Compiling module xil_defaultlib.fir_filter
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_automem_in_r
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_filter_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_filter

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Sep 27 20:27:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fir_filter/xsim_script.tcl
# xsim {fir_filter} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=fir_filter_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -view {{fir_filter_dataflow_ana.wcfg}} -tclbatch {fir_filter.tcl} -protoinst {fir_filter.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file fir_filter.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_filter_top/AESL_inst_fir_filter//AESL_inst_fir_filter_activity
Time resolution is 1 ps
open_wave_config fir_filter_dataflow_ana.wcfg
source fir_filter.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_d0 -into $return_group -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/in_r_q0 -into $return_group -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/in_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/in_r_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_start -into $blocksiggroup
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_done -into $blocksiggroup
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_filter_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_filter_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_filter_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_filter_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_filter_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_fir_filter_top/out_r_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fir_filter_top/out_r_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/out_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/out_r_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_fir_filter_top/in_r_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fir_filter_top/in_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/in_r_address0 -into $tb_return_group -radix hex
## save_wave_config fir_filter.wcfg
## run all
UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                          Size  Value
---------------------------------------------------------------------
uvm_test_top                fir_filter_test_lib           -     @342 
  top_env                   fir_filter_env                -     @353 
    fir_filter_virtual_sqr  fir_filter_virtual_sequencer  -     @390 
      rsp_export            uvm_analysis_export           -     @399 
      seq_item_export       uvm_seq_item_pull_imp         -     @517 
      arbitration_queue     array                         0     -    
      lock_queue            array                         0     -    
      num_last_reqs         integral                      32    'd1  
      num_last_rsps         integral                      32    'd1  
    refm                    fir_filter_reference_model    -     @368 
      trans_num_idx         integral                      32    'h0  
    subsys_mon              fir_filter_subsystem_monitor  -     @381 
      scbd                  fir_filter_scoreboard         -     @537 
        refm                fir_filter_reference_model    -     @368 
          trans_num_idx     integral                      32    'h0  
    refm                    fir_filter_reference_model    -     @368 
    fir_filter_virtual_sqr  fir_filter_virtual_sequencer  -     @390 
    fir_filter_cfg          fir_filter_config             -     @367 
      check_ena             integral                      32    'h0  
      cover_ena             integral                      32    'h0  
---------------------------------------------------------------------

UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "2795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2845 ns : File "/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 27 20:27:36 2025...
result = 0
result = 1
result = 4
result = 7
result = 7
result = 7
result = 11
result = 10
result = 9
result = 9
result = 7
result = 5
result = 0
result = -5
result = -6
result = -12
result = -18
result = -24
result = -30
result = -36
result = -42
result = -48
result = -54
result = -60
result = -66
result = -72
result = -78
result = -84
result = -90
result = -96
result = -102
result = -108
result = -114
result = -120
result = -126
result = -132
result = -138
result = -144
result = -150
result = -156
result = -162
result = -168
result = -174
result = -180
result = -186
result = -192
result = -198
result = -204
result = -210
result = -216
result = -222
result = -228
result = -234
result = -240
result = -246
result = -252
result = -258
result = -264
result = -270
result = -276
result = -282
result = -288
result = -294
result = -300
result = -306
result = -312
result = -318
result = -324
result = -330
result = -336
result = -342
result = -348
result = -354
result = -360
result = -366
result = -372
result = -378
result = -384
result = -390
result = -396
result = -402
result = -408
result = -414
result = -420
result = -426
result = -432
result = -438
result = -444
result = -450
result = -456
result = -462
result = -468
result = -474
result = -480
result = -486
result = -492
result = -498
result = -504
result = -510
result = -516
result = -522
result = -528
result = -534
result = -540
result = -546
result = -552
result = -558
result = -564
result = -570
result = -576
result = -582
result = -588
result = -594
result = -600
result = -606
result = -612
result = -618
result = -624
result = -630
result = -636
result = -642
result = -648
result = -654
result = -660
result = -666
result = -672
result = -678
result = -684
result = -690
result = -696
result = -702
result = -708
result = -714
result = -720
result = -726
result = -732
result = -738
result = -744
result = -750
result = -756
result = -762
result = -768
result = -774
result = -780
result = -786
result = -792
result = -798
result = -804
result = -810
result = -816
result = -822
result = -828
result = -834
result = -840
result = -846
result = -852
result = -858
result = -864
result = -870
result = -876
result = -882
result = -888
result = -894
result = -900
result = -906
result = -912
result = -918
result = -924
result = -930
result = -936
result = -942
result = -948
result = -954
result = -960
result = -966
result = -972
result = -978
result = -984
result = -990
result = -996
result = -1002
result = -1008
result = -1014
result = -1020
result = -1026
result = -1032
result = -1038
result = -1044
result = -1050
result = -1056
result = -1062
result = -1068
result = -1074
result = -1080
result = -1086
result = -1092
result = -1098
result = -1104
result = -1110
result = -1116
result = -1122
result = -1128
result = -1134
result = -1140
result = -1146
result = -1152
result = -1158
result = -1164
result = -1170
result = -1176
result = -1182
result = -1188
result = -1194
result = -1200
result = -1206
result = -1212
result = -1218
result = -1224
result = -1230
result = -1236
result = -1242
result = -1248
result = -1254
result = -1260
result = -1266
result = -1272
result = -1278
result = -1284
result = -1290
result = -1296
result = -1302
result = -1308
result = -1314
result = -1320
result = -1326
result = -1332
result = -1338
result = -1344
result = -1350
result = -1356
result = -1362
result = -1368
result = -1374
result = -1380
result = -1386
result = -1392
result = -1398
result = -1404
result = -1410
result = -1416
result = -1422
result = -1428
result = -1434
result = -1440
result = -1446
result = -1452
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
