<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v</a>
time_elapsed: 0.440s
ram usage: 16452 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v</a>
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-533" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:533</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-534" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:534</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-536" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:536</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:538</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:539</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-540" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:540</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-541" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:541</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:542</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:546</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-547" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:547</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:548</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-549" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:549</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-550" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:550</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-551" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:551</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-554" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:554</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-555" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:555</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-557" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:557</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:559</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-561" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:561</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-562" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:562</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-563" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:563</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-567" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:567</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-569" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:569</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:573</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:574</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-578" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:578</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-579" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:579</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:580</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-581" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:581</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-583" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:583</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:584</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:585</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-587" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:587</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-588" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:588</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-590" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:590</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:591</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:592</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:593</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-595" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:595</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-598" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:598</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-599" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:599</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:600</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:601</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:602</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:603</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-605" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:605</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:606</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:609</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-610" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:610</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:611</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:612</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-613" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:613</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-619" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:619</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-621" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:621</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:622</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-623" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:623</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:625</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-626" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:626</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-627" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:627</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-628" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:628</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-629" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:629</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-630" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:630</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-632" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:632</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:635</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-636" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:636</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:637</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:638</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-639" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:639</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-640" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:640</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-642" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:642</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:643</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:645</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:648</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:650</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-651" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:651</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-652" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:652</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-653" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:653</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:655</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-656" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:656</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-657" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:657</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-660" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:660</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-661" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:661</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:663</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:665</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-666" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:666</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:669</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:672</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:675</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-676" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:676</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:679</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:680</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:681</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-682" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:682</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-685" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:685</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:686</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:687</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-690" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:690</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:691</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:692</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:693</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-696" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:696</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:697</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:698</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:699</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-700" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:700</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-701" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:701</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:702</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-703" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:703</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-704" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:704</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:705</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:706</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:708</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:709</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:710</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-714" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:714</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-718" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:718</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:719</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-720" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:720</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:721</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:724</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:725</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-726" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:726</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:727</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-728" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:728</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-730" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:730</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-731" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:731</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-735" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:735</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-736" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:736</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-738" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:738</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-739" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:739</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-740" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:740</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:741</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:742</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-744" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:744</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:747</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-748" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:748</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:749</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-750" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:750</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:751</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:752</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-753" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:753</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-754" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:754</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:755</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-757" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:757</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-758" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:758</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:759</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:760</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:761</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-762" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:762</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:763</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-764" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:764</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-765" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:765</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:766</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-768" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:768</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:769</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-772" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:772</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:775</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:776</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-777" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:777</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:782</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:783</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-785" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:785</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-787" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:787</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-792" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:792</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-794" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:794</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-797" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:797</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:798</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-800" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:800</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:801</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-802" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:802</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:803</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:806</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:807</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-808" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:808</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:809</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-810" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:810</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-811" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:811</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-812" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:812</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-813" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:813</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:814</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-815" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:815</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-817" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:817</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-821" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:821</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-822" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:822</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:823</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-824" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:824</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:826</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:828</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:829</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-832" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:832</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-835" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:835</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-836" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:836</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-837" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:837</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-843" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:843</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:845</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:846</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:847</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:848</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-850" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:850</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-851" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:851</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-852" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:852</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-853" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:853</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-854" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:854</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:856</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-858" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:858</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-859" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:859</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:860</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:863</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:865</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-866" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:866</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-868" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:868</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:869</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-872" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:872</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:873</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:874</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:875</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:876</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:880</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:881</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-884" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:884</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:886</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-888" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:888</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-889" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:889</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:890</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-892" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:892</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-893" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:893</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:894</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-896" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:896</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:897</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:899</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-900" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:900</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:901</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:903</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-905" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:905</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:907</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-908" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:908</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-909" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:909</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:910</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:911</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:912</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-913" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:913</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-914" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:914</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-915" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:915</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-916" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:916</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-917" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:917</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-919" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:919</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-920" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:920</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:922</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:923</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:925</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:926</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-927" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:927</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-928" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:928</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:930</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-277" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:277</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2eec&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-279" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:279</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h47e5&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-280" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:280</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h587f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-281" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:281</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hab8&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-282" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:282</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h71e9&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-283" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:283</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4e49&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-284" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:284</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6794&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-285" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:285</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5c8e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-286" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:286</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1a61&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-287" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:287</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h55df&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-288" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:288</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2da5&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-289" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:289</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d89&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-290" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:290</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h76ab&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-291" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:291</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6d8e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-292" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:292</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h66ed&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-293" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:293</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hc57&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-294" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:294</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h615c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-295" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:295</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h29c0&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-296" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:296</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7ed1&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-297" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:297</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h11c7&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-298" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:298</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5f7a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-299" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:299</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h59cc&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-300" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:300</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h36df&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-301" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:301</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6217&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-302" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:302</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h35da&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-303" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:303</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2827&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-304" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:304</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h418b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-305" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:305</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6fb&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-306" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:306</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7839&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-307" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:307</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h114b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-308" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:308</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ca3&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-309" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:309</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e6d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-310" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:310</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6e1d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-311" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:311</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5d63&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-312" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:312</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3797&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-313" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:313</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5a38&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-314" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:314</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6969&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-315" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:315</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h8bb&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-316" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:316</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h716b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-317" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:317</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hc42&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-318" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:318</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6ac3&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-319" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:319</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h46ea&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-320" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:320</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3a78&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-321" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:321</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2b9c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-322" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:322</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2fa6&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-323" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:323</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hcbc&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-324" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:324</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h45e6&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-325" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:325</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e4b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-326" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:326</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h646&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-327" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:327</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ce2&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-328" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:328</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h76e9&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-329" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:329</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h53d4&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-330" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:330</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h327&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-331" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:331</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5359&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-332" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:332</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h35be&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-333" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:333</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7c89&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-334" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:334</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h747c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-335" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:335</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6b9a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-336" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:336</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1864&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-338" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:338</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2f40&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-339" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:339</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d86&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-340" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:340</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5b1b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-341" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:341</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1ca&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-342" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:342</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1216&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-343" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:343</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd10&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-344" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:344</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h649e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-345" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:345</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7727&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-346" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:346</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h59e1&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-347" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:347</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h48a8&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-348" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:348</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h521f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-349" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:349</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2928&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-350" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:350</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2423&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-351" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:351</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h126b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-352" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:352</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4707&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-353" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:353</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5fd4&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-354" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:354</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3b16&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-355" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:355</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h300c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-356" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:356</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7c6a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-357" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:357</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2b87&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-358" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:358</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h78c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-359" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:359</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd80&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-360" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:360</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4c4c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-361" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:361</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h757b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-362" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:362</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4487&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-363" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:363</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e6c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-364" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:364</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3496&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-365" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:365</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd19&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-366" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:366</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5098&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-367" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:367</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2a4f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-368" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:368</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hdd6&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-369" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:369</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e02&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-370" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:370</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h38f8&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-372" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:372</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h71ba&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-373" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:373</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3adc&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-374" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:374</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5a68&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-375" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:375</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4884&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-376" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:376</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd4a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-377" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:377</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h68dd&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-378" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:378</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h33c8&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-379" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:379</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h127&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-380" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:380</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5ae8&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-381" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:381</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5818&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-383" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:383</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h44f9&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-384" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:384</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h9&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-385" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:385</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h748a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-386" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:386</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2074&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-387" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:387</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1593&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-388" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:388</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ab1&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-389" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:389</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3be4&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-390" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:390</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6c27&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-391" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:391</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7331&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-392" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:392</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hab0&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-393" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:393</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h416&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-394" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:394</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2213&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-395" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:395</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h41d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-397" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:397</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1ea0&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-398" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:398</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3827&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-399" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:399</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h46dd&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-400" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:400</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6c97&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-401" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:401</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6497&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-402" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:402</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6ada&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-403" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:403</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3b1c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-404" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:404</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4eb7&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-405" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:405</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7779&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-406" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:406</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7c0a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-407" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:407</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2d59&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-408" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:408</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1b54&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-409" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:409</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h42b2&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-410" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:410</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h397&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-411" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:411</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1151&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-412" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:412</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h58fe&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-413" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:413</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h9ea&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-414" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:414</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2dbe&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-415" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:415</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h172d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-416" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:416</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4e38&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-417" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:417</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1015&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-418" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:418</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h337&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-419" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:419</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h676c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-420" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:420</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6cf3&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-421" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:421</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2338&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-422" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:422</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h170f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-423" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:423</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h318e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-424" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:424</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h79ce&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-425" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:425</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h18fc&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-426" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:426</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3643&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-427" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:427</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7986&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-428" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:428</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6b10&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-429" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:429</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7f4&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-430" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:430</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7520&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-432" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:432</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3b61&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-433" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:433</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h49ae&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-434" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:434</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h365d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-435" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:435</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h60a6&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-436" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:436</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2c4b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-437" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:437</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h117b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-438" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:438</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7f4&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-439" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:439</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h525&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-440" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:440</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3475&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-441" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:441</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h23fe&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-442" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:442</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h71c5&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-443" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:443</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h443e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-444" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:444</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1599&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-445" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:445</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7b77&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-446" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:446</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h11ea&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-447" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:447</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6d9f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-448" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:448</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h564a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-449" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:449</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h64cd&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-450" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:450</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h22d8&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-451" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:451</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3bad&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-452" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:452</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1b68&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-453" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:453</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h615d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-454" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:454</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h473a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-456" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:456</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1d5e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-457" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:457</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5985&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-458" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:458</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h378d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-459" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:459</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5fbd&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-460" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:460</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3522&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-461" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:461</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6bef&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-462" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:462</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2d7c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-463" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:463</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7fe6&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-464" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:464</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3cea&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-465" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:465</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h659d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-466" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:466</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h28f9&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-467" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:467</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hc24&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-468" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:468</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h40af&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-469" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:469</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2eb9&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-470" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:470</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6b1f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-471" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:471</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4581&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-472" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:472</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3a63&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-473" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:473</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h381a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-474" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:474</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h42cb&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-475" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:475</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5105&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-476" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:476</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h55f1&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-477" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:477</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3596&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-478" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:478</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6f4&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-479" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:479</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h58e6&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-480" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:480</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h78f8&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-481" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:481</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h310a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-482" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:482</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5ace&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-483" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:483</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h146f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-484" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:484</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;ha48&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-485" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:485</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h422a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-486" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:486</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h17a3&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-487" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:487</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h62ac&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-488" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:488</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3518&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-489" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:489</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7709&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-490" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:490</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h786c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-491" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:491</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h63db&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-492" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:492</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h240d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-493" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:493</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3967&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-494" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:494</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6332&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-495" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:495</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d92&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-496" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:496</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6fec&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-497" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:497</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3cbe&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-498" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:498</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6c27&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-499" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:499</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h75af&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-500" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:500</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e19&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-501" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:501</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h410b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-502" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:502</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6e83&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-503" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:503</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1004&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-504" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:504</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ad7&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-505" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:505</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h365d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-506" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:506</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5720&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-507" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:507</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5abf&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-508" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:508</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5b3e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-509" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:509</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd1f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-510" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:510</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7cd4&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-511" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:511</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h159b&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-512" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:512</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h52fb&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-513" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:513</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3f25&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-515" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:515</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5fc9&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-516" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:516</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h69ca&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-517" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:517</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5d77&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-518" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:518</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7f3f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-519" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:519</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h189c&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-520" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:520</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3cb5&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-521" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:521</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2ee1&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-522" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:522</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6755&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-523" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:523</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1ef7&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-524" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:524</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h370a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-525" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:525</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2b36&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-526" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:526</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h743a&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-527" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:527</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1b77&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-528" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:528</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hf1d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-529" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:529</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5f68&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-530" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:530</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h455e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-531" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:531</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h415f&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-532" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:532</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h52c2&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-533" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:533</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-534" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:534</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;11&#39;h783&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;hd6c&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>: Operator XOR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h1136&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>: Operator NEQ expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-536" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:536</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;22&#39;h4d2b&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator NEGATE expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator LTE expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r207&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator OR expects 14 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator OR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;hdae&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator LT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h279&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r111&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator MODDIV expects 10 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator LTE expects 16 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator MODDIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator MODDIV expects 26 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator AND expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h2eeb&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator NEQCASE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h640f&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator SUB expects 23 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h36b&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator SUB expects 23 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h171&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hc9&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;ha6&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator MODDIV expects 31 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator MODDIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator LTE expects 26 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s ADD generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator GT expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>: Operator GTE expects 28 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:538</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:539</a>: Operator OR expects 17 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:539</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s OR generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-540" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:540</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-541" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:541</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;22&#39;h38ad&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:542</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r2&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;31&#39;h744c&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r164&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator GTE expects 16 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h16&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h24e&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator LT expects 21 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator EQ expects 20 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator NEQ expects 4 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r166&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h296c&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator SUB expects 16 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator SUB expects 16 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator XOR expects 20 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator XOR expects 20 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator SUB expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator GTE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator NEQ expects 23 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h24d&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;20&#39;h40cd&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;h7f1d&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator GT expects 7 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h12&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator LT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h60a8&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator LTE expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h508&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator NOT expects 13 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator LT expects 8 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator SUB expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator SUB expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator OR expects 27 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator DIV expects 8 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>: Operator DIV expects 8 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator LTE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r67&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator EQCASE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h23e2&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator XOR expects 21 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h649&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator OR expects 21 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h304d&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h7692&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;h34f5&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator LTE expects 8 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;hb&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h17&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator DIV expects 28 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator LTE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h1e79&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator LTE expects 26 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h7403&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator NEQCASE expects 19 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator GTE expects 13 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator NOT expects 12 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MUL generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:546</a>: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:546</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-547" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:547</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h3839&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:548</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h242b&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-549" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:549</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h132&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-550" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:550</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-551" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:551</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator LTE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator LTE expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator DIV expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator DIV expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator GTE expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r175&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator LT expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r88&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator AND expects 15 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator LT expects 15 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h2e5&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r37&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r160&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator AND expects 25 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator NEGATE expects 23 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r84&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator LTE expects 16 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator AND expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>: Operator DIV expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h3d8b&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator GTE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator AND expects 20 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;12&#39;he7e&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator SUB expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator XOR expects 20 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator XOR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator AND expects 20 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r140&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-554" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:554</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h1ac&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-555" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:555</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h527c&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;6&#39;h1e&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator NEQCASE expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator DIV expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h13f1&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator SUB expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r184&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;7&#39;h59&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator LTE expects 13 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQ expects 3 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h76a4&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator LTE expects 26 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h3b&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator ADD expects 26 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h1a5c&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator LT expects 21 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h2845&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator GTE expects 13 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator AND expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator AND expects 27 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator XOR expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r198&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h38a5&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator NOT expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator NEQCASE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r15&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator DIV expects 23 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQ expects 23 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r133&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r2&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h20ec&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h364&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h43c9&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator NEQ expects 7 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator GT expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator SUB expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator SUB expects 5 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator AND expects 5 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator AND expects 5 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>: Operator LTE expects 5 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-557" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:557</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r232&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NOT generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:559</a>: Operator EQCASE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h10&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:559</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h1c8a&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;hd&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator SUB expects 3 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator XOR expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r59&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator EQ expects 18 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator SUB expects 19 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator LT expects 30 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h679&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator AND expects 4 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator GTE expects 4 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h132e&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;hf58&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator LTE expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r207&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h1190&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator XOR expects 31 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator OR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hb&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator AND expects 31 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r224&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator GT expects 7 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h5dd3&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator XOR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h22e&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator XOR expects 24 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator NOT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator AND expects 24 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator OR expects 24 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator GTE expects 24 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h29de&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator NOT expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator ADD expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>: Operator NEGATE expects 10 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-561" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:561</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-562" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:562</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r208&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-563" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:563</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r144&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>: Operator GTE expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r176&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>: Operator SUB expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>: Operator SUB expects 18 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h6&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>: Operator XOR expects 18 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h837&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator ADD expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r12&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator GT expects 23 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator GT expects 23 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator AND expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h1&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator LTE expects 22 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator NOT expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator LT expects 23 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator LTE expects 28 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator EQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r124&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQCASE expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r118&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r53&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator GT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NOT expects 17 bits on the LHS, but LHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator SUB expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator SUB expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator COND expects 5 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h486b&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator MODDIV expects 19 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator MODDIV expects 19 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 19 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h3094&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator GT expects 28 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h18c7&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator XOR expects 10 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQCASE expects 10 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQ expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h3b3&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator EQCASE expects 14 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator LT expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator DIV expects 22 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h2c&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;hcba&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator GTE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h6f8d&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h2b91&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NOT generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator LTE expects 26 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 26 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h12cb&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator LTE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h43&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator XOR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h18a&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator XOR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator LT expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator EQ expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h2891&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;16&#39;h16d0&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r66&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator XOR expects 19 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6d90&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r62&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator LTE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h5c72&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator GT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h5184&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4959&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;hc8&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h1db&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;hd&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator GT expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator NEQCASE expects 6 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator DIV expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h53b&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-567" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:567</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator NEQ expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator EQ expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator AND expects 7 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s AND generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator LTE expects 14 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r252&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator GT expects 24 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator LT expects 5 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-569" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:569</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r9&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h1d5&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator EQCASE expects 30 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r98&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator NEQCASE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h280&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h5864&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;hb6&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h34&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1bb&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator NEQCASE expects 29 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator MODDIV expects 9 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator MODDIV expects 9 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator EQCASE expects 13 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r7&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Operator EQCASE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Operator OR expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Operator EQCASE expects 16 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>: Operator GT expects 7 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>: Operator NEQ expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:573</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NOT generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:574</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r214&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Operator NEQCASE expects 12 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h79&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Operator MODDIV expects 12 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Operator NOT expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r7&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h158a&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>: Operator GTE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;26&#39;h4955&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s OR generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-578" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:578</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h10&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-579" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:579</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r70&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:580</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h86&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:580</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-581" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:581</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator EQCASE expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h6b4e&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h162a&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r179&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h7a52&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator MODDIV expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator NEQCASE expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator EQ expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator AND expects 25 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator EQ expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-583" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:583</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3c62&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:584</a>: Operator NEQ expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:584</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:585</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r195&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h9f1&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator GTE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r70&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator GTE expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h394b&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator NEQCASE expects 3 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r188&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator EQ expects 16 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator ADD expects 22 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1de6&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator DIV expects 22 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator NEQCASE expects 22 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-587" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:587</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator LT expects 30 bits on the RHS, but RHS&#39;s CONST &#39;24&#39;h299e&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator NEQ expects 10 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r16&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r10&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator NEQCASE expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r228&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r229&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator GTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h2c&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r146&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator MODDIV expects 18 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator XOR expects 19 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-590" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:590</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h3e9&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:591</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:591</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:592</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:593</a>: Operator ADD expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:593</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h583a&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator LTE expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator MODDIV expects 5 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator MODDIV expects 5 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator NEQ expects 5 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator XOR expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-595" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:595</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;h46be&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;14&#39;h16f3&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator GT expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r168&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1b&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h577&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;27&#39;h5dbd&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator NEQCASE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h9d1&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator LT expects 22 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h101a&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h31a9&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h4b&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;26&#39;h63f8&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h2d6f&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h4fde&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator LTE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hb&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator LT expects 18 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h76&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator EQCASE expects 27 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;26&#39;h3743&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h66&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator AND expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MUL generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator NEGATE expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r57&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator NEGATE expects 17 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator LTE expects 4 bits on the LHS, but LHS&#39;s VARREF &#39;r159&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;10&#39;h2dc&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator EQCASE expects 5 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator NEQ expects 14 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator EQCASE expects 8 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h416f&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator ADD expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator DIV expects 11 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator MODDIV expects 11 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator XOR expects 11 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator GTE expects 11 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s CONST &#39;6&#39;h9&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r99&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator ADD expects 28 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h11&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;h99d&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-598" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:598</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-599" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:599</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;h6ed&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:600</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:601</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:603</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r42&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:603</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h6f4&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h6bf&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h637d&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator GT expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r209&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;22&#39;h3516&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator GTE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h49d&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator XOR expects 17 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s CONST &#39;11&#39;h405&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;6&#39;h5&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h36&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator GT expects 27 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator LTE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator AND expects 19 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r146&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h1ccc&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator AND expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h59d6&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h3bb&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NOT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h2582&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator GT expects 20 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator AND expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator GTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h5a98&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MUL generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;hc97&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator NOT expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-605" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:605</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:606</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;he64&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r138&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator LTE expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator EQ expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator MODDIV expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator GT expects 31 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator LTE expects 2 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator NOT expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h5cda&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator EQ expects 11 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r77&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator LT expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h507&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator LT expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator EQ expects 6 bits on the RHS, but RHS&#39;s VARREF &#39;r159&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator NEGATE expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator AND expects 10 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator XOR expects 24 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h4868&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h425&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator LTE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h73b3&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator GTE expects 5 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator OR expects 24 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h81f&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator GTE expects 31 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h66&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator NEQ expects 21 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator SUB expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator SUB expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;9&#39;he4&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h2af&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator OR expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h7c7b&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator NEQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r214&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r12&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h12d7&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h300a&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h46&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator ADD expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator EQ expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h40&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h3&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator GT expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h1a0c&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator NOT expects 8 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator EQ expects 6 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator LT expects 14 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h15&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator ADD expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator ADD expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r220&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator ADD expects 28 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator AND expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s COND generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:609</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;32&#39;h3419&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:609</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-610" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:610</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h3cbd&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:611</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:612</a>: Operator LTE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:612</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-613" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:613</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>: Operator LTE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>: Operator LTE expects 14 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s AND generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>: Operator AND expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r231&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h4b&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator LT expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MUL generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator AND expects 16 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h17&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQ expects 16 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator GTE expects 7 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h3972&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQ expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator LT expects 17 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h36b&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator NEQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator SUB expects 28 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2a&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator ADD expects 28 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h768d&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQ expects 15 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator LT expects 15 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;hd&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator XOR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator LT expects 20 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator LT expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator NOT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQ expects 19 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator ADD expects 17 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator ADD expects 28 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator XOR expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator SUB expects 28 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;13&#39;h1fa9&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator AND expects 19 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator ADD expects 18 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 18 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator XOR expects 22 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 10 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 10 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h8&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator ADD expects 24 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h647&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator LT expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r138&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator NEGATE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h1d84&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator SUB expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 28 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator GTE expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r103&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator GT expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r99&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NOT generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r64&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h31eb&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator GTE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h119&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;20&#39;hf4b&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h480&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator GT expects 64 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h394b&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator COND expects 22 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r136&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator EQCASE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h2f0a&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator LTE expects 28 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator MODDIV expects 24 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator MODDIV expects 24 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator MODDIV expects 24 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator GTE expects 30 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;28&#39;heb&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h18bc&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator OR expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator OR expects 21 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator COND expects 21 bits on the Conditional False, but Conditional False&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator OR expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-619" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:619</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r46&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator XOR expects 15 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s XOR generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator GT expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator ADD expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator ADD expects 13 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h5199&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;22&#39;h2db7&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator NEGATE expects 25 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator LT expects 25 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h6a8e&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r165&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator DIV expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator DIV expects 18 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Operator DIV expects 18 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-621" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:621</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:622</a>: Operator DIV expects 12 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;hb9&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:622</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-623" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:623</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h7f7c&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator LT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h493&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h148b&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r198&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator OR expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator GTE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;hca5&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator NOT expects 3 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator MODDIV expects 3 bits on the RHS, but RHS&#39;s VARREF &#39;r6&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h16&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r13&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator DIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;hc6a&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h20&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator GT expects 12 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h15a&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;16&#39;h4261&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator GT expects 5 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r99&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h2093&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hd5&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r234&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator GTE expects 3 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator LT expects 7 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:625</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r57&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-626" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:626</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;26&#39;h5f9c&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-627" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:627</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;5&#39;h2&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-628" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:628</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-630" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:630</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h2d05&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-632" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:632</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r143&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>: Operator OR expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>: Operator OR expects 22 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h3217&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>: Operator EQCASE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>: Operator NEQ expects 8 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;he&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>: Operator XOR expects 20 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>: Operator GTE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1b72&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:635</a>: Operator SUB expects 14 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:635</a>: Operator SUB expects 14 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-636" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:636</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:637</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:638</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-640" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:640</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator EQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator LT expects 31 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator COND expects 7 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator XOR expects 7 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator NEQCASE expects 29 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator LTE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NOT generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator ADD expects 6 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator ADD expects 6 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h3f&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3871&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;had&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator DIV expects 31 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;ha&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator AND expects 21 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator AND expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r192&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h3160&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r59&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator MODDIV expects 17 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator MODDIV expects 17 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator XOR expects 17 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator MODDIV expects 18 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>: Operator MODDIV expects 18 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-642" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:642</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:643</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r132&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r107&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s AND generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:645</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h3eb9&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>: Operator NEQCASE expects 9 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>: Operator LT expects 12 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h11&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h37a&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator EQCASE expects 8 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator LTE expects 13 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h26&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator NEGATE expects 13 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:648</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s NOT generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h73f&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r187&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h4125&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r85&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r13&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h28f2&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 23 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h47f0&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator MODDIV expects 23 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator GTE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h272f&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator DIV expects 9 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator SUB expects 26 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h637d&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s COND generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 14 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;haf&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h32c1&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator SUB expects 9 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SUB generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 9 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator LTE expects 9 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator LTE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator GTE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;hffb&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator XOR expects 28 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h190e&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 28 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h3a46&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator OR expects 28 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator GT expects 27 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 27 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator EQCASE expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r117&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 12 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 26 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h3fc&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator LT expects 31 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;hb26&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 18 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h2f&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator GTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3161&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r161&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator NEQCASE expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 24 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h649&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator NEGATE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r187&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h390&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h40eb&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h49d9&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator EQ expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator GT expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r110&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 18 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator DIV expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 18 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator LTE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator LT expects 5 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator EQ expects 25 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r87&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator DIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h754e&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h28&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator AND expects 26 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator SUB expects 26 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator ADD expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator DIV expects 10 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator DIV expects 10 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:650</a>: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h83d&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:650</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-651" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:651</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;15&#39;h6f76&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-652" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:652</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-653" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:653</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r203&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h323&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator EQCASE expects 9 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h18c8&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h2554&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator OR expects 30 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator LTE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r151&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r137&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;hbdc&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3d&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator LT expects 25 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator NEQ expects 21 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator NEGATE expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r229&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:655</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-656" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:656</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h357d&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-657" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:657</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>: Operator LTE expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r152&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Operator GT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h6ca4&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h1214&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Operator COND expects 3 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Operator NEQ expects 3 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-660" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:660</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6d44&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-661" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:661</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h180&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;23&#39;h3844&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:663</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h1b&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>: Operator NEGATE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:665</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-666" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:666</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;5&#39;h3&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator GTE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h9&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator LT expects 14 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator NEQCASE expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s CONST &#39;20&#39;h1b7c&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h6013&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator NOT expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r40&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;26&#39;h562a&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r206&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s DIV generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator XOR expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator XOR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h4aae&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:669</a>: Operator AND expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:669</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s AND generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h4196&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h3f71&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h6&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator DIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;26&#39;h3874&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator MODDIV expects 18 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h36c&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator LTE expects 3 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator GT expects 23 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator SUB expects 15 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h2ec&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h6da1&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s ADD generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator LTE expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator OR expects 2 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator OR expects 2 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h3ba0&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator NEQ expects 13 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator LT expects 16 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r53&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;7&#39;h1a&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h3871&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h69c9&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GTE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4e98&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator DIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h60e7&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQCASE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 27 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator DIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h7&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GT expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r245&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r169&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;18&#39;h2377&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;hf5c&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;21&#39;h6ee0&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GTE expects 16 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h54&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h793b&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GT expects 27 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h7718&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 12 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h3&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h2856&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NOT generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 5 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GTE expects 23 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator XOR expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQCASE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator LT expects 14 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GTE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1c&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQ expects 2 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQ expects 9 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator OR expects 9 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator XOR expects 9 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator ADD expects 22 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h4f4&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r190&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQCASE expects 12 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h26b&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h39&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GTE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h498&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQCASE expects 13 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator COND expects 7 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator COND expects 7 bits on the Conditional False, but Conditional False&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQCASE expects 15 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h5377&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQCASE expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GT expects 17 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1664&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GTE expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h56&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h1b&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h15c7&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r210&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s XOR generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h12&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator OR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h7be5&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h5235&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h3511&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator OR expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h1d47&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator AND expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r15&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator LTE expects 15 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQ expects 14 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s CONST &#39;8&#39;h32&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator ADD expects 10 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator MODDIV expects 10 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQ expects 10 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator OR expects 13 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h3c00&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator GT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1b1&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h38aa&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator ADD expects 22 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator DIV expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator EQCASE expects 22 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator NEQ expects 17 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator XOR expects 8 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s XOR generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:672</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;8&#39;h46&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r45&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator LTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator LTE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h4d70&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h50f&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h6d05&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator EQ expects 12 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator SUB expects 28 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator XOR expects 28 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h66&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h2117&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h15&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s CONST &#39;14&#39;h2f50&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator GT expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator EQ expects 9 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator MODDIV expects 9 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;18&#39;h58fb&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator LTE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h4843&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;7&#39;h30&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h7ef&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;18&#39;hef9&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator LT expects 28 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h15a7&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s CONST &#39;13&#39;h163e&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s CONST &#39;8&#39;hb2&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator AND expects 30 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator GT expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r41&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator LTE expects 18 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h6b6e&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator SUB expects 9 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator SUB expects 9 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SUB generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator AND expects 8 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator AND expects 8 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator LT expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;r6&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator GT expects 2 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator LTE expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r157&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator NEQCASE expects 4 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator OR expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator ADD expects 17 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator ADD expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;12&#39;h954&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator NEQCASE expects 19 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1b3&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h4592&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h242&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator LTE expects 2 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator OR expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator GTE expects 31 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator EQ expects 6 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r141&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator SUB expects 29 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h412&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MUL generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator LT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator OR expects 31 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator EQCASE expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h6078&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r179&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:675</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h40c&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:675</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-676" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:676</a>: Operator NEGATE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h18&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;25&#39;h3a96&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r243&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h1425&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r223&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:679</a>: Operator GTE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:679</a>: Operator OR expects 5 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:680</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r210&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:680</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:681</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-682" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:682</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>: Operator EQ expects 14 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h62a&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>: Operator SUB expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>: Operator XOR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h49b&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator SUB expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator GTE expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator ADD expects 13 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h116b&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator NEQ expects 10 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;13&#39;h1bc2&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s CONST &#39;12&#39;h85d&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator DIV expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator NEQCASE expects 15 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator ADD expects 27 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator GTE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h1d1c&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator LTE expects 24 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r239&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h166&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4c0a&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r117&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r175&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator EQCASE expects 10 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator LTE expects 18 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator LT expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator GT expects 22 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator NOT expects 29 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-685" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:685</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r60&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:686</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:687</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h5cb0&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;30&#39;h2570&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator LTE expects 11 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;20&#39;h333a&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator GT expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s CONST &#39;8&#39;he0&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h63a&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h22bd&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h78c&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r152&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r232&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator GTE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h28d5&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator GTE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h6&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator ADD expects 20 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;hdd9&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h2ab9&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator DIV expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator DIV expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator NEGATE expects 20 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator MODDIV expects 5 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator EQ expects 22 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Operator LTE expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r228&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-690" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:690</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r113&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:691</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:692</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:693</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3a77&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;hce0&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r32&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator LT expects 22 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator DIV expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r137&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator NEQ expects 6 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator EQ expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator XOR expects 19 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator COND expects 19 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r220&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-696" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:696</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:697</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:697</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h16e&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:698</a>: Operator ADD expects 27 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:698</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:699</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s NOT generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-700" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:700</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h75f&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-701" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:701</a>: Operator NEGATE expects 12 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h18&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:702</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-703" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:703</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:706</a>: Operator LT expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator LT expects 18 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h82&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator XOR expects 25 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h22&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator GTE expects 21 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r232&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3306&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h67f&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r5&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator NEQCASE expects 5 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator LTE expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:708</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h1f5&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:709</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r6&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:710</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>: Operator GTE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h7bb7&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>: Operator AND expects 22 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s AND generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h583&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>: Operator LT expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>: Operator EQ expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-714" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:714</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator LT expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r26&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r39&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h3c7a&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator GTE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator OR expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;hc&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h150d&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator NEQCASE expects 5 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r78&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>: Operator NOT expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator ADD expects 17 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator NEGATE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h56d&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h2857&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator DIV expects 10 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator DIV expects 10 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator LTE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;hdf7&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator OR expects 10 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator GT expects 15 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h2b&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator DIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r118&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h2ff&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator COND expects 13 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator OR expects 13 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator GT expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r108&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r0&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h10fb&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r225&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator EQ expects 27 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator SUB expects 27 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s CONST &#39;14&#39;h2bb1&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator OR expects 9 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r110&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Operator NEQCASE expects 16 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Operator NOT expects 16 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-718" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:718</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h16e0&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:719</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-720" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:720</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:721</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>: Operator LTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h2de&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>: Operator AND expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r188&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>: Operator LT expects 4 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator DIV expects 15 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator OR expects 15 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator GT expects 15 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;had2&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator NEQCASE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h1b&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator OR expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator DIV expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator NEQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h7e5a&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator LT expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator LT expects 17 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator OR expects 6 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;15&#39;h789&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator AND expects 27 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator AND expects 27 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:724</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:725</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h69ae&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-726" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:726</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:727</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-728" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:728</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r97&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h463&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h15&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator EQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h37&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator SUB expects 26 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h25&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQCASE expects 2 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r128&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator GT expects 15 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator EQ expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEGATE expects 3 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r17&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator GT expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NOT expects 12 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator XOR expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MUL generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h6f45&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h3fb7&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator LTE expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQ expects 3 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator XOR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h2e65&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h56&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator EQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h2620&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;hb60&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator EQCASE expects 8 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator LTE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1a&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator LTE expects 4 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator LT expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r206&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator ADD expects 19 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r53&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator XOR expects 3 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator MODDIV expects 3 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s XOR generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator EQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator GT expects 3 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQCASE expects 7 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;5&#39;h14&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s CONST &#39;9&#39;h1f&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s CONST &#39;21&#39;h5421&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s AND generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator GT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;hca5&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator NEQCASE expects 20 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator AND expects 7 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator AND expects 7 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator EQCASE expects 2 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator COND expects 21 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;15&#39;h3aa5&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h50d3&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-730" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:730</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-731" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:731</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;h818&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h2bd&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator GTE expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;12&#39;h778&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator LTE expects 20 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator LT expects 19 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6246&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator XOR expects 12 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator EQ expects 12 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;10&#39;h31a&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;hc41&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator NOT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h4fd6&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2d&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h64&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator MODDIV expects 5 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator LTE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator GT expects 14 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r169&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator NEQ expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator XOR expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator XOR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r0&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator XOR expects 20 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>: Operator XOR expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;6&#39;h27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator AND expects 25 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h25&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator OR expects 25 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h1ec&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h5965&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator LT expects 31 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator NEQCASE expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;10&#39;h7d&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r223&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h65e1&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator AND expects 15 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator XOR expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator EQ expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator GT expects 2 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator SUB expects 5 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h3aa2&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator LT expects 25 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator LT expects 24 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator AND expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator EQCASE expects 18 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1971&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator LTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r98&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator OR expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r188&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator EQ expects 23 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h1d5d&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator DIV expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>: Operator DIV expects 14 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-735" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:735</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-736" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:736</a>: Operator AND expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r230&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator SUB expects 10 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hca&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NOT generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator GTE expects 7 bits on the RHS, but RHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator GT expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator SUB expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h2f73&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h3e87&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator GT expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator EQCASE expects 24 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator MODDIV expects 16 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h176&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator NEQ expects 6 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r168&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r149&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MUL generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator AND expects 24 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h16f4&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator XOR expects 24 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h1880&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-738" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:738</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-740" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:740</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h254b&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:741</a>: Operator XOR expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:741</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:742</a>: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:742</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;hb1f&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator GT expects 21 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h4f79&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator XOR expects 26 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator DIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h2&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator GT expects 28 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h2a8c&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r172&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator OR expects 23 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r33&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator XOR expects 23 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator EQ expects 8 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;13&#39;hccb&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator EQ expects 29 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h2588&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator GT expects 24 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h5f23&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator MODDIV expects 18 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator XOR expects 18 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h1aaa&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator LTE expects 3 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator SUB expects 3 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-744" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:744</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator NEGATE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator GTE expects 21 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator NEQ expects 12 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator LTE expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r38&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator GT expects 23 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator GTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator LTE expects 12 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator SUB expects 9 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator SUB expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h0&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r33&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator LTE expects 24 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s AND generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator LTE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r231&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator LT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator GT expects 11 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator COND expects 16 bits on the Conditional True, but Conditional True&#39;s CONST &#39;12&#39;h7e7&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator COND expects 16 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator LT expects 16 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h1&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;7&#39;h52&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;h2fa&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator GTE expects 23 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator GTE expects 22 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h7209&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator NEQCASE expects 2 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r243&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator GT expects 12 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h110&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r102&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator MODDIV expects 14 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator OR expects 14 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator SUB expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator MODDIV expects 14 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator AND expects 14 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator EQ expects 14 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:747</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r135&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-748" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:748</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:749</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;13&#39;h807&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-750" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:750</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:751</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:752</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-753" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:753</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;8&#39;h67&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-754" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:754</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:755</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:755</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r154&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>: Operator EQ expects 27 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-757" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:757</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h4542&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-758" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:758</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;25&#39;h3c0a&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:759</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:760</a>: Operator NOT expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:761</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r1&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-762" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:762</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:763</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h942&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-764" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:764</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-765" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:765</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:766</a>: Operator NEQ expects 23 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:766</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r12&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;12&#39;h430&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h8cd&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Operator NOT expects 30 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h521b&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-768" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:768</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:769</a>: Operator OR expects 27 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:769</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s OR generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>: Operator GT expects 64 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>: Operator MODDIV expects 26 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator EQCASE expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;28&#39;h5b63&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator NEQCASE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h5a1&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator LTE expects 24 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator GTE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h94&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator LTE expects 5 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h51f3&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator EQ expects 10 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h503c&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h5f72&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator EQCASE expects 10 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;28&#39;h1cb9&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;27&#39;h699&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator EQCASE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h3dd0&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator NEQCASE expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator XOR expects 23 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator XOR expects 23 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator LT expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r135&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r241&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator NEQ expects 23 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h42ad&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator NEQCASE expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator MODDIV expects 22 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h4286&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h6608&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r203&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h2b91&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h7fd3&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s CONST &#39;14&#39;h380a&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r16&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator AND expects 30 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h245&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h4ee4&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h899&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator EQCASE expects 8 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h10&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator DIV expects 20 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator LTE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;ha&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator GTE expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator ADD expects 18 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;11&#39;h440&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1ef&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r226&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator EQCASE expects 14 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator XOR expects 9 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator AND expects 9 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator OR expects 9 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:775</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r209&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:776</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-777" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:777</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h97c&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h2a&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator NOT expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator ADD expects 28 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h41&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator GTE expects 12 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h344&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator GT expects 22 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hd&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h2549&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator XOR expects 26 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r14&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;hce6&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator LT expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator GT expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h6332&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator EQCASE expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r70&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator AND expects 6 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator AND expects 6 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator AND expects 6 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator AND expects 6 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator GTE expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator ADD expects 21 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator NEGATE expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator NEQCASE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r89&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator ADD expects 24 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h196b&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQ expects 30 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h47c6&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r93&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r237&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r84&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator MODDIV expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator DIV expects 21 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator NOT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;h9c8&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator LTE expects 16 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h250&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h6051&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator GT expects 24 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator OR expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator DIV expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator XOR expects 21 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator LTE expects 16 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3e&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator NOT expects 20 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator AND expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator ADD expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r54&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQ expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r243&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;26&#39;h14dd&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h741c&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r164&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;12&#39;h35b&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQCASE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h52b8&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQCASE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator GT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h6ddf&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator MODDIV expects 15 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator LTE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator LT expects 2 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator GTE expects 3 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h473b&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r110&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator GTE expects 6 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s COND generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator EQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator NEGATE expects 24 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator OR expects 24 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;hcfc&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator GTE expects 28 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator LTE expects 13 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator DIV expects 23 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;hafb&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h7d6b&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator LTE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h3d4b&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s COND generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator ADD expects 16 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;hc9&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator GTE expects 16 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator OR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;hf53&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h5c74&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:782</a>: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1684&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:782</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:783</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h5bf&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>: Operator LTE expects 21 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-785" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:785</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;14&#39;h1f62&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h4f6&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h241d&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator LTE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h3ec2&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator SUB expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r144&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator NEQCASE expects 20 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator AND expects 12 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h6f&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator LT expects 18 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h51a7&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h5b74&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator XOR expects 16 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s XOR generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator DIV expects 3 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator COND expects 16 bits on the Conditional False, but Conditional False&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator NOT expects 16 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator ADD expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator SUB expects 20 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator LTE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r77&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h667d&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator OR expects 14 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator OR expects 14 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r151&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator GTE expects 30 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator GT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h7ed&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator ADD expects 12 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator DIV expects 12 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;hb&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator XOR expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s CONST &#39;30&#39;h66c5&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;30&#39;h3e62&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;19&#39;h3af4&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator OR expects 5 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator NOT expects 5 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h69be&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r54&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator GT expects 3 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator GT expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator OR expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator XOR expects 19 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator SUB expects 19 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator OR expects 19 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-787" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:787</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;hf15&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Operator EQCASE expects 14 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Operator DIV expects 19 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;9&#39;h1a3&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Operator ADD expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Operator ADD expects 22 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Operator NEQCASE expects 22 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Operator LTE expects 19 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Operator EQ expects 27 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Operator NEQ expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Operator SUB expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Operator MODDIV expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s COND generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h1d8f&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>: Operator OR expects 22 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>: Operator AND expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r26&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h4634&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator LTE expects 31 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s DIV generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator EQCASE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h13&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator NEQCASE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h42c&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h60eb&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator EQ expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator NEQCASE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator NEGATE expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r38&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h243&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator GT expects 26 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator SUB expects 27 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator LTE expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h2f2&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator OR expects 12 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator OR expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator XOR expects 12 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h535a&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Operator GTE expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-792" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:792</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r128&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator GT expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r44&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h9&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;hcd&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h68&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator NOT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h10ab&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator NOT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;30&#39;h6092&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r184&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h30ab&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator LT expects 23 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator MODDIV expects 31 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator SUB expects 31 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h1b5&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator SUB expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator GTE expects 31 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h281&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator DIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h1dcd&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator DIV expects 27 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator LT expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator NEQCASE expects 31 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s CONST &#39;12&#39;hcb7&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator COND expects 19 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s XOR generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator NEGATE expects 19 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1945&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>: Operator AND expects 19 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-794" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:794</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator LTE expects 9 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 14 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator GT expects 14 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator GT expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r101&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r201&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator OR expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator LTE expects 18 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator MODDIV expects 13 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator ADD expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator EQ expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r17&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r160&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator OR expects 22 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h9b&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator OR expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator NEQ expects 13 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator GT expects 27 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h10&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h4e87&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator EQCASE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h62af&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h4838&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h2eb3&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator GT expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;hcc&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h6bf5&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator EQ expects 25 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h3a&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator EQ expects 19 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 15 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 15 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h75c7&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator LTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r0&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator ADD expects 27 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h7c51&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator LT expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;23&#39;h38d1&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator LT expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r66&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 15 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r128&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r245&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h1426&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h114&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Operator NOT expects 5 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>: Operator EQCASE expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>: Operator LTE expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>: Operator XOR expects 13 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>: Operator LT expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-797" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:797</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:798</a>: Operator SUB expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:798</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Operator GT expects 10 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r14&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Operator SUB expects 31 bits on the RHS, but RHS&#39;s CONST &#39;24&#39;h7a6a&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Operator DIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-800" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:800</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r14&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:801</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r57&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-802" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:802</a>: Operator NOT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:803</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;27&#39;h7948&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator EQ expects 12 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator MODDIV expects 28 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h4078&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h70b&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h604f&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator XOR expects 19 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator LT expects 10 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator EQCASE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h51&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h5c58&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator DIV expects 14 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator DIV expects 14 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator AND expects 14 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h2f&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator XOR expects 14 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3a11&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r45&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r231&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator GT expects 14 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator EQ expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r140&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator EQ expects 30 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r187&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h49d1&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>: Operator GT expects 18 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>: Operator ADD expects 18 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s ADD generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:806</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s OR generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:807</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-808" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:808</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:809</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-810" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:810</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r105&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-811" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:811</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r67&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-812" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:812</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r81&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-813" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:813</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;15&#39;h9eb&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:814</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-815" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:815</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h452&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r95&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SUB generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-817" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:817</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator EQ expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator NEQ expects 29 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h3cbc&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator GTE expects 31 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator AND expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r174&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator SUB expects 23 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator SUB expects 23 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h4c8f&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator LTE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;hec&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator LTE expects 26 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h58bc&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator LT expects 16 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s CONST &#39;25&#39;h6ca3&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator GTE expects 7 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator LTE expects 9 bits on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;9&#39;hc&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NOT generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h2f0c&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r134&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r13&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator GT expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator AND expects 14 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator SUB expects 13 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;he3&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator SUB expects 13 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator LTE expects 25 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h706d&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h786a&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator LTE expects 13 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s AND generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator EQ expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r176&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator XOR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h4b23&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator XOR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h3584&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator GTE expects 28 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s CONST &#39;19&#39;h46f1&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h10bc&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h1c36&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator XOR expects 18 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator XOR expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator DIV expects 17 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h7871&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator GT expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator GT expects 9 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator ADD expects 20 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s ADD generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h3393&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h16f4&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator LTE expects 15 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator DIV expects 15 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;he7a&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator AND expects 20 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s AND generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator XOR expects 13 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator NOT expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator OR expects 13 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator SUB expects 15 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator XOR expects 15 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator SUB expects 15 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator SUB expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;5&#39;h14&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator GTE expects 12 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator DIV expects 12 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h24c9&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator NEGATE expects 20 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator NEQCASE expects 21 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h592c&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h4d6&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator NEQCASE expects 21 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;9&#39;hb5&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator LT expects 9 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h7687&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;30&#39;h7a58&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h1717&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;23&#39;h26de&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r220&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator XOR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h32&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator XOR expects 29 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;25&#39;h4a4b&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator EQCASE expects 21 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h13da&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>: Operator GTE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r64&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h6&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>: Operator LT expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-821" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:821</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h4198&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-822" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:822</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:823</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r153&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-824" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:824</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;17&#39;h76a7&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>: Operator EQ expects 20 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>: Operator MODDIV expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>: Operator AND expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:826</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r47&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h7f81&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h564f&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator EQ expects 29 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator XOR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h2d74&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator SUB expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:828</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h5&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:829</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r178&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator LTE expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h2cc8&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h3731&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h6044&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r141&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator EQCASE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r214&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r10&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator ADD expects 24 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1e&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator EQ expects 30 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator GT expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h6978&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator LTE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h19a7&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h7cd5&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h2d1&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h4c9b&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;19&#39;h2001&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6172&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator EQ expects 19 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator MODDIV expects 20 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h73ea&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator COND expects 18 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator GT expects 8 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator XOR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator LT expects 19 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator NEQ expects 12 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator AND expects 14 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator SUB expects 14 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator SUB expects 14 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator AND expects 14 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator XOR expects 7 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator OR expects 7 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator OR expects 7 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h28&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator MODDIV expects 7 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator GTE expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator XOR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h3105&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h5f7b&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;7&#39;h2&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r122&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator NEQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h5bb0&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator DIV expects 11 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator DIV expects 11 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator DIV expects 4 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r54&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h26d4&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h6&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;13&#39;h1b93&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h97&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator LTE expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r140&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator SUB expects 10 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;he6&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h151b&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h7a7e&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator MODDIV expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator LT expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator LTE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r177&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h6707&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator SUB expects 27 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator OR expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator ADD expects 27 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator GT expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator AND expects 20 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator AND expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator GT expects 31 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h48&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator COND expects 4 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator LTE expects 4 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator LT expects 26 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s AND generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-832" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:832</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>: Operator OR expects 4 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>: Operator OR expects 4 bits on the RHS, but RHS&#39;s VARREF &#39;r125&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>: Operator NEQ expects 20 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>: Operator NOT expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r69&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator ADD expects 27 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h2418&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator OR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r201&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h682e&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h4ffa&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h7&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator AND expects 12 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator LT expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator ADD expects 6 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h502d&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r42&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h3679&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator SUB expects 17 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator OR expects 17 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator EQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3b&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h7&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator MODDIV expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator LT expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator AND expects 30 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator LTE expects 6 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator SUB expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h51e6&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MUL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-835" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:835</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-836" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:836</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-837" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:837</a>: Operator NOT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h2225&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r203&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r69&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>: Operator EQCASE expects 23 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>: Operator NEQ expects 9 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>: Operator EQCASE expects 20 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>: Operator EQCASE expects 11 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r134&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>: Operator LT expects 30 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h5849&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3a&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator EQ expects 29 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h6d5&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator EQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator EQ expects 16 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h72&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator ADD expects 6 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator GT expects 6 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator SUB expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator ADD expects 14 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator COND expects 13 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r136&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator NEQCASE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r124&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator LT expects 21 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator MODDIV expects 20 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h2761&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>: Operator GTE expects 5 bits on the RHS, but RHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>: Operator LTE expects 29 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r132&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator LT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h0&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h5358&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h7d8d&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator EQ expects 2 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator XOR expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator LTE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator GT expects 64 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h3f6b&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator GTE expects 18 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator SUB expects 19 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;ha15&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator MODDIV expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator MODDIV expects 19 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator ADD expects 19 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator ADD expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-843" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:843</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h53e3&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator NEQ expects 22 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h3e5d&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator NOT expects 14 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator EQ expects 29 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator EQ expects 20 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h5c&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator EQCASE expects 11 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator NOT expects 14 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator DIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;hf&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h13&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator LT expects 31 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator GTE expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:845</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:846</a>: Operator LTE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:846</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:847</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:848</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r108&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator DIV expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator EQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator ADD expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r97&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator GTE expects 9 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-850" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:850</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;27&#39;h5db1&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-851" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:851</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;27&#39;h61d3&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-852" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:852</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-854" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:854</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>: Operator GT expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r69&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>: Operator EQ expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:856</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;15&#39;h2c29&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator NEQCASE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator AND expects 26 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hc6&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h928&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s COND generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-858" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:858</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r166&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-859" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:859</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:860</a>: Operator GTE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h6d&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:860</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>: Operator OR expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r103&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s OR generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r111&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r145&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator ADD expects 28 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h78f&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h1d4&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator MODDIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h39&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator GTE expects 2 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator EQ expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator MODDIV expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r136&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator ADD expects 14 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator DIV expects 14 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h381&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator COND expects 6 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator NEQCASE expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator DIV expects 21 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h32a7&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:863</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:863</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>: Operator SUB expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>: Operator MODDIV expects 15 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:865</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;h222c&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-866" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:866</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;10&#39;hbc&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r141&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;28&#39;h91&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Operator NOT expects 27 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Operator AND expects 27 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-868" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:868</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:869</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;13&#39;h342&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h148&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r205&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h10c7&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r145&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h6ec&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator COND expects 15 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h5c1a&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator EQCASE expects 5 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator GTE expects 5 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator LT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6629&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h76b&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h18d&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;17&#39;h4ad6&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hab&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r120&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator MODDIV expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h695e&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator LTE expects 7 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator NEQCASE expects 3 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator GT expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator XOR expects 21 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h1b&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator XOR expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator LTE expects 12 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator NEGATE expects 21 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator OR expects 21 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator OR expects 21 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1a&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator NEQCASE expects 9 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator LT expects 23 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s COND generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-872" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:872</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h6943&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:873</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:874</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:875</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:875</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:876</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;hfb&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r9&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Operator LTE expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Operator GTE expects 12 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Operator LT expects 15 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Operator NEQ expects 8 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;hf&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>: Operator ADD expects 26 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1361&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h1614&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator OR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r23&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator LTE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h2add&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator GTE expects 2 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator NEGATE expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r175&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator LT expects 5 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator NOT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>: Operator MODDIV expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator GTE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r67&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator AND expects 3 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s AND generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r153&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator NEQCASE expects 8 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2b&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r39&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator EQ expects 21 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator DIV expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator DIV expects 18 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator NEGATE expects 4 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator ADD expects 4 bits on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator ADD expects 4 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator AND expects 16 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator ADD expects 16 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator ADD expects 16 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h140&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator EQCASE expects 16 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:880</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:881</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r208&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>: Operator AND expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r46&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator LTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r224&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r59&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r245&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h5b91&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator EQ expects 5 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator NOT expects 4 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator LT expects 18 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator AND expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s CONST &#39;24&#39;h2bb7&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator GT expects 30 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-884" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:884</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h3a15&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator LT expects 4 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r184&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;18&#39;h62e0&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator GT expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r7&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h261a&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h226f&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h88&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator EQ expects 22 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h32ee&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MUL generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;h143b&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h2f4b&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h73e&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MUL generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h5c0c&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h1a&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator GT expects 5 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator XOR expects 5 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s CONST &#39;25&#39;h54cf&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r78&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h5932&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:886</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r41&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>: Operator NEQ expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>: Operator GT expects 13 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h2838&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-888" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:888</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-889" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:889</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:890</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;5&#39;h16&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h4e87&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-892" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:892</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-893" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:893</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:894</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;25&#39;hdf4&#39; generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>: Operator MODDIV expects 10 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>: Operator OR expects 21 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-896" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:896</a>: Operator ADD expects 5 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-896" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:896</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:897</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>: Operator NEQCASE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r164&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h3f3&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>: Operator NOT expects 18 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:899</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;13&#39;h1ae6&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-900" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:900</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;11&#39;h27f&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:901</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h14a0&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator LTE expects 16 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator SUB expects 16 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator SUB expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h58a3&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h3f4c&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4cb7&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:903</a>: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:903</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator XOR expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s XOR generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;11&#39;h0&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r161&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h1ac3&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator NEGATE expects 14 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;ha3e&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator XOR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h1246&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h11&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h6553&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h87&#39; generates 11 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator NEQ expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator AND expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator LTE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h2d8&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator EQ expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator LTE expects 12 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator XOR expects 12 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator SUB expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator SUB expects 28 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-905" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:905</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator NEQ expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r211&#39; generates 13 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator NEQ expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h15be&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator DIV expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r151&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator SUB expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator SUB expects 27 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator NEGATE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r177&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;30&#39;h29af&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r227&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:907</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r9&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-908" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:908</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h30&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:910</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r172&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:911</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;14&#39;h2732&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:912</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r209&#39; generates 26 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-913" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:913</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r122&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-914" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:914</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6179&#39; generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-915" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:915</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-916" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:916</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;20&#39;hf98&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-917" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:917</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h434c&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hdf&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>: Operator XOR expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-919" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:919</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-920" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:920</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>: Operator NEQ expects 19 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>: Operator EQ expects 18 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:922</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:923</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r98&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator NEGATE expects 31 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h3fae&#39; generates 21 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r89&#39; generates 5 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator NEQCASE expects 11 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;h589&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;31&#39;h73e9&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r222&#39; generates 31 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r80&#39; generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator DIV expects 20 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h2d54&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2b&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r41&#39; generates 15 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;6&#39;h35&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:925</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;18&#39;h31e3&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:926</a>: Operator NOT expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r46&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-927" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:927</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r153&#39; generates 29 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-928" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:928</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;hb&#39; generates 4 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>: Operator GTE expects 11 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:930</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;10&#39;haa&#39; generates 10 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h2e5c&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NOT generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator EQ expects 18 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator GTE expects 10 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator AND expects 3 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 3 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h1a8&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h4b97&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator EQ expects 22 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator EQ expects 20 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h2b69&#39; generates 23 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h5540&#39; generates 16 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator EQ expects 11 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator LT expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator GT expects 23 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator SUB expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator AND expects 23 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator AND expects 23 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h320e&#39; generates 17 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r111&#39; generates 22 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator SUB expects 21 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r132&#39; generates 28 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator LTE expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator NEQ expects 3 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h9&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h48&#39; generates 7 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h7e&#39; generates 8 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h38e3&#39; generates 24 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r47&#39; generates 18 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator ADD expects 22 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator AND expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator OR expects 25 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r103&#39; generates 12 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 25 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h1ff0&#39; generates 20 bits.
                                                                                           : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1001

</pre>
</body>