Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1004bbfa39104ad59ea40e76cf218fff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_ddr3_hdmi_behav xil_defaultlib.tb_top_ddr3_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c0 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c0 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port OCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T3 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T4 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TBYTEIN [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:67]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D5 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D6 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D7 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D8 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port OCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SHIFTIN1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SHIFTIN2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:109]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T3 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T4 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TBYTEIN [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port par_dat [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_sr_req [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:160]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_ref_req [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:161]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_zq_req [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:162]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port rd_cmd_bl [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.encode
Compiling module unisims_ver.OBUFDS
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=10,TRISTATE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=10,SERDES_M...
Compiling module xil_defaultlib.par2ser
Compiling module xil_defaultlib.hdmi_ctrl
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.buffer_fifo
Compiling module xil_defaultlib.hdmi_ddr3_buffer
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_1_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_1_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_1_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_1_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_1_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_1_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_1_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_1_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.arbit
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.cmd_fifo
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.wr_data_fifo
Compiling module xil_defaultlib.a7_wr_ctrl
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.rd_data_fifo
Compiling module xil_defaultlib.a7_rd_ctrl
Compiling module xil_defaultlib.A7_DDR3_CTRL
Compiling module xil_defaultlib.user_rd_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.top_ddr3_hdmi_ctrl
Compiling module xil_defaultlib.ddr3_model_default
WARNING: [XSIM 43-4333] File "F:/ddr3_hdmi/ddr3_hdmi.srcs/ddr3_model.sv" Line 716 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling module xil_defaultlib.tb_top_ddr3_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_ddr3_hdmi_behav
