
#define WDEVTXIMR2_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x0000)
#define WDEV_TXIMR2_DATA_WBD (BIT(31))
#define WDEV_TXIMR2_DATA_WBD_S 31
#define WDEV_TXIMR2_RTS_WBD (BIT(30))
#define WDEV_TXIMR2_RTS_WBD_S 30
#define WDEV_TXIMR2_FORCE_BW (BIT(29))
#define WDEV_TXIMR2_FORCE_BW_S 29
#define WDEV_TXIMR2_NONHTDUP 0x00000003
#define WDEV_TXIMR2_NONHTDUP_S 27
#define WDEV_TXIMR2_SIGMODE 0x00000003
#define WDEV_TXIMR2_SIGMODE_S 25
#define WDEV_TXIMR2_KID 0x000000FF
#define WDEV_TXIMR2_KID_S 17
#define WDEV_TXIMR2_RATE 0x0000001F
#define WDEV_TXIMR2_RATE_S 12
#define WDEV_TXIMR2_LENGTH 0x00000FFF
#define WDEV_TXIMR2_LENGTH_S 0

#define WDEVTXIMR2_PTI_REG (REG_WDEVTXQMEM_BASE + 0x0004)
#define WDEV_TXIMR2_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXIMR2_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXIMR2_MAINTAIN_PTI 0x0000000F
#define WDEV_TXIMR2_MAINTAIN_PTI_S 16
#define WDEV_TXIMR2_RTS_PTI 0x0000000F
#define WDEV_TXIMR2_RTS_PTI_S 12
#define WDEV_TXIMR2_DATA_PTI 0x0000000F
#define WDEV_TXIMR2_DATA_PTI_S 8
#define WDEV_TXIMR2_ACK_PTI 0x0000000F
#define WDEV_TXIMR2_ACK_PTI_S 4

#define WDEVTXIMR2_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x0008)
#define WDEV_TXIMR2_HTSIG 0xFFFFFFFF
#define WDEV_TXIMR2_HTSIG_S 0

#define WDEVTXIMR2_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x000C)
#define WDEV_TXIMR2_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXIMR2_VHTSIGA_LO_S 0

#define WDEVTXIMR2_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x0010)
#define WDEV_TXIMR2_VHTSIGB 0x007FFFFF
#define WDEV_TXIMR2_VHTSIGB_S 2
#define WDEV_TXIMR2_VHTSIGA_HI 0x00000003
#define WDEV_TXIMR2_VHTSIGA_HI_S 0

#define WDEVTXIMR2_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x0014)
#define WDEV_TXIMR2_HT80TXOP_NUM 0x0000000F
#define WDEV_TXIMR2_HT80TXOP_NUM_S 24
#define WDEV_TXIMR2_HT80EOF_NUM 0x00000003
#define WDEV_TXIMR2_HT80EOF_NUM_S 22
#define WDEV_TXIMR2_HT80LEN 0x001FFFFF
#define WDEV_TXIMR2_HT80LEN_S 0

#define WDEVTXIMR2_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x0018)
#define WDEV_TXIMR2_HT40TXOP_NUM 0x0000000F
#define WDEV_TXIMR2_HT40TXOP_NUM_S 24
#define WDEV_TXIMR2_HT40EOF_NUM 0x00000003
#define WDEV_TXIMR2_HT40EOF_NUM_S 22
#define WDEV_TXIMR2_HT40LEN 0x0007FFFF
#define WDEV_TXIMR2_HT40LEN_S 0

#define WDEVTXIMR2_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x001C)
#define WDEV_TXIMR2_TXOP_SEL 0x00000003
#define WDEV_TXIMR2_TXOP_SEL_S 28
#define WDEV_TXIMR2_20TXOP_NUM 0x0000000F
#define WDEV_TXIMR2_20TXOP_NUM_S 24
#define WDEV_TXIMR2_20EOF_NUM 0x00000003
#define WDEV_TXIMR2_20EOF_NUM_S 22
#define WDEV_TXIMR2_ANT_FORCE (BIT(5))
#define WDEV_TXIMR2_ANT_FORCE_S 5
#define WDEV_TXIMR2_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXIMR2_ANT_FORCE_VALUE_S 4
#define WDEV_TXIMR2_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXIMR2_ANT_FORCE_LAST_S 3
#define WDEV_TXRXIMR2_ANT_FORCE (BIT(2))
#define WDEV_TXRXIMR2_ANT_FORCE_S 2
#define WDEV_TXRXIMR2_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXIMR2_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXIMR2_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXIMR2_ANT_FORCE_LAST_S 0

#define WDEVTXIMR2_DUR_REG (REG_WDEVTXQMEM_BASE + 0x0020)
#define WDEV_TXIMR2_20DUR 0x0000FFFF
#define WDEV_TXIMR2_20DUR_S 16
#define WDEV_TXIMR2_HT40DUR 0x0000FFFF
#define WDEV_TXIMR2_HT40DUR_S 0

#define WDEVTXIMR2_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x0024)
#define WDEV_TXIMR2_HT80DUR 0x0000FFFF
#define WDEV_TXIMR2_HT80DUR_S 0

#define WDEVTXIMR2PMD_REG (REG_WDEVTXQMEM_BASE + 0x0028)
#define WDEV_TXIMR2COMPLETE_NUM 0x0000000F
#define WDEV_TXIMR2COMPLETE_NUM_S 28
#define WDEV_TXIMR2_CBW 0x00000003
#define WDEV_TXIMR2_CBW_S 25
#define WDEV_TXIMR2_RSSI_VALID (BIT(24))
#define WDEV_TXIMR2_RSSI_VALID_S 24
#define WDEV_TXIMR2_RSSI 0x000000FF
#define WDEV_TXIMR2_RSSI_S 16
#define WDEV_TXIMR2COMPLETE_STATE 0x0000000F
#define WDEV_TXIMR2COMPLETE_STATE_S 12
#define WDEV_TXIMR2COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXIMR2COMPLETE_ST_MATCH_S 8
#define WDEV_TXIMR2COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXIMR2COMPLETE_ERRCODE_S 0

#define WDEVTXIMR2BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x002C)
#define WDEV_TXIMR2BA_BMHI 0xFFFFFFFF
#define WDEV_TXIMR2BA_BMHI_S 0

#define WDEVTXIMR2BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x0030)
#define WDEV_TXIMR2BA_BMLO 0xFFFFFFFF
#define WDEV_TXIMR2BA_BMLO_S 0

#define WDEVTXIMR2BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x0034)
#define WDEV_TXIMR2BA_TAHI 0x0000FFFF
#define WDEV_TXIMR2BA_TAHI_S 0

#define WDEVTXIMR2BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x0038)
#define WDEV_TXIMR2BA_TALO 0xFFFFFFFF
#define WDEV_TXIMR2BA_TALO_S 0

#define WDEVTXIMR2BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x003C)
#define WDEV_TXIMR2BA_TID 0x0000000F
#define WDEV_TXIMR2BA_TID_S 12
#define WDEV_TXIMR2BA_SSN 0x00000FFF
#define WDEV_TXIMR2BA_SSN_S 0

#define WDEVTXIMR2_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x0040)
#define WDEV_TXIMR2_TXSTART_US 0xFFFFFFFF
#define WDEV_TXIMR2_TXSTART_US_S 0

#define WDEVTXIMR2_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0044)
#define WDEV_TXIMR2_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXIMR2_TXRXACK_US_HI_S 14
#define WDEV_TXIMR2_TXSTART_CYCLE 0x0000007F
#define WDEV_TXIMR2_TXSTART_CYCLE_S 0

#define WDEVTXIMR2_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0048)
#define WDEV_TXIMR2_TXRXACK_US 0x00003FFF
#define WDEV_TXIMR2_TXRXACK_US_S 18
#define WDEV_TXIMR2_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXIMR2_TXRXACK_CYCDEC_S 7
#define WDEV_TXIMR2_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXIMR2_TXRXACK_CYCLE_S 0

#define WDEVTXIMR1_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x004C)
#define WDEV_TXIMR1_DATA_WBD (BIT(31))
#define WDEV_TXIMR1_DATA_WBD_S 31
#define WDEV_TXIMR1_RTS_WBD (BIT(30))
#define WDEV_TXIMR1_RTS_WBD_S 30
#define WDEV_TXIMR1_FORCE_BW (BIT(29))
#define WDEV_TXIMR1_FORCE_BW_S 29
#define WDEV_TXIMR1_NONHTDUP 0x00000003
#define WDEV_TXIMR1_NONHTDUP_S 27
#define WDEV_TXIMR1_SIGMODE 0x00000003
#define WDEV_TXIMR1_SIGMODE_S 25
#define WDEV_TXIMR1_KID 0x000000FF
#define WDEV_TXIMR1_KID_S 17
#define WDEV_TXIMR1_RATE 0x0000001F
#define WDEV_TXIMR1_RATE_S 12
#define WDEV_TXIMR1_LENGTH 0x00000FFF
#define WDEV_TXIMR1_LENGTH_S 0

#define WDEVTXIMR1_PTI_REG (REG_WDEVTXQMEM_BASE + 0x0050)
#define WDEV_TXIMR1_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXIMR1_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXIMR1_MAINTAIN_PTI 0x0000000F
#define WDEV_TXIMR1_MAINTAIN_PTI_S 16
#define WDEV_TXIMR1_RTS_PTI 0x0000000F
#define WDEV_TXIMR1_RTS_PTI_S 12
#define WDEV_TXIMR1_DATA_PTI 0x0000000F
#define WDEV_TXIMR1_DATA_PTI_S 8
#define WDEV_TXIMR1_ACK_PTI 0x0000000F
#define WDEV_TXIMR1_ACK_PTI_S 4

#define WDEVTXIMR1_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x0054)
#define WDEV_TXIMR1_HTSIG 0xFFFFFFFF
#define WDEV_TXIMR1_HTSIG_S 0

#define WDEVTXIMR1_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x0058)
#define WDEV_TXIMR1_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXIMR1_VHTSIGA_LO_S 0

#define WDEVTXIMR1_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x005C)
#define WDEV_TXIMR1_VHTSIGB 0x007FFFFF
#define WDEV_TXIMR1_VHTSIGB_S 2
#define WDEV_TXIMR1_VHTSIGA_HI 0x00000003
#define WDEV_TXIMR1_VHTSIGA_HI_S 0

#define WDEVTXIMR1_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x0060)
#define WDEV_TXIMR1_HT80TXOP_NUM 0x0000000F
#define WDEV_TXIMR1_HT80TXOP_NUM_S 24
#define WDEV_TXIMR1_HT80EOF_NUM 0x00000003
#define WDEV_TXIMR1_HT80EOF_NUM_S 22
#define WDEV_TXIMR1_HT80LEN 0x001FFFFF
#define WDEV_TXIMR1_HT80LEN_S 0

#define WDEVTXIMR1_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x0064)
#define WDEV_TXIMR1_HT40TXOP_NUM 0x0000000F
#define WDEV_TXIMR1_HT40TXOP_NUM_S 24
#define WDEV_TXIMR1_HT40EOF_NUM 0x00000003
#define WDEV_TXIMR1_HT40EOF_NUM_S 22
#define WDEV_TXIMR1_HT40LEN 0x0007FFFF
#define WDEV_TXIMR1_HT40LEN_S 0

#define WDEVTXIMR1_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x0068)
#define WDEV_TXIMR1_TXOP_SEL 0x00000003
#define WDEV_TXIMR1_TXOP_SEL_S 28
#define WDEV_TXIMR1_20TXOP_NUM 0x0000000F
#define WDEV_TXIMR1_20TXOP_NUM_S 24
#define WDEV_TXIMR1_20EOF_NUM 0x00000003
#define WDEV_TXIMR1_20EOF_NUM_S 22
#define WDEV_TXIMR1_ANT_FORCE (BIT(5))
#define WDEV_TXIMR1_ANT_FORCE_S 5
#define WDEV_TXIMR1_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXIMR1_ANT_FORCE_VALUE_S 4
#define WDEV_TXIMR1_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXIMR1_ANT_FORCE_LAST_S 3
#define WDEV_TXRXIMR1_ANT_FORCE (BIT(2))
#define WDEV_TXRXIMR1_ANT_FORCE_S 2
#define WDEV_TXRXIMR1_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXIMR1_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXIMR1_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXIMR1_ANT_FORCE_LAST_S 0

#define WDEVTXIMR1_DUR_REG (REG_WDEVTXQMEM_BASE + 0x006C)
#define WDEV_TXIMR1_20DUR 0x0000FFFF
#define WDEV_TXIMR1_20DUR_S 16
#define WDEV_TXIMR1_HT40DUR 0x0000FFFF
#define WDEV_TXIMR1_HT40DUR_S 0

#define WDEVTXIMR1_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x0070)
#define WDEV_TXIMR1_HT80DUR 0x0000FFFF
#define WDEV_TXIMR1_HT80DUR_S 0

#define WDEVTXIMR1PMD_REG (REG_WDEVTXQMEM_BASE + 0x0074)
#define WDEV_TXIMR1COMPLETE_NUM 0x0000000F
#define WDEV_TXIMR1COMPLETE_NUM_S 28
#define WDEV_TXIMR1_CBW 0x00000003
#define WDEV_TXIMR1_CBW_S 25
#define WDEV_TXIMR1_RSSI_VALID (BIT(24))
#define WDEV_TXIMR1_RSSI_VALID_S 24
#define WDEV_TXIMR1_RSSI 0x000000FF
#define WDEV_TXIMR1_RSSI_S 16
#define WDEV_TXIMR1COMPLETE_STATE 0x0000000F
#define WDEV_TXIMR1COMPLETE_STATE_S 12
#define WDEV_TXIMR1COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXIMR1COMPLETE_ST_MATCH_S 8
#define WDEV_TXIMR1COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXIMR1COMPLETE_ERRCODE_S 0

#define WDEVTXIMR1BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x0078)
#define WDEV_TXIMR1BA_BMHI 0xFFFFFFFF
#define WDEV_TXIMR1BA_BMHI_S 0

#define WDEVTXIMR1BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x007C)
#define WDEV_TXIMR1BA_BMLO 0xFFFFFFFF
#define WDEV_TXIMR1BA_BMLO_S 0

#define WDEVTXIMR1BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x0080)
#define WDEV_TXIMR1BA_TAHI 0x0000FFFF
#define WDEV_TXIMR1BA_TAHI_S 0

#define WDEVTXIMR1BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x0084)
#define WDEV_TXIMR1BA_TALO 0xFFFFFFFF
#define WDEV_TXIMR1BA_TALO_S 0

#define WDEVTXIMR1BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x0088)
#define WDEV_TXIMR1BA_TID 0x0000000F
#define WDEV_TXIMR1BA_TID_S 12
#define WDEV_TXIMR1BA_SSN 0x00000FFF
#define WDEV_TXIMR1BA_SSN_S 0

#define WDEVTXIMR1_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x008C)
#define WDEV_TXIMR1_TXSTART_US 0xFFFFFFFF
#define WDEV_TXIMR1_TXSTART_US_S 0

#define WDEVTXIMR1_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0090)
#define WDEV_TXIMR1_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXIMR1_TXRXACK_US_HI_S 14
#define WDEV_TXIMR1_TXSTART_CYCLE 0x0000007F
#define WDEV_TXIMR1_TXSTART_CYCLE_S 0

#define WDEVTXIMR1_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0094)
#define WDEV_TXIMR1_TXRXACK_US 0x00003FFF
#define WDEV_TXIMR1_TXRXACK_US_S 18
#define WDEV_TXIMR1_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXIMR1_TXRXACK_CYCDEC_S 7
#define WDEV_TXIMR1_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXIMR1_TXRXACK_CYCLE_S 0

#define WDEVTXIMR0_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x0098)
#define WDEV_TXIMR0_DATA_WBD (BIT(31))
#define WDEV_TXIMR0_DATA_WBD_S 31
#define WDEV_TXIMR0_RTS_WBD (BIT(30))
#define WDEV_TXIMR0_RTS_WBD_S 30
#define WDEV_TXIMR0_FORCE_BW (BIT(29))
#define WDEV_TXIMR0_FORCE_BW_S 29
#define WDEV_TXIMR0_NONHTDUP 0x00000003
#define WDEV_TXIMR0_NONHTDUP_S 27
#define WDEV_TXIMR0_SIGMODE 0x00000003
#define WDEV_TXIMR0_SIGMODE_S 25
#define WDEV_TXIMR0_KID 0x000000FF
#define WDEV_TXIMR0_KID_S 17
#define WDEV_TXIMR0_RATE 0x0000001F
#define WDEV_TXIMR0_RATE_S 12
#define WDEV_TXIMR0_LENGTH 0x00000FFF
#define WDEV_TXIMR0_LENGTH_S 0

#define WDEVTXIMR0_PTI_REG (REG_WDEVTXQMEM_BASE + 0x009C)
#define WDEV_TXIMR0_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXIMR0_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXIMR0_MAINTAIN_PTI 0x0000000F
#define WDEV_TXIMR0_MAINTAIN_PTI_S 16
#define WDEV_TXIMR0_RTS_PTI 0x0000000F
#define WDEV_TXIMR0_RTS_PTI_S 12
#define WDEV_TXIMR0_DATA_PTI 0x0000000F
#define WDEV_TXIMR0_DATA_PTI_S 8
#define WDEV_TXIMR0_ACK_PTI 0x0000000F
#define WDEV_TXIMR0_ACK_PTI_S 4

#define WDEVTXIMR0_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x00A0)
#define WDEV_TXIMR0_HTSIG 0xFFFFFFFF
#define WDEV_TXIMR0_HTSIG_S 0

#define WDEVTXIMR0_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x00A4)
#define WDEV_TXIMR0_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXIMR0_VHTSIGA_LO_S 0

#define WDEVTXIMR0_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x00A8)
#define WDEV_TXIMR0_VHTSIGB 0x007FFFFF
#define WDEV_TXIMR0_VHTSIGB_S 2
#define WDEV_TXIMR0_VHTSIGA_HI 0x00000003
#define WDEV_TXIMR0_VHTSIGA_HI_S 0

#define WDEVTXIMR0_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x00AC)
#define WDEV_TXIMR0_HT80TXOP_NUM 0x0000000F
#define WDEV_TXIMR0_HT80TXOP_NUM_S 24
#define WDEV_TXIMR0_HT80EOF_NUM 0x00000003
#define WDEV_TXIMR0_HT80EOF_NUM_S 22
#define WDEV_TXIMR0_HT80LEN 0x001FFFFF
#define WDEV_TXIMR0_HT80LEN_S 0

#define WDEVTXIMR0_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x00B0)
#define WDEV_TXIMR0_HT40TXOP_NUM 0x0000000F
#define WDEV_TXIMR0_HT40TXOP_NUM_S 24
#define WDEV_TXIMR0_HT40EOF_NUM 0x00000003
#define WDEV_TXIMR0_HT40EOF_NUM_S 22
#define WDEV_TXIMR0_HT40LEN 0x0007FFFF
#define WDEV_TXIMR0_HT40LEN_S 0

#define WDEVTXIMR0_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x00B4)
#define WDEV_TXIMR0_TXOP_SEL 0x00000003
#define WDEV_TXIMR0_TXOP_SEL_S 28
#define WDEV_TXIMR0_20TXOP_NUM 0x0000000F
#define WDEV_TXIMR0_20TXOP_NUM_S 24
#define WDEV_TXIMR0_20EOF_NUM 0x00000003
#define WDEV_TXIMR0_20EOF_NUM_S 22
#define WDEV_TXIMR0_ANT_FORCE (BIT(5))
#define WDEV_TXIMR0_ANT_FORCE_S 5
#define WDEV_TXIMR0_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXIMR0_ANT_FORCE_VALUE_S 4
#define WDEV_TXIMR0_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXIMR0_ANT_FORCE_LAST_S 3
#define WDEV_TXRXIMR0_ANT_FORCE (BIT(2))
#define WDEV_TXRXIMR0_ANT_FORCE_S 2
#define WDEV_TXRXIMR0_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXIMR0_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXIMR0_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXIMR0_ANT_FORCE_LAST_S 0

#define WDEVTXIMR0_DUR_REG (REG_WDEVTXQMEM_BASE + 0x00B8)
#define WDEV_TXIMR0_20DUR 0x0000FFFF
#define WDEV_TXIMR0_20DUR_S 16
#define WDEV_TXIMR0_HT40DUR 0x0000FFFF
#define WDEV_TXIMR0_HT40DUR_S 0

#define WDEVTXIMR0_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x00BC)
#define WDEV_TXIMR0_HT80DUR 0x0000FFFF
#define WDEV_TXIMR0_HT80DUR_S 0

#define WDEVTXIMR0PMD_REG (REG_WDEVTXQMEM_BASE + 0x00C0)
#define WDEV_TXIMR0COMPLETE_NUM 0x0000000F
#define WDEV_TXIMR0COMPLETE_NUM_S 28
#define WDEV_TXIMR0_CBW 0x00000003
#define WDEV_TXIMR0_CBW_S 25
#define WDEV_TXIMR0_RSSI_VALID (BIT(24))
#define WDEV_TXIMR0_RSSI_VALID_S 24
#define WDEV_TXIMR0_RSSI 0x000000FF
#define WDEV_TXIMR0_RSSI_S 16
#define WDEV_TXIMR0COMPLETE_STATE 0x0000000F
#define WDEV_TXIMR0COMPLETE_STATE_S 12
#define WDEV_TXIMR0COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXIMR0COMPLETE_ST_MATCH_S 8
#define WDEV_TXIMR0COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXIMR0COMPLETE_ERRCODE_S 0

#define WDEVTXIMR0BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x00C4)
#define WDEV_TXIMR0BA_BMHI 0xFFFFFFFF
#define WDEV_TXIMR0BA_BMHI_S 0

#define WDEVTXIMR0BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x00C8)
#define WDEV_TXIMR0BA_BMLO 0xFFFFFFFF
#define WDEV_TXIMR0BA_BMLO_S 0

#define WDEVTXIMR0BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x00CC)
#define WDEV_TXIMR0BA_TAHI 0x0000FFFF
#define WDEV_TXIMR0BA_TAHI_S 0

#define WDEVTXIMR0BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x00D0)
#define WDEV_TXIMR0BA_TALO 0xFFFFFFFF
#define WDEV_TXIMR0BA_TALO_S 0

#define WDEVTXIMR0BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x00D4)
#define WDEV_TXIMR0BA_TID 0x0000000F
#define WDEV_TXIMR0BA_TID_S 12
#define WDEV_TXIMR0BA_SSN 0x00000FFF
#define WDEV_TXIMR0BA_SSN_S 0

#define WDEVTXIMR0_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x00D8)
#define WDEV_TXIMR0_TXSTART_US 0xFFFFFFFF
#define WDEV_TXIMR0_TXSTART_US_S 0

#define WDEVTXIMR0_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x00DC)
#define WDEV_TXIMR0_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXIMR0_TXRXACK_US_HI_S 14
#define WDEV_TXIMR0_TXSTART_CYCLE 0x0000007F
#define WDEV_TXIMR0_TXSTART_CYCLE_S 0

#define WDEVTXIMR0_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x00E0)
#define WDEV_TXIMR0_TXRXACK_US 0x00003FFF
#define WDEV_TXIMR0_TXRXACK_US_S 18
#define WDEV_TXIMR0_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXIMR0_TXRXACK_CYCDEC_S 7
#define WDEV_TXIMR0_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXIMR0_TXRXACK_CYCLE_S 0

#define WDEVTXQ7_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x00E4)
#define WDEV_TXQ7_DATA_WBD (BIT(31))
#define WDEV_TXQ7_DATA_WBD_S 31
#define WDEV_TXQ7_RTS_WBD (BIT(30))
#define WDEV_TXQ7_RTS_WBD_S 30
#define WDEV_TXQ7_FORCE_BW (BIT(29))
#define WDEV_TXQ7_FORCE_BW_S 29
#define WDEV_TXQ7_NONHTDUP 0x00000003
#define WDEV_TXQ7_NONHTDUP_S 27
#define WDEV_TXQ7_SIGMODE 0x00000003
#define WDEV_TXQ7_SIGMODE_S 25
#define WDEV_TXQ7_KID 0x000000FF
#define WDEV_TXQ7_KID_S 17
#define WDEV_TXQ7_RATE 0x0000001F
#define WDEV_TXQ7_RATE_S 12
#define WDEV_TXQ7_LENGTH 0x00000FFF
#define WDEV_TXQ7_LENGTH_S 0

#define WDEVTXQ7_PTI_REG (REG_WDEVTXQMEM_BASE + 0x00E8)
#define WDEV_TXQ7_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ7_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ7_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ7_MAINTAIN_PTI_S 16
#define WDEV_TXQ7_RTS_PTI 0x0000000F
#define WDEV_TXQ7_RTS_PTI_S 12
#define WDEV_TXQ7_DATA_PTI 0x0000000F
#define WDEV_TXQ7_DATA_PTI_S 8
#define WDEV_TXQ7_ACK_PTI 0x0000000F
#define WDEV_TXQ7_ACK_PTI_S 4

#define WDEVTXQ7_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x00EC)
#define WDEV_TXQ7_HTSIG 0xFFFFFFFF
#define WDEV_TXQ7_HTSIG_S 0

#define WDEVTXQ7_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x00F0)
#define WDEV_TXQ7_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ7_VHTSIGA_LO_S 0

#define WDEVTXQ7_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x00F4)
#define WDEV_TXQ7_VHTSIGB 0x007FFFFF
#define WDEV_TXQ7_VHTSIGB_S 2
#define WDEV_TXQ7_VHTSIGA_HI 0x00000003
#define WDEV_TXQ7_VHTSIGA_HI_S 0

#define WDEVTXQ7_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x00F8)
#define WDEV_TXQ7_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ7_HT80TXOP_NUM_S 24
#define WDEV_TXQ7_HT80EOF_NUM 0x00000003
#define WDEV_TXQ7_HT80EOF_NUM_S 22
#define WDEV_TXQ7_HT80LEN 0x001FFFFF
#define WDEV_TXQ7_HT80LEN_S 0

#define WDEVTXQ7_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x00FC)
#define WDEV_TXQ7_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ7_HT40TXOP_NUM_S 24
#define WDEV_TXQ7_HT40EOF_NUM 0x00000003
#define WDEV_TXQ7_HT40EOF_NUM_S 22
#define WDEV_TXQ7_HT40LEN 0x0007FFFF
#define WDEV_TXQ7_HT40LEN_S 0

#define WDEVTXQ7_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x0100)
#define WDEV_TXQ7_TXOP_SEL 0x00000003
#define WDEV_TXQ7_TXOP_SEL_S 28
#define WDEV_TXQ7_20TXOP_NUM 0x0000000F
#define WDEV_TXQ7_20TXOP_NUM_S 24
#define WDEV_TXQ7_20EOF_NUM 0x00000003
#define WDEV_TXQ7_20EOF_NUM_S 22
#define WDEV_TXQ7_ANT_FORCE (BIT(5))
#define WDEV_TXQ7_ANT_FORCE_S 5
#define WDEV_TXQ7_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ7_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ7_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ7_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ7_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ7_ANT_FORCE_S 2
#define WDEV_TXRXQ7_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ7_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ7_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ7_ANT_FORCE_LAST_S 0

#define WDEVTXQ7_DUR_REG (REG_WDEVTXQMEM_BASE + 0x0104)
#define WDEV_TXQ7_20DUR 0x0000FFFF
#define WDEV_TXQ7_20DUR_S 16
#define WDEV_TXQ7_HT40DUR 0x0000FFFF
#define WDEV_TXQ7_HT40DUR_S 0

#define WDEVTXQ7_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x0108)
#define WDEV_TXQ7_HT80DUR 0x0000FFFF
#define WDEV_TXQ7_HT80DUR_S 0

#define WDEVTXQ7PMD_REG (REG_WDEVTXQMEM_BASE + 0x010C)
#define WDEV_TXQ7COMPLETE_NUM 0x0000000F
#define WDEV_TXQ7COMPLETE_NUM_S 28
#define WDEV_TXQ7_CBW 0x00000003
#define WDEV_TXQ7_CBW_S 25
#define WDEV_TXQ7_RSSI_VALID (BIT(24))
#define WDEV_TXQ7_RSSI_VALID_S 24
#define WDEV_TXQ7_RSSI 0x000000FF
#define WDEV_TXQ7_RSSI_S 16
#define WDEV_TXQ7COMPLETE_STATE 0x0000000F
#define WDEV_TXQ7COMPLETE_STATE_S 12
#define WDEV_TXQ7COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ7COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ7COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ7COMPLETE_ERRCODE_S 0

#define WDEVTXQ7BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x0110)
#define WDEV_TXQ7BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ7BA_BMHI_S 0

#define WDEVTXQ7BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x0114)
#define WDEV_TXQ7BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ7BA_BMLO_S 0

#define WDEVTXQ7BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x0118)
#define WDEV_TXQ7BA_TAHI 0x0000FFFF
#define WDEV_TXQ7BA_TAHI_S 0

#define WDEVTXQ7BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x011C)
#define WDEV_TXQ7BA_TALO 0xFFFFFFFF
#define WDEV_TXQ7BA_TALO_S 0

#define WDEVTXQ7BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x0120)
#define WDEV_TXQ7BA_TID 0x0000000F
#define WDEV_TXQ7BA_TID_S 12
#define WDEV_TXQ7BA_SSN 0x00000FFF
#define WDEV_TXQ7BA_SSN_S 0

#define WDEVTXQ7_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x0124)
#define WDEV_TXQ7_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ7_TXSTART_US_S 0

#define WDEVTXQ7_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0128)
#define WDEV_TXQ7_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ7_TXRXACK_US_HI_S 14
#define WDEV_TXQ7_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ7_TXSTART_CYCLE_S 0

#define WDEVTXQ7_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x012C)
#define WDEV_TXQ7_TXRXACK_US 0x00003FFF
#define WDEV_TXQ7_TXRXACK_US_S 18
#define WDEV_TXQ7_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ7_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ7_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ7_TXRXACK_CYCLE_S 0

#define WDEVTXQ6_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x0130)
#define WDEV_TXQ6_DATA_WBD (BIT(31))
#define WDEV_TXQ6_DATA_WBD_S 31
#define WDEV_TXQ6_RTS_WBD (BIT(30))
#define WDEV_TXQ6_RTS_WBD_S 30
#define WDEV_TXQ6_FORCE_BW (BIT(29))
#define WDEV_TXQ6_FORCE_BW_S 29
#define WDEV_TXQ6_NONHTDUP 0x00000003
#define WDEV_TXQ6_NONHTDUP_S 27
#define WDEV_TXQ6_SIGMODE 0x00000003
#define WDEV_TXQ6_SIGMODE_S 25
#define WDEV_TXQ6_KID 0x000000FF
#define WDEV_TXQ6_KID_S 17
#define WDEV_TXQ6_RATE 0x0000001F
#define WDEV_TXQ6_RATE_S 12
#define WDEV_TXQ6_LENGTH 0x00000FFF
#define WDEV_TXQ6_LENGTH_S 0

#define WDEVTXQ6_PTI_REG (REG_WDEVTXQMEM_BASE + 0x0134)
#define WDEV_TXQ6_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ6_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ6_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ6_MAINTAIN_PTI_S 16
#define WDEV_TXQ6_RTS_PTI 0x0000000F
#define WDEV_TXQ6_RTS_PTI_S 12
#define WDEV_TXQ6_DATA_PTI 0x0000000F
#define WDEV_TXQ6_DATA_PTI_S 8
#define WDEV_TXQ6_ACK_PTI 0x0000000F
#define WDEV_TXQ6_ACK_PTI_S 4

#define WDEVTXQ6_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x0138)
#define WDEV_TXQ6_HTSIG 0xFFFFFFFF
#define WDEV_TXQ6_HTSIG_S 0

#define WDEVTXQ6_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x013C)
#define WDEV_TXQ6_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ6_VHTSIGA_LO_S 0

#define WDEVTXQ6_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x0140)
#define WDEV_TXQ6_VHTSIGB 0x007FFFFF
#define WDEV_TXQ6_VHTSIGB_S 2
#define WDEV_TXQ6_VHTSIGA_HI 0x00000003
#define WDEV_TXQ6_VHTSIGA_HI_S 0

#define WDEVTXQ6_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x0144)
#define WDEV_TXQ6_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ6_HT80TXOP_NUM_S 24
#define WDEV_TXQ6_HT80EOF_NUM 0x00000003
#define WDEV_TXQ6_HT80EOF_NUM_S 22
#define WDEV_TXQ6_HT80LEN 0x001FFFFF
#define WDEV_TXQ6_HT80LEN_S 0

#define WDEVTXQ6_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x0148)
#define WDEV_TXQ6_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ6_HT40TXOP_NUM_S 24
#define WDEV_TXQ6_HT40EOF_NUM 0x00000003
#define WDEV_TXQ6_HT40EOF_NUM_S 22
#define WDEV_TXQ6_HT40LEN 0x0007FFFF
#define WDEV_TXQ6_HT40LEN_S 0

#define WDEVTXQ6_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x014C)
#define WDEV_TXQ6_TXOP_SEL 0x00000003
#define WDEV_TXQ6_TXOP_SEL_S 28
#define WDEV_TXQ6_20TXOP_NUM 0x0000000F
#define WDEV_TXQ6_20TXOP_NUM_S 24
#define WDEV_TXQ6_20EOF_NUM 0x00000003
#define WDEV_TXQ6_20EOF_NUM_S 22
#define WDEV_TXQ6_ANT_FORCE (BIT(5))
#define WDEV_TXQ6_ANT_FORCE_S 5
#define WDEV_TXQ6_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ6_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ6_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ6_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ6_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ6_ANT_FORCE_S 2
#define WDEV_TXRXQ6_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ6_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ6_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ6_ANT_FORCE_LAST_S 0

#define WDEVTXQ6_DUR_REG (REG_WDEVTXQMEM_BASE + 0x0150)
#define WDEV_TXQ6_20DUR 0x0000FFFF
#define WDEV_TXQ6_20DUR_S 16
#define WDEV_TXQ6_HT40DUR 0x0000FFFF
#define WDEV_TXQ6_HT40DUR_S 0

#define WDEVTXQ6_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x0154)
#define WDEV_TXQ6_HT80DUR 0x0000FFFF
#define WDEV_TXQ6_HT80DUR_S 0

#define WDEVTXQ6PMD_REG (REG_WDEVTXQMEM_BASE + 0x0158)
#define WDEV_TXQ6COMPLETE_NUM 0x0000000F
#define WDEV_TXQ6COMPLETE_NUM_S 28
#define WDEV_TXQ6_CBW 0x00000003
#define WDEV_TXQ6_CBW_S 25
#define WDEV_TXQ6_RSSI_VALID (BIT(24))
#define WDEV_TXQ6_RSSI_VALID_S 24
#define WDEV_TXQ6_RSSI 0x000000FF
#define WDEV_TXQ6_RSSI_S 16
#define WDEV_TXQ6COMPLETE_STATE 0x0000000F
#define WDEV_TXQ6COMPLETE_STATE_S 12
#define WDEV_TXQ6COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ6COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ6COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ6COMPLETE_ERRCODE_S 0

#define WDEVTXQ6BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x015C)
#define WDEV_TXQ6BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ6BA_BMHI_S 0

#define WDEVTXQ6BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x0160)
#define WDEV_TXQ6BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ6BA_BMLO_S 0

#define WDEVTXQ6BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x0164)
#define WDEV_TXQ6BA_TAHI 0x0000FFFF
#define WDEV_TXQ6BA_TAHI_S 0

#define WDEVTXQ6BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x0168)
#define WDEV_TXQ6BA_TALO 0xFFFFFFFF
#define WDEV_TXQ6BA_TALO_S 0

#define WDEVTXQ6BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x016C)
#define WDEV_TXQ6BA_TID 0x0000000F
#define WDEV_TXQ6BA_TID_S 12
#define WDEV_TXQ6BA_SSN 0x00000FFF
#define WDEV_TXQ6BA_SSN_S 0

#define WDEVTXQ6_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x0170)
#define WDEV_TXQ6_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ6_TXSTART_US_S 0

#define WDEVTXQ6_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0174)
#define WDEV_TXQ6_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ6_TXRXACK_US_HI_S 14
#define WDEV_TXQ6_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ6_TXSTART_CYCLE_S 0

#define WDEVTXQ6_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0178)
#define WDEV_TXQ6_TXRXACK_US 0x00003FFF
#define WDEV_TXQ6_TXRXACK_US_S 18
#define WDEV_TXQ6_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ6_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ6_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ6_TXRXACK_CYCLE_S 0

#define WDEVTXQ5_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x017C)
#define WDEV_TXQ5_DATA_WBD (BIT(31))
#define WDEV_TXQ5_DATA_WBD_S 31
#define WDEV_TXQ5_RTS_WBD (BIT(30))
#define WDEV_TXQ5_RTS_WBD_S 30
#define WDEV_TXQ5_FORCE_BW (BIT(29))
#define WDEV_TXQ5_FORCE_BW_S 29
#define WDEV_TXQ5_NONHTDUP 0x00000003
#define WDEV_TXQ5_NONHTDUP_S 27
#define WDEV_TXQ5_SIGMODE 0x00000003
#define WDEV_TXQ5_SIGMODE_S 25
#define WDEV_TXQ5_KID 0x000000FF
#define WDEV_TXQ5_KID_S 17
#define WDEV_TXQ5_RATE 0x0000001F
#define WDEV_TXQ5_RATE_S 12
#define WDEV_TXQ5_LENGTH 0x00000FFF
#define WDEV_TXQ5_LENGTH_S 0

#define WDEVTXQ5_PTI_REG (REG_WDEVTXQMEM_BASE + 0x0180)
#define WDEV_TXQ5_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ5_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ5_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ5_MAINTAIN_PTI_S 16
#define WDEV_TXQ5_RTS_PTI 0x0000000F
#define WDEV_TXQ5_RTS_PTI_S 12
#define WDEV_TXQ5_DATA_PTI 0x0000000F
#define WDEV_TXQ5_DATA_PTI_S 8
#define WDEV_TXQ5_ACK_PTI 0x0000000F
#define WDEV_TXQ5_ACK_PTI_S 4

#define WDEVTXQ5_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x0184)
#define WDEV_TXQ5_HTSIG 0xFFFFFFFF
#define WDEV_TXQ5_HTSIG_S 0

#define WDEVTXQ5_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x0188)
#define WDEV_TXQ5_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ5_VHTSIGA_LO_S 0

#define WDEVTXQ5_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x018C)
#define WDEV_TXQ5_VHTSIGB 0x007FFFFF
#define WDEV_TXQ5_VHTSIGB_S 2
#define WDEV_TXQ5_VHTSIGA_HI 0x00000003
#define WDEV_TXQ5_VHTSIGA_HI_S 0

#define WDEVTXQ5_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x0190)
#define WDEV_TXQ5_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ5_HT80TXOP_NUM_S 24
#define WDEV_TXQ5_HT80EOF_NUM 0x00000003
#define WDEV_TXQ5_HT80EOF_NUM_S 22
#define WDEV_TXQ5_HT80LEN 0x001FFFFF
#define WDEV_TXQ5_HT80LEN_S 0

#define WDEVTXQ5_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x0194)
#define WDEV_TXQ5_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ5_HT40TXOP_NUM_S 24
#define WDEV_TXQ5_HT40EOF_NUM 0x00000003
#define WDEV_TXQ5_HT40EOF_NUM_S 22
#define WDEV_TXQ5_HT40LEN 0x0007FFFF
#define WDEV_TXQ5_HT40LEN_S 0

#define WDEVTXQ5_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x0198)
#define WDEV_TXQ5_TXOP_SEL 0x00000003
#define WDEV_TXQ5_TXOP_SEL_S 28
#define WDEV_TXQ5_20TXOP_NUM 0x0000000F
#define WDEV_TXQ5_20TXOP_NUM_S 24
#define WDEV_TXQ5_20EOF_NUM 0x00000003
#define WDEV_TXQ5_20EOF_NUM_S 22
#define WDEV_TXQ5_ANT_FORCE (BIT(5))
#define WDEV_TXQ5_ANT_FORCE_S 5
#define WDEV_TXQ5_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ5_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ5_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ5_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ5_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ5_ANT_FORCE_S 2
#define WDEV_TXRXQ5_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ5_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ5_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ5_ANT_FORCE_LAST_S 0

#define WDEVTXQ5_DUR_REG (REG_WDEVTXQMEM_BASE + 0x019C)
#define WDEV_TXQ5_20DUR 0x0000FFFF
#define WDEV_TXQ5_20DUR_S 16
#define WDEV_TXQ5_HT40DUR 0x0000FFFF
#define WDEV_TXQ5_HT40DUR_S 0

#define WDEVTXQ5_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x01A0)
#define WDEV_TXQ5_HT80DUR 0x0000FFFF
#define WDEV_TXQ5_HT80DUR_S 0

#define WDEVTXQ5PMD_REG (REG_WDEVTXQMEM_BASE + 0x01A4)
#define WDEV_TXQ5COMPLETE_NUM 0x0000000F
#define WDEV_TXQ5COMPLETE_NUM_S 28
#define WDEV_TXQ5_CBW 0x00000003
#define WDEV_TXQ5_CBW_S 25
#define WDEV_TXQ5_RSSI_VALID (BIT(24))
#define WDEV_TXQ5_RSSI_VALID_S 24
#define WDEV_TXQ5_RSSI 0x000000FF
#define WDEV_TXQ5_RSSI_S 16
#define WDEV_TXQ5COMPLETE_STATE 0x0000000F
#define WDEV_TXQ5COMPLETE_STATE_S 12
#define WDEV_TXQ5COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ5COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ5COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ5COMPLETE_ERRCODE_S 0

#define WDEVTXQ5BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x01A8)
#define WDEV_TXQ5BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ5BA_BMHI_S 0

#define WDEVTXQ5BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x01AC)
#define WDEV_TXQ5BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ5BA_BMLO_S 0

#define WDEVTXQ5BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x01B0)
#define WDEV_TXQ5BA_TAHI 0x0000FFFF
#define WDEV_TXQ5BA_TAHI_S 0

#define WDEVTXQ5BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x01B4)
#define WDEV_TXQ5BA_TALO 0xFFFFFFFF
#define WDEV_TXQ5BA_TALO_S 0

#define WDEVTXQ5BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x01B8)
#define WDEV_TXQ5BA_TID 0x0000000F
#define WDEV_TXQ5BA_TID_S 12
#define WDEV_TXQ5BA_SSN 0x00000FFF
#define WDEV_TXQ5BA_SSN_S 0

#define WDEVTXQ5_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x01BC)
#define WDEV_TXQ5_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ5_TXSTART_US_S 0

#define WDEVTXQ5_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x01C0)
#define WDEV_TXQ5_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ5_TXRXACK_US_HI_S 14
#define WDEV_TXQ5_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ5_TXSTART_CYCLE_S 0

#define WDEVTXQ5_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x01C4)
#define WDEV_TXQ5_TXRXACK_US 0x00003FFF
#define WDEV_TXQ5_TXRXACK_US_S 18
#define WDEV_TXQ5_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ5_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ5_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ5_TXRXACK_CYCLE_S 0

#define WDEVTXQ4_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x01C8)
#define WDEV_TXQ4_DATA_WBD (BIT(31))
#define WDEV_TXQ4_DATA_WBD_S 31
#define WDEV_TXQ4_RTS_WBD (BIT(30))
#define WDEV_TXQ4_RTS_WBD_S 30
#define WDEV_TXQ4_FORCE_BW (BIT(29))
#define WDEV_TXQ4_FORCE_BW_S 29
#define WDEV_TXQ4_NONHTDUP 0x00000003
#define WDEV_TXQ4_NONHTDUP_S 27
#define WDEV_TXQ4_SIGMODE 0x00000003
#define WDEV_TXQ4_SIGMODE_S 25
#define WDEV_TXQ4_KID 0x000000FF
#define WDEV_TXQ4_KID_S 17
#define WDEV_TXQ4_RATE 0x0000001F
#define WDEV_TXQ4_RATE_S 12
#define WDEV_TXQ4_LENGTH 0x00000FFF
#define WDEV_TXQ4_LENGTH_S 0

#define WDEVTXQ4_PTI_REG (REG_WDEVTXQMEM_BASE + 0x01CC)
#define WDEV_TXQ4_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ4_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ4_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ4_MAINTAIN_PTI_S 16
#define WDEV_TXQ4_RTS_PTI 0x0000000F
#define WDEV_TXQ4_RTS_PTI_S 12
#define WDEV_TXQ4_DATA_PTI 0x0000000F
#define WDEV_TXQ4_DATA_PTI_S 8
#define WDEV_TXQ4_ACK_PTI 0x0000000F
#define WDEV_TXQ4_ACK_PTI_S 4

#define WDEVTXQ4_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x01D0)
#define WDEV_TXQ4_HTSIG 0xFFFFFFFF
#define WDEV_TXQ4_HTSIG_S 0

#define WDEVTXQ4_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x01D4)
#define WDEV_TXQ4_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ4_VHTSIGA_LO_S 0

#define WDEVTXQ4_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x01D8)
#define WDEV_TXQ4_VHTSIGB 0x007FFFFF
#define WDEV_TXQ4_VHTSIGB_S 2
#define WDEV_TXQ4_VHTSIGA_HI 0x00000003
#define WDEV_TXQ4_VHTSIGA_HI_S 0

#define WDEVTXQ4_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x01DC)
#define WDEV_TXQ4_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ4_HT80TXOP_NUM_S 24
#define WDEV_TXQ4_HT80EOF_NUM 0x00000003
#define WDEV_TXQ4_HT80EOF_NUM_S 22
#define WDEV_TXQ4_HT80LEN 0x001FFFFF
#define WDEV_TXQ4_HT80LEN_S 0

#define WDEVTXQ4_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x01E0)
#define WDEV_TXQ4_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ4_HT40TXOP_NUM_S 24
#define WDEV_TXQ4_HT40EOF_NUM 0x00000003
#define WDEV_TXQ4_HT40EOF_NUM_S 22
#define WDEV_TXQ4_HT40LEN 0x0007FFFF
#define WDEV_TXQ4_HT40LEN_S 0

#define WDEVTXQ4_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x01E4)
#define WDEV_TXQ4_TXOP_SEL 0x00000003
#define WDEV_TXQ4_TXOP_SEL_S 28
#define WDEV_TXQ4_20TXOP_NUM 0x0000000F
#define WDEV_TXQ4_20TXOP_NUM_S 24
#define WDEV_TXQ4_20EOF_NUM 0x00000003
#define WDEV_TXQ4_20EOF_NUM_S 22
#define WDEV_TXQ4_ANT_FORCE (BIT(5))
#define WDEV_TXQ4_ANT_FORCE_S 5
#define WDEV_TXQ4_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ4_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ4_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ4_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ4_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ4_ANT_FORCE_S 2
#define WDEV_TXRXQ4_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ4_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ4_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ4_ANT_FORCE_LAST_S 0

#define WDEVTXQ4_DUR_REG (REG_WDEVTXQMEM_BASE + 0x01E8)
#define WDEV_TXQ4_20DUR 0x0000FFFF
#define WDEV_TXQ4_20DUR_S 16
#define WDEV_TXQ4_HT40DUR 0x0000FFFF
#define WDEV_TXQ4_HT40DUR_S 0

#define WDEVTXQ4_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x01EC)
#define WDEV_TXQ4_HT80DUR 0x0000FFFF
#define WDEV_TXQ4_HT80DUR_S 0

#define WDEVTXQ4PMD_REG (REG_WDEVTXQMEM_BASE + 0x01F0)
#define WDEV_TXQ4COMPLETE_NUM 0x0000000F
#define WDEV_TXQ4COMPLETE_NUM_S 28
#define WDEV_TXQ4_CBW 0x00000003
#define WDEV_TXQ4_CBW_S 25
#define WDEV_TXQ4_RSSI_VALID (BIT(24))
#define WDEV_TXQ4_RSSI_VALID_S 24
#define WDEV_TXQ4_RSSI 0x000000FF
#define WDEV_TXQ4_RSSI_S 16
#define WDEV_TXQ4COMPLETE_STATE 0x0000000F
#define WDEV_TXQ4COMPLETE_STATE_S 12
#define WDEV_TXQ4COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ4COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ4COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ4COMPLETE_ERRCODE_S 0

#define WDEVTXQ4BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x01F4)
#define WDEV_TXQ4BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ4BA_BMHI_S 0

#define WDEVTXQ4BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x01F8)
#define WDEV_TXQ4BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ4BA_BMLO_S 0

#define WDEVTXQ4BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x01FC)
#define WDEV_TXQ4BA_TAHI 0x0000FFFF
#define WDEV_TXQ4BA_TAHI_S 0

#define WDEVTXQ4BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x0200)
#define WDEV_TXQ4BA_TALO 0xFFFFFFFF
#define WDEV_TXQ4BA_TALO_S 0

#define WDEVTXQ4BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x0204)
#define WDEV_TXQ4BA_TID 0x0000000F
#define WDEV_TXQ4BA_TID_S 12
#define WDEV_TXQ4BA_SSN 0x00000FFF
#define WDEV_TXQ4BA_SSN_S 0

#define WDEVTXQ4_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x0208)
#define WDEV_TXQ4_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ4_TXSTART_US_S 0

#define WDEVTXQ4_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x020C)
#define WDEV_TXQ4_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ4_TXRXACK_US_HI_S 14
#define WDEV_TXQ4_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ4_TXSTART_CYCLE_S 0

#define WDEVTXQ4_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0210)
#define WDEV_TXQ4_TXRXACK_US 0x00003FFF
#define WDEV_TXQ4_TXRXACK_US_S 18
#define WDEV_TXQ4_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ4_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ4_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ4_TXRXACK_CYCLE_S 0

#define WDEVTXQ3_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x0214)
#define WDEV_TXQ3_DATA_WBD (BIT(31))
#define WDEV_TXQ3_DATA_WBD_S 31
#define WDEV_TXQ3_RTS_WBD (BIT(30))
#define WDEV_TXQ3_RTS_WBD_S 30
#define WDEV_TXQ3_FORCE_BW (BIT(29))
#define WDEV_TXQ3_FORCE_BW_S 29
#define WDEV_TXQ3_NONHTDUP 0x00000003
#define WDEV_TXQ3_NONHTDUP_S 27
#define WDEV_TXQ3_SIGMODE 0x00000003
#define WDEV_TXQ3_SIGMODE_S 25
#define WDEV_TXQ3_KID 0x000000FF
#define WDEV_TXQ3_KID_S 17
#define WDEV_TXQ3_RATE 0x0000001F
#define WDEV_TXQ3_RATE_S 12
#define WDEV_TXQ3_LENGTH 0x00000FFF
#define WDEV_TXQ3_LENGTH_S 0

#define WDEVTXQ3_PTI_REG (REG_WDEVTXQMEM_BASE + 0x0218)
#define WDEV_TXQ3_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ3_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ3_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ3_MAINTAIN_PTI_S 16
#define WDEV_TXQ3_RTS_PTI 0x0000000F
#define WDEV_TXQ3_RTS_PTI_S 12
#define WDEV_TXQ3_DATA_PTI 0x0000000F
#define WDEV_TXQ3_DATA_PTI_S 8
#define WDEV_TXQ3_ACK_PTI 0x0000000F
#define WDEV_TXQ3_ACK_PTI_S 4

#define WDEVTXQ3_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x021C)
#define WDEV_TXQ3_HTSIG 0xFFFFFFFF
#define WDEV_TXQ3_HTSIG_S 0

#define WDEVTXQ3_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x0220)
#define WDEV_TXQ3_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ3_VHTSIGA_LO_S 0

#define WDEVTXQ3_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x0224)
#define WDEV_TXQ3_VHTSIGB 0x007FFFFF
#define WDEV_TXQ3_VHTSIGB_S 2
#define WDEV_TXQ3_VHTSIGA_HI 0x00000003
#define WDEV_TXQ3_VHTSIGA_HI_S 0

#define WDEVTXQ3_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x0228)
#define WDEV_TXQ3_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ3_HT80TXOP_NUM_S 24
#define WDEV_TXQ3_HT80EOF_NUM 0x00000003
#define WDEV_TXQ3_HT80EOF_NUM_S 22
#define WDEV_TXQ3_HT80LEN 0x001FFFFF
#define WDEV_TXQ3_HT80LEN_S 0

#define WDEVTXQ3_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x022C)
#define WDEV_TXQ3_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ3_HT40TXOP_NUM_S 24
#define WDEV_TXQ3_HT40EOF_NUM 0x00000003
#define WDEV_TXQ3_HT40EOF_NUM_S 22
#define WDEV_TXQ3_HT40LEN 0x0007FFFF
#define WDEV_TXQ3_HT40LEN_S 0

#define WDEVTXQ3_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x0230)
#define WDEV_TXQ3_TXOP_SEL 0x00000003
#define WDEV_TXQ3_TXOP_SEL_S 28
#define WDEV_TXQ3_20TXOP_NUM 0x0000000F
#define WDEV_TXQ3_20TXOP_NUM_S 24
#define WDEV_TXQ3_20EOF_NUM 0x00000003
#define WDEV_TXQ3_20EOF_NUM_S 22
#define WDEV_TXQ3_ANT_FORCE (BIT(5))
#define WDEV_TXQ3_ANT_FORCE_S 5
#define WDEV_TXQ3_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ3_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ3_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ3_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ3_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ3_ANT_FORCE_S 2
#define WDEV_TXRXQ3_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ3_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ3_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ3_ANT_FORCE_LAST_S 0

#define WDEVTXQ3_DUR_REG (REG_WDEVTXQMEM_BASE + 0x0234)
#define WDEV_TXQ3_20DUR 0x0000FFFF
#define WDEV_TXQ3_20DUR_S 16
#define WDEV_TXQ3_HT40DUR 0x0000FFFF
#define WDEV_TXQ3_HT40DUR_S 0

#define WDEVTXQ3_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x0238)
#define WDEV_TXQ3_HT80DUR 0x0000FFFF
#define WDEV_TXQ3_HT80DUR_S 0

#define WDEVTXQ3PMD_REG (REG_WDEVTXQMEM_BASE + 0x023C)
#define WDEV_TXQ3COMPLETE_NUM 0x0000000F
#define WDEV_TXQ3COMPLETE_NUM_S 28
#define WDEV_TXQ3_CBW 0x00000003
#define WDEV_TXQ3_CBW_S 25
#define WDEV_TXQ3_RSSI_VALID (BIT(24))
#define WDEV_TXQ3_RSSI_VALID_S 24
#define WDEV_TXQ3_RSSI 0x000000FF
#define WDEV_TXQ3_RSSI_S 16
#define WDEV_TXQ3COMPLETE_STATE 0x0000000F
#define WDEV_TXQ3COMPLETE_STATE_S 12
#define WDEV_TXQ3COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ3COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ3COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ3COMPLETE_ERRCODE_S 0

#define WDEVTXQ3BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x0240)
#define WDEV_TXQ3BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ3BA_BMHI_S 0

#define WDEVTXQ3BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x0244)
#define WDEV_TXQ3BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ3BA_BMLO_S 0

#define WDEVTXQ3BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x0248)
#define WDEV_TXQ3BA_TAHI 0x0000FFFF
#define WDEV_TXQ3BA_TAHI_S 0

#define WDEVTXQ3BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x024C)
#define WDEV_TXQ3BA_TALO 0xFFFFFFFF
#define WDEV_TXQ3BA_TALO_S 0

#define WDEVTXQ3BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x0250)
#define WDEV_TXQ3BA_TID 0x0000000F
#define WDEV_TXQ3BA_TID_S 12
#define WDEV_TXQ3BA_SSN 0x00000FFF
#define WDEV_TXQ3BA_SSN_S 0

#define WDEVTXQ3_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x0254)
#define WDEV_TXQ3_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ3_TXSTART_US_S 0

#define WDEVTXQ3_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0258)
#define WDEV_TXQ3_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ3_TXRXACK_US_HI_S 14
#define WDEV_TXQ3_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ3_TXSTART_CYCLE_S 0

#define WDEVTXQ3_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x025C)
#define WDEV_TXQ3_TXRXACK_US 0x00003FFF
#define WDEV_TXQ3_TXRXACK_US_S 18
#define WDEV_TXQ3_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ3_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ3_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ3_TXRXACK_CYCLE_S 0

#define WDEVTXQ2_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x0260)
#define WDEV_TXQ2_DATA_WBD (BIT(31))
#define WDEV_TXQ2_DATA_WBD_S 31
#define WDEV_TXQ2_RTS_WBD (BIT(30))
#define WDEV_TXQ2_RTS_WBD_S 30
#define WDEV_TXQ2_FORCE_BW (BIT(29))
#define WDEV_TXQ2_FORCE_BW_S 29
#define WDEV_TXQ2_NONHTDUP 0x00000003
#define WDEV_TXQ2_NONHTDUP_S 27
#define WDEV_TXQ2_SIGMODE 0x00000003
#define WDEV_TXQ2_SIGMODE_S 25
#define WDEV_TXQ2_KID 0x000000FF
#define WDEV_TXQ2_KID_S 17
#define WDEV_TXQ2_RATE 0x0000001F
#define WDEV_TXQ2_RATE_S 12
#define WDEV_TXQ2_LENGTH 0x00000FFF
#define WDEV_TXQ2_LENGTH_S 0

#define WDEVTXQ2_PTI_REG (REG_WDEVTXQMEM_BASE + 0x0264)
#define WDEV_TXQ2_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ2_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ2_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ2_MAINTAIN_PTI_S 16
#define WDEV_TXQ2_RTS_PTI 0x0000000F
#define WDEV_TXQ2_RTS_PTI_S 12
#define WDEV_TXQ2_DATA_PTI 0x0000000F
#define WDEV_TXQ2_DATA_PTI_S 8
#define WDEV_TXQ2_ACK_PTI 0x0000000F
#define WDEV_TXQ2_ACK_PTI_S 4

#define WDEVTXQ2_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x0268)
#define WDEV_TXQ2_HTSIG 0xFFFFFFFF
#define WDEV_TXQ2_HTSIG_S 0

#define WDEVTXQ2_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x026C)
#define WDEV_TXQ2_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ2_VHTSIGA_LO_S 0

#define WDEVTXQ2_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x0270)
#define WDEV_TXQ2_VHTSIGB 0x007FFFFF
#define WDEV_TXQ2_VHTSIGB_S 2
#define WDEV_TXQ2_VHTSIGA_HI 0x00000003
#define WDEV_TXQ2_VHTSIGA_HI_S 0

#define WDEVTXQ2_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x0274)
#define WDEV_TXQ2_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ2_HT80TXOP_NUM_S 24
#define WDEV_TXQ2_HT80EOF_NUM 0x00000003
#define WDEV_TXQ2_HT80EOF_NUM_S 22
#define WDEV_TXQ2_HT80LEN 0x001FFFFF
#define WDEV_TXQ2_HT80LEN_S 0

#define WDEVTXQ2_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x0278)
#define WDEV_TXQ2_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ2_HT40TXOP_NUM_S 24
#define WDEV_TXQ2_HT40EOF_NUM 0x00000003
#define WDEV_TXQ2_HT40EOF_NUM_S 22
#define WDEV_TXQ2_HT40LEN 0x0007FFFF
#define WDEV_TXQ2_HT40LEN_S 0

#define WDEVTXQ2_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x027C)
#define WDEV_TXQ2_TXOP_SEL 0x00000003
#define WDEV_TXQ2_TXOP_SEL_S 28
#define WDEV_TXQ2_20TXOP_NUM 0x0000000F
#define WDEV_TXQ2_20TXOP_NUM_S 24
#define WDEV_TXQ2_20EOF_NUM 0x00000003
#define WDEV_TXQ2_20EOF_NUM_S 22
#define WDEV_TXQ2_ANT_FORCE (BIT(5))
#define WDEV_TXQ2_ANT_FORCE_S 5
#define WDEV_TXQ2_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ2_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ2_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ2_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ2_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ2_ANT_FORCE_S 2
#define WDEV_TXRXQ2_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ2_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ2_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ2_ANT_FORCE_LAST_S 0

#define WDEVTXQ2_DUR_REG (REG_WDEVTXQMEM_BASE + 0x0280)
#define WDEV_TXQ2_20DUR 0x0000FFFF
#define WDEV_TXQ2_20DUR_S 16
#define WDEV_TXQ2_HT40DUR 0x0000FFFF
#define WDEV_TXQ2_HT40DUR_S 0

#define WDEVTXQ2_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x0284)
#define WDEV_TXQ2_HT80DUR 0x0000FFFF
#define WDEV_TXQ2_HT80DUR_S 0

#define WDEVTXQ2PMD_REG (REG_WDEVTXQMEM_BASE + 0x0288)
#define WDEV_TXQ2COMPLETE_NUM 0x0000000F
#define WDEV_TXQ2COMPLETE_NUM_S 28
#define WDEV_TXQ2_CBW 0x00000003
#define WDEV_TXQ2_CBW_S 25
#define WDEV_TXQ2_RSSI_VALID (BIT(24))
#define WDEV_TXQ2_RSSI_VALID_S 24
#define WDEV_TXQ2_RSSI 0x000000FF
#define WDEV_TXQ2_RSSI_S 16
#define WDEV_TXQ2COMPLETE_STATE 0x0000000F
#define WDEV_TXQ2COMPLETE_STATE_S 12
#define WDEV_TXQ2COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ2COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ2COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ2COMPLETE_ERRCODE_S 0

#define WDEVTXQ2BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x028C)
#define WDEV_TXQ2BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ2BA_BMHI_S 0

#define WDEVTXQ2BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x0290)
#define WDEV_TXQ2BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ2BA_BMLO_S 0

#define WDEVTXQ2BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x0294)
#define WDEV_TXQ2BA_TAHI 0x0000FFFF
#define WDEV_TXQ2BA_TAHI_S 0

#define WDEVTXQ2BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x0298)
#define WDEV_TXQ2BA_TALO 0xFFFFFFFF
#define WDEV_TXQ2BA_TALO_S 0

#define WDEVTXQ2BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x029C)
#define WDEV_TXQ2BA_TID 0x0000000F
#define WDEV_TXQ2BA_TID_S 12
#define WDEV_TXQ2BA_SSN 0x00000FFF
#define WDEV_TXQ2BA_SSN_S 0

#define WDEVTXQ2_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x02A0)
#define WDEV_TXQ2_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ2_TXSTART_US_S 0

#define WDEVTXQ2_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x02A4)
#define WDEV_TXQ2_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ2_TXRXACK_US_HI_S 14
#define WDEV_TXQ2_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ2_TXSTART_CYCLE_S 0

#define WDEVTXQ2_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x02A8)
#define WDEV_TXQ2_TXRXACK_US 0x00003FFF
#define WDEV_TXQ2_TXRXACK_US_S 18
#define WDEV_TXQ2_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ2_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ2_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ2_TXRXACK_CYCLE_S 0

#define WDEVTXQ1_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x02AC)
#define WDEV_TXQ1_DATA_WBD (BIT(31))
#define WDEV_TXQ1_DATA_WBD_S 31
#define WDEV_TXQ1_RTS_WBD (BIT(30))
#define WDEV_TXQ1_RTS_WBD_S 30
#define WDEV_TXQ1_FORCE_BW (BIT(29))
#define WDEV_TXQ1_FORCE_BW_S 29
#define WDEV_TXQ1_NONHTDUP 0x00000003
#define WDEV_TXQ1_NONHTDUP_S 27
#define WDEV_TXQ1_SIGMODE 0x00000003
#define WDEV_TXQ1_SIGMODE_S 25
#define WDEV_TXQ1_KID 0x000000FF
#define WDEV_TXQ1_KID_S 17
#define WDEV_TXQ1_RATE 0x0000001F
#define WDEV_TXQ1_RATE_S 12
#define WDEV_TXQ1_LENGTH 0x00000FFF
#define WDEV_TXQ1_LENGTH_S 0

#define WDEVTXQ1_PTI_REG (REG_WDEVTXQMEM_BASE + 0x02B0)
#define WDEV_TXQ1_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ1_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ1_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ1_MAINTAIN_PTI_S 16
#define WDEV_TXQ1_RTS_PTI 0x0000000F
#define WDEV_TXQ1_RTS_PTI_S 12
#define WDEV_TXQ1_DATA_PTI 0x0000000F
#define WDEV_TXQ1_DATA_PTI_S 8
#define WDEV_TXQ1_ACK_PTI 0x0000000F
#define WDEV_TXQ1_ACK_PTI_S 4

#define WDEVTXQ1_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x02B4)
#define WDEV_TXQ1_HTSIG 0xFFFFFFFF
#define WDEV_TXQ1_HTSIG_S 0

#define WDEVTXQ1_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x02B8)
#define WDEV_TXQ1_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ1_VHTSIGA_LO_S 0

#define WDEVTXQ1_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x02BC)
#define WDEV_TXQ1_VHTSIGB 0x007FFFFF
#define WDEV_TXQ1_VHTSIGB_S 2
#define WDEV_TXQ1_VHTSIGA_HI 0x00000003
#define WDEV_TXQ1_VHTSIGA_HI_S 0

#define WDEVTXQ1_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x02C0)
#define WDEV_TXQ1_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ1_HT80TXOP_NUM_S 24
#define WDEV_TXQ1_HT80EOF_NUM 0x00000003
#define WDEV_TXQ1_HT80EOF_NUM_S 22
#define WDEV_TXQ1_HT80LEN 0x001FFFFF
#define WDEV_TXQ1_HT80LEN_S 0

#define WDEVTXQ1_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x02C4)
#define WDEV_TXQ1_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ1_HT40TXOP_NUM_S 24
#define WDEV_TXQ1_HT40EOF_NUM 0x00000003
#define WDEV_TXQ1_HT40EOF_NUM_S 22
#define WDEV_TXQ1_HT40LEN 0x0007FFFF
#define WDEV_TXQ1_HT40LEN_S 0

#define WDEVTXQ1_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x02C8)
#define WDEV_TXQ1_TXOP_SEL 0x00000003
#define WDEV_TXQ1_TXOP_SEL_S 28
#define WDEV_TXQ1_20TXOP_NUM 0x0000000F
#define WDEV_TXQ1_20TXOP_NUM_S 24
#define WDEV_TXQ1_20EOF_NUM 0x00000003
#define WDEV_TXQ1_20EOF_NUM_S 22
#define WDEV_TXQ1_ANT_FORCE (BIT(5))
#define WDEV_TXQ1_ANT_FORCE_S 5
#define WDEV_TXQ1_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ1_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ1_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ1_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ1_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ1_ANT_FORCE_S 2
#define WDEV_TXRXQ1_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ1_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ1_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ1_ANT_FORCE_LAST_S 0

#define WDEVTXQ1_DUR_REG (REG_WDEVTXQMEM_BASE + 0x02CC)
#define WDEV_TXQ1_20DUR 0x0000FFFF
#define WDEV_TXQ1_20DUR_S 16
#define WDEV_TXQ1_HT40DUR 0x0000FFFF
#define WDEV_TXQ1_HT40DUR_S 0

#define WDEVTXQ1_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x02D0)
#define WDEV_TXQ1_HT80DUR 0x0000FFFF
#define WDEV_TXQ1_HT80DUR_S 0

#define WDEVTXQ1PMD_REG (REG_WDEVTXQMEM_BASE + 0x02D4)
#define WDEV_TXQ1COMPLETE_NUM 0x0000000F
#define WDEV_TXQ1COMPLETE_NUM_S 28
#define WDEV_TXQ1_CBW 0x00000003
#define WDEV_TXQ1_CBW_S 25
#define WDEV_TXQ1_RSSI_VALID (BIT(24))
#define WDEV_TXQ1_RSSI_VALID_S 24
#define WDEV_TXQ1_RSSI 0x000000FF
#define WDEV_TXQ1_RSSI_S 16
#define WDEV_TXQ1COMPLETE_STATE 0x0000000F
#define WDEV_TXQ1COMPLETE_STATE_S 12
#define WDEV_TXQ1COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ1COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ1COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ1COMPLETE_ERRCODE_S 0

#define WDEVTXQ1BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x02D8)
#define WDEV_TXQ1BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ1BA_BMHI_S 0

#define WDEVTXQ1BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x02DC)
#define WDEV_TXQ1BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ1BA_BMLO_S 0

#define WDEVTXQ1BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x02E0)
#define WDEV_TXQ1BA_TAHI 0x0000FFFF
#define WDEV_TXQ1BA_TAHI_S 0

#define WDEVTXQ1BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x02E4)
#define WDEV_TXQ1BA_TALO 0xFFFFFFFF
#define WDEV_TXQ1BA_TALO_S 0

#define WDEVTXQ1BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x02E8)
#define WDEV_TXQ1BA_TID 0x0000000F
#define WDEV_TXQ1BA_TID_S 12
#define WDEV_TXQ1BA_SSN 0x00000FFF
#define WDEV_TXQ1BA_SSN_S 0

#define WDEVTXQ1_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x02EC)
#define WDEV_TXQ1_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ1_TXSTART_US_S 0

#define WDEVTXQ1_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x02F0)
#define WDEV_TXQ1_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ1_TXRXACK_US_HI_S 14
#define WDEV_TXQ1_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ1_TXSTART_CYCLE_S 0

#define WDEVTXQ1_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x02F4)
#define WDEV_TXQ1_TXRXACK_US 0x00003FFF
#define WDEV_TXQ1_TXRXACK_US_S 18
#define WDEV_TXQ1_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ1_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ1_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ1_TXRXACK_CYCLE_S 0

#define WDEVTXQ0_PLCP1_REG (REG_WDEVTXQMEM_BASE + 0x02F8)
#define WDEV_TXQ0_DATA_WBD (BIT(31))
#define WDEV_TXQ0_DATA_WBD_S 31
#define WDEV_TXQ0_RTS_WBD (BIT(30))
#define WDEV_TXQ0_RTS_WBD_S 30
#define WDEV_TXQ0_FORCE_BW (BIT(29))
#define WDEV_TXQ0_FORCE_BW_S 29
#define WDEV_TXQ0_NONHTDUP 0x00000003
#define WDEV_TXQ0_NONHTDUP_S 27
#define WDEV_TXQ0_SIGMODE 0x00000003
#define WDEV_TXQ0_SIGMODE_S 25
#define WDEV_TXQ0_KID 0x000000FF
#define WDEV_TXQ0_KID_S 17
#define WDEV_TXQ0_RATE 0x0000001F
#define WDEV_TXQ0_RATE_S 12
#define WDEV_TXQ0_LENGTH 0x00000FFF
#define WDEV_TXQ0_LENGTH_S 0

#define WDEVTXQ0_PTI_REG (REG_WDEVTXQMEM_BASE + 0x02FC)
#define WDEV_TXQ0_PTI_MAINTAIN_CNT 0x00000FFF
#define WDEV_TXQ0_PTI_MAINTAIN_CNT_S 20
#define WDEV_TXQ0_MAINTAIN_PTI 0x0000000F
#define WDEV_TXQ0_MAINTAIN_PTI_S 16
#define WDEV_TXQ0_RTS_PTI 0x0000000F
#define WDEV_TXQ0_RTS_PTI_S 12
#define WDEV_TXQ0_DATA_PTI 0x0000000F
#define WDEV_TXQ0_DATA_PTI_S 8
#define WDEV_TXQ0_ACK_PTI 0x0000000F
#define WDEV_TXQ0_ACK_PTI_S 4

#define WDEVTXQ0_HTSIG_REG (REG_WDEVTXQMEM_BASE + 0x0300)
#define WDEV_TXQ0_HTSIG 0xFFFFFFFF
#define WDEV_TXQ0_HTSIG_S 0

#define WDEVTXQ0_VHTSIG1_REG (REG_WDEVTXQMEM_BASE + 0x0304)
#define WDEV_TXQ0_VHTSIGA_LO 0xFFFFFFFF
#define WDEV_TXQ0_VHTSIGA_LO_S 0

#define WDEVTXQ0_VHTSIG2_REG (REG_WDEVTXQMEM_BASE + 0x0308)
#define WDEV_TXQ0_VHTSIGB 0x007FFFFF
#define WDEV_TXQ0_VHTSIGB_S 2
#define WDEV_TXQ0_VHTSIGA_HI 0x00000003
#define WDEV_TXQ0_VHTSIGA_HI_S 0

#define WDEVTXQ0_HT80LEN_REG (REG_WDEVTXQMEM_BASE + 0x030C)
#define WDEV_TXQ0_HT80TXOP_NUM 0x0000000F
#define WDEV_TXQ0_HT80TXOP_NUM_S 24
#define WDEV_TXQ0_HT80EOF_NUM 0x00000003
#define WDEV_TXQ0_HT80EOF_NUM_S 22
#define WDEV_TXQ0_HT80LEN 0x001FFFFF
#define WDEV_TXQ0_HT80LEN_S 0

#define WDEVTXQ0_HT40LEN_REG (REG_WDEVTXQMEM_BASE + 0x0310)
#define WDEV_TXQ0_HT40TXOP_NUM 0x0000000F
#define WDEV_TXQ0_HT40TXOP_NUM_S 24
#define WDEV_TXQ0_HT40EOF_NUM 0x00000003
#define WDEV_TXQ0_HT40EOF_NUM_S 22
#define WDEV_TXQ0_HT40LEN 0x0007FFFF
#define WDEV_TXQ0_HT40LEN_S 0

#define WDEVTXQ0_HT20LEN_REG (REG_WDEVTXQMEM_BASE + 0x0314)
#define WDEV_TXQ0_TXOP_SEL 0x00000003
#define WDEV_TXQ0_TXOP_SEL_S 28
#define WDEV_TXQ0_20TXOP_NUM 0x0000000F
#define WDEV_TXQ0_20TXOP_NUM_S 24
#define WDEV_TXQ0_20EOF_NUM 0x00000003
#define WDEV_TXQ0_20EOF_NUM_S 22
#define WDEV_TXQ0_ANT_FORCE (BIT(5))
#define WDEV_TXQ0_ANT_FORCE_S 5
#define WDEV_TXQ0_ANT_FORCE_VALUE (BIT(4))
#define WDEV_TXQ0_ANT_FORCE_VALUE_S 4
#define WDEV_TXQ0_ANT_FORCE_LAST (BIT(3))
#define WDEV_TXQ0_ANT_FORCE_LAST_S 3
#define WDEV_TXRXQ0_ANT_FORCE (BIT(2))
#define WDEV_TXRXQ0_ANT_FORCE_S 2
#define WDEV_TXRXQ0_ANT_FORCE_VALUE (BIT(1))
#define WDEV_TXRXQ0_ANT_FORCE_VALUE_S 1
#define WDEV_TXRXQ0_ANT_FORCE_LAST (BIT(0))
#define WDEV_TXRXQ0_ANT_FORCE_LAST_S 0

#define WDEVTXQ0_DUR_REG (REG_WDEVTXQMEM_BASE + 0x0318)
#define WDEV_TXQ0_20DUR 0x0000FFFF
#define WDEV_TXQ0_20DUR_S 16
#define WDEV_TXQ0_HT40DUR 0x0000FFFF
#define WDEV_TXQ0_HT40DUR_S 0

#define WDEVTXQ0_DUR2_REG (REG_WDEVTXQMEM_BASE + 0x031C)
#define WDEV_TXQ0_HT80DUR 0x0000FFFF
#define WDEV_TXQ0_HT80DUR_S 0

#define WDEVTXQ0PMD_REG (REG_WDEVTXQMEM_BASE + 0x0320)
#define WDEV_TXQ0COMPLETE_NUM 0x0000000F
#define WDEV_TXQ0COMPLETE_NUM_S 28
#define WDEV_TXQ0_CBW 0x00000003
#define WDEV_TXQ0_CBW_S 25
#define WDEV_TXQ0_RSSI_VALID (BIT(24))
#define WDEV_TXQ0_RSSI_VALID_S 24
#define WDEV_TXQ0_RSSI 0x000000FF
#define WDEV_TXQ0_RSSI_S 16
#define WDEV_TXQ0COMPLETE_STATE 0x0000000F
#define WDEV_TXQ0COMPLETE_STATE_S 12
#define WDEV_TXQ0COMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXQ0COMPLETE_ST_MATCH_S 8
#define WDEV_TXQ0COMPLETE_ERRCODE 0x000000FF
#define WDEV_TXQ0COMPLETE_ERRCODE_S 0

#define WDEVTXQ0BA_BMHI_REG (REG_WDEVTXQMEM_BASE + 0x0324)
#define WDEV_TXQ0BA_BMHI 0xFFFFFFFF
#define WDEV_TXQ0BA_BMHI_S 0

#define WDEVTXQ0BA_BMLO_REG (REG_WDEVTXQMEM_BASE + 0x0328)
#define WDEV_TXQ0BA_BMLO 0xFFFFFFFF
#define WDEV_TXQ0BA_BMLO_S 0

#define WDEVTXQ0BA_TAHI_REG (REG_WDEVTXQMEM_BASE + 0x032C)
#define WDEV_TXQ0BA_TAHI 0x0000FFFF
#define WDEV_TXQ0BA_TAHI_S 0

#define WDEVTXQ0BA_TALO_REG (REG_WDEVTXQMEM_BASE + 0x0330)
#define WDEV_TXQ0BA_TALO 0xFFFFFFFF
#define WDEV_TXQ0BA_TALO_S 0

#define WDEVTXQ0BA_SSN_REG (REG_WDEVTXQMEM_BASE + 0x0334)
#define WDEV_TXQ0BA_TID 0x0000000F
#define WDEV_TXQ0BA_TID_S 12
#define WDEV_TXQ0BA_SSN 0x00000FFF
#define WDEV_TXQ0BA_SSN_S 0

#define WDEVTXQ0_TXSTART_US_REG (REG_WDEVTXQMEM_BASE + 0x0338)
#define WDEV_TXQ0_TXSTART_US 0xFFFFFFFF
#define WDEV_TXQ0_TXSTART_US_S 0

#define WDEVTXQ0_TXSTART_CYC_REG (REG_WDEVTXQMEM_BASE + 0x033C)
#define WDEV_TXQ0_TXRXACK_US_HI 0x0003FFFF
#define WDEV_TXQ0_TXRXACK_US_HI_S 14
#define WDEV_TXQ0_TXSTART_CYCLE 0x0000007F
#define WDEV_TXQ0_TXSTART_CYCLE_S 0

#define WDEVTXQ0_TXRXACK_CYC_REG (REG_WDEVTXQMEM_BASE + 0x0340)
#define WDEV_TXQ0_TXRXACK_US 0x00003FFF
#define WDEV_TXQ0_TXRXACK_US_S 18
#define WDEV_TXQ0_TXRXACK_CYCDEC 0x000007FF
#define WDEV_TXQ0_TXRXACK_CYCDEC_S 7
#define WDEV_TXQ0_TXRXACK_CYCLE 0x0000007F
#define WDEV_TXQ0_TXRXACK_CYCLE_S 0

#define WDEVTXOP0_Q15_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0344)
#define WDEV_TXOP0_Q15_LEN 0x00000FFF
#define WDEV_TXOP0_Q15_LEN_S 20
#define WDEV_TXOP0_Q15_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q15_LINK_ADDR_S 0

#define WDEVTXOP0_Q14_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0348)
#define WDEV_TXOP0_Q14_LEN 0x00000FFF
#define WDEV_TXOP0_Q14_LEN_S 20
#define WDEV_TXOP0_Q14_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q14_LINK_ADDR_S 0

#define WDEVTXOP0_Q13_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x034C)
#define WDEV_TXOP0_Q13_LEN 0x00000FFF
#define WDEV_TXOP0_Q13_LEN_S 20
#define WDEV_TXOP0_Q13_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q13_LINK_ADDR_S 0

#define WDEVTXOP0_Q12_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0350)
#define WDEV_TXOP0_Q12_LEN 0x00000FFF
#define WDEV_TXOP0_Q12_LEN_S 20
#define WDEV_TXOP0_Q12_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q12_LINK_ADDR_S 0

#define WDEVTXOP0_Q11_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0354)
#define WDEV_TXOP0_Q11_LEN 0x00000FFF
#define WDEV_TXOP0_Q11_LEN_S 20
#define WDEV_TXOP0_Q11_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q11_LINK_ADDR_S 0

#define WDEVTXOP0_Q10_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0358)
#define WDEV_TXOP0_Q10_LEN 0x00000FFF
#define WDEV_TXOP0_Q10_LEN_S 20
#define WDEV_TXOP0_Q10_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q10_LINK_ADDR_S 0

#define WDEVTXOP0_Q9_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x035C)
#define WDEV_TXOP0_Q9_LEN 0x00000FFF
#define WDEV_TXOP0_Q9_LEN_S 20
#define WDEV_TXOP0_Q9_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q9_LINK_ADDR_S 0

#define WDEVTXOP0_Q8_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0360)
#define WDEV_TXOP0_Q8_LEN 0x00000FFF
#define WDEV_TXOP0_Q8_LEN_S 20
#define WDEV_TXOP0_Q8_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q8_LINK_ADDR_S 0

#define WDEVTXOP0_Q7_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0364)
#define WDEV_TXOP0_Q7_LEN 0x00000FFF
#define WDEV_TXOP0_Q7_LEN_S 20
#define WDEV_TXOP0_Q7_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q7_LINK_ADDR_S 0

#define WDEVTXOP0_Q6_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0368)
#define WDEV_TXOP0_Q6_LEN 0x00000FFF
#define WDEV_TXOP0_Q6_LEN_S 20
#define WDEV_TXOP0_Q6_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q6_LINK_ADDR_S 0

#define WDEVTXOP0_Q5_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x036C)
#define WDEV_TXOP0_Q5_LEN 0x00000FFF
#define WDEV_TXOP0_Q5_LEN_S 20
#define WDEV_TXOP0_Q5_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q5_LINK_ADDR_S 0

#define WDEVTXOP0_Q4_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0370)
#define WDEV_TXOP0_Q4_LEN 0x00000FFF
#define WDEV_TXOP0_Q4_LEN_S 20
#define WDEV_TXOP0_Q4_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q4_LINK_ADDR_S 0

#define WDEVTXOP0_Q3_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0374)
#define WDEV_TXOP0_Q3_LEN 0x00000FFF
#define WDEV_TXOP0_Q3_LEN_S 20
#define WDEV_TXOP0_Q3_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q3_LINK_ADDR_S 0

#define WDEVTXOP0_Q2_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0378)
#define WDEV_TXOP0_Q2_LEN 0x00000FFF
#define WDEV_TXOP0_Q2_LEN_S 20
#define WDEV_TXOP0_Q2_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q2_LINK_ADDR_S 0

#define WDEVTXOP0_Q1_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x037C)
#define WDEV_TXOP0_Q1_LEN 0x00000FFF
#define WDEV_TXOP0_Q1_LEN_S 20
#define WDEV_TXOP0_Q1_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP0_Q1_LINK_ADDR_S 0

#define WDEVTXOP1_Q15_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0380)
#define WDEV_TXOP1_Q15_LEN 0x00000FFF
#define WDEV_TXOP1_Q15_LEN_S 20
#define WDEV_TXOP1_Q15_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q15_LINK_ADDR_S 0

#define WDEVTXOP1_Q14_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0384)
#define WDEV_TXOP1_Q14_LEN 0x00000FFF
#define WDEV_TXOP1_Q14_LEN_S 20
#define WDEV_TXOP1_Q14_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q14_LINK_ADDR_S 0

#define WDEVTXOP1_Q13_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0388)
#define WDEV_TXOP1_Q13_LEN 0x00000FFF
#define WDEV_TXOP1_Q13_LEN_S 20
#define WDEV_TXOP1_Q13_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q13_LINK_ADDR_S 0

#define WDEVTXOP1_Q12_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x038C)
#define WDEV_TXOP1_Q12_LEN 0x00000FFF
#define WDEV_TXOP1_Q12_LEN_S 20
#define WDEV_TXOP1_Q12_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q12_LINK_ADDR_S 0

#define WDEVTXOP1_Q11_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0390)
#define WDEV_TXOP1_Q11_LEN 0x00000FFF
#define WDEV_TXOP1_Q11_LEN_S 20
#define WDEV_TXOP1_Q11_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q11_LINK_ADDR_S 0

#define WDEVTXOP1_Q10_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0394)
#define WDEV_TXOP1_Q10_LEN 0x00000FFF
#define WDEV_TXOP1_Q10_LEN_S 20
#define WDEV_TXOP1_Q10_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q10_LINK_ADDR_S 0

#define WDEVTXOP1_Q9_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x0398)
#define WDEV_TXOP1_Q9_LEN 0x00000FFF
#define WDEV_TXOP1_Q9_LEN_S 20
#define WDEV_TXOP1_Q9_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q9_LINK_ADDR_S 0

#define WDEVTXOP1_Q8_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x039C)
#define WDEV_TXOP1_Q8_LEN 0x00000FFF
#define WDEV_TXOP1_Q8_LEN_S 20
#define WDEV_TXOP1_Q8_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q8_LINK_ADDR_S 0

#define WDEVTXOP1_Q7_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03A0)
#define WDEV_TXOP1_Q7_LEN 0x00000FFF
#define WDEV_TXOP1_Q7_LEN_S 20
#define WDEV_TXOP1_Q7_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q7_LINK_ADDR_S 0

#define WDEVTXOP1_Q6_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03A4)
#define WDEV_TXOP1_Q6_LEN 0x00000FFF
#define WDEV_TXOP1_Q6_LEN_S 20
#define WDEV_TXOP1_Q6_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q6_LINK_ADDR_S 0

#define WDEVTXOP1_Q5_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03A8)
#define WDEV_TXOP1_Q5_LEN 0x00000FFF
#define WDEV_TXOP1_Q5_LEN_S 20
#define WDEV_TXOP1_Q5_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q5_LINK_ADDR_S 0

#define WDEVTXOP1_Q4_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03AC)
#define WDEV_TXOP1_Q4_LEN 0x00000FFF
#define WDEV_TXOP1_Q4_LEN_S 20
#define WDEV_TXOP1_Q4_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q4_LINK_ADDR_S 0

#define WDEVTXOP1_Q3_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03B0)
#define WDEV_TXOP1_Q3_LEN 0x00000FFF
#define WDEV_TXOP1_Q3_LEN_S 20
#define WDEV_TXOP1_Q3_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q3_LINK_ADDR_S 0

#define WDEVTXOP1_Q2_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03B4)
#define WDEV_TXOP1_Q2_LEN 0x00000FFF
#define WDEV_TXOP1_Q2_LEN_S 20
#define WDEV_TXOP1_Q2_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q2_LINK_ADDR_S 0

#define WDEVTXOP1_Q1_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03B8)
#define WDEV_TXOP1_Q1_LEN 0x00000FFF
#define WDEV_TXOP1_Q1_LEN_S 20
#define WDEV_TXOP1_Q1_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP1_Q1_LINK_ADDR_S 0

#define WDEVTXOP2_Q15_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03BC)
#define WDEV_TXOP2_Q15_LEN 0x00000FFF
#define WDEV_TXOP2_Q15_LEN_S 20
#define WDEV_TXOP2_Q15_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q15_LINK_ADDR_S 0

#define WDEVTXOP2_Q14_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03C0)
#define WDEV_TXOP2_Q14_LEN 0x00000FFF
#define WDEV_TXOP2_Q14_LEN_S 20
#define WDEV_TXOP2_Q14_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q14_LINK_ADDR_S 0

#define WDEVTXOP2_Q13_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03C4)
#define WDEV_TXOP2_Q13_LEN 0x00000FFF
#define WDEV_TXOP2_Q13_LEN_S 20
#define WDEV_TXOP2_Q13_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q13_LINK_ADDR_S 0

#define WDEVTXOP2_Q12_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03C8)
#define WDEV_TXOP2_Q12_LEN 0x00000FFF
#define WDEV_TXOP2_Q12_LEN_S 20
#define WDEV_TXOP2_Q12_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q12_LINK_ADDR_S 0

#define WDEVTXOP2_Q11_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03CC)
#define WDEV_TXOP2_Q11_LEN 0x00000FFF
#define WDEV_TXOP2_Q11_LEN_S 20
#define WDEV_TXOP2_Q11_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q11_LINK_ADDR_S 0

#define WDEVTXOP2_Q10_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03D0)
#define WDEV_TXOP2_Q10_LEN 0x00000FFF
#define WDEV_TXOP2_Q10_LEN_S 20
#define WDEV_TXOP2_Q10_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q10_LINK_ADDR_S 0

#define WDEVTXOP2_Q9_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03D4)
#define WDEV_TXOP2_Q9_LEN 0x00000FFF
#define WDEV_TXOP2_Q9_LEN_S 20
#define WDEV_TXOP2_Q9_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q9_LINK_ADDR_S 0

#define WDEVTXOP2_Q8_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03D8)
#define WDEV_TXOP2_Q8_LEN 0x00000FFF
#define WDEV_TXOP2_Q8_LEN_S 20
#define WDEV_TXOP2_Q8_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q8_LINK_ADDR_S 0

#define WDEVTXOP2_Q7_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03DC)
#define WDEV_TXOP2_Q7_LEN 0x00000FFF
#define WDEV_TXOP2_Q7_LEN_S 20
#define WDEV_TXOP2_Q7_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q7_LINK_ADDR_S 0

#define WDEVTXOP2_Q6_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03E0)
#define WDEV_TXOP2_Q6_LEN 0x00000FFF
#define WDEV_TXOP2_Q6_LEN_S 20
#define WDEV_TXOP2_Q6_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q6_LINK_ADDR_S 0

#define WDEVTXOP2_Q5_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03E4)
#define WDEV_TXOP2_Q5_LEN 0x00000FFF
#define WDEV_TXOP2_Q5_LEN_S 20
#define WDEV_TXOP2_Q5_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q5_LINK_ADDR_S 0

#define WDEVTXOP2_Q4_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03E8)
#define WDEV_TXOP2_Q4_LEN 0x00000FFF
#define WDEV_TXOP2_Q4_LEN_S 20
#define WDEV_TXOP2_Q4_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q4_LINK_ADDR_S 0

#define WDEVTXOP2_Q3_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03EC)
#define WDEV_TXOP2_Q3_LEN 0x00000FFF
#define WDEV_TXOP2_Q3_LEN_S 20
#define WDEV_TXOP2_Q3_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q3_LINK_ADDR_S 0

#define WDEVTXOP2_Q2_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03F0)
#define WDEV_TXOP2_Q2_LEN 0x00000FFF
#define WDEV_TXOP2_Q2_LEN_S 20
#define WDEV_TXOP2_Q2_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q2_LINK_ADDR_S 0

#define WDEVTXOP2_Q1_PLCP0_REG (REG_WDEVTXQMEM_BASE + 0x03F4)
#define WDEV_TXOP2_Q1_LEN 0x00000FFF
#define WDEV_TXOP2_Q1_LEN_S 20
#define WDEV_TXOP2_Q1_LINK_ADDR 0x000FFFFF
#define WDEV_TXOP2_Q1_LINK_ADDR_S 0

#define WDEVTXMEMQDATE_REG (REG_WDEVTXQMEM_BASE + 0x03F8)
#define WDEV_MACTXMEMQ_DATE 0x0FFFFFFF
#define WDEV_MACTXMEMQ_DATE_S 0
#define WDEV_MACTXMEMQ_DATE_VERSION 0x1904051
