{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535537674950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535537674951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 18:14:33 2018 " "Processing started: Wed Aug 29 18:14:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535537674951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537674951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4Gen2x8If128 -c DE4Gen2x8If128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4Gen2x8If128 -c DE4Gen2x8If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537674952 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1535537684993 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537684993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535537685954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535537685954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4Gen2x8If128 " "Found entity 1: DE4Gen2x8If128" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa_wrapper_de4 " "Found entity 1: riffa_wrapper_de4" {  } { { "../../riffa_wrapper_de4.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_ultrascale " "Found entity 1: txr_engine_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703261 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_ultrascale " "Found entity 2: txr_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703261 ""} { "Info" "ISGN_ENTITY_NAME" "3 txr_translation_layer " "Found entity 3: txr_translation_layer" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_classic " "Found entity 1: txr_engine_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703264 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_classic " "Found entity 2: txr_formatter_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_ultrascale " "Found entity 1: txc_engine_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703267 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_ultrascale " "Found entity 2: txc_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703267 ""} { "Info" "ISGN_ENTITY_NAME" "3 txc_translation_layer " "Found entity 3: txc_translation_layer" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_classic " "Found entity 1: txc_engine_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703269 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_classic " "Found entity 2: txc_formatter_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "../../../../riffa_hdl/tx_port_monitor_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703276 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_128.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703278 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_64.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703280 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_32.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703281 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_128.v(113)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703283 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_64.v(112)" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_32.v(85)" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WBUFCOUNT wBufCount tx_port_128.v(89) " "Verilog HDL Declaration information at tx_port_128.v(89): object \"WBUFCOUNT\" differs only in case from object \"wBufCount\" in the same scope" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535537703287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "../../../../riffa_hdl/tx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "../../../../riffa_hdl/tx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703291 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/tx_multiplexer_all.v " "Can't analyze file -- file ../../../../riffa_hdl/tx_multiplexer_all.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1535537703292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "../../../../riffa_hdl/tx_multiplexer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_ultrascale " "Found entity 1: tx_engine_ultrascale" {  } { { "../../../../riffa_hdl/tx_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_classic " "Found entity 1: tx_engine_classic" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703310 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_mux " "Found entity 2: tx_mux" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703310 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_arbiter " "Found entity 3: tx_arbiter" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703310 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_phi " "Found entity 4: tx_phi" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "../../../../riffa_hdl/tx_engine.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703317 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_v2 " "Found entity 2: counter_v2" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "../../../../riffa_hdl/translation_xilinx.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "../../../../riffa_hdl/syncff.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../../riffa_hdl/sync_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "../../../../riffa_hdl/sg_list_reader_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "../../../../riffa_hdl/sg_list_reader_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "../../../../riffa_hdl/sg_list_reader_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "../../../../riffa_hdl/scsdpram.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_ultrascale " "Found entity 1: rxr_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_classic " "Found entity 1: rxr_engine_classic" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_ultrascale " "Found entity 1: rxc_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_classic " "Found entity 1: rxc_engine_classic" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "../../../../riffa_hdl/rx_port_requester_mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703353 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(248)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703354 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(262)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703354 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(275)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703355 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(248)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703356 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(262)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703356 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(275)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703357 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(248)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703358 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(262)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703359 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(275)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_ultrascale " "Found entity 1: rx_engine_ultrascale" {  } { { "../../../../riffa_hdl/rx_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_classic " "Found entity 1: rx_engine_classic" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703371 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(311)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703373 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(328)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703374 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(179)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703375 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(198)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703375 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(214)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_1clk_1w_1r.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703387 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703387 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703388 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/ohtb.v " "Can't analyze file -- file ../../../../riffa_hdl/ohtb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1535537703389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "../../../../riffa_hdl/offset_to_mask.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "../../../../riffa_hdl/offset_flag_to_one_hot.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703392 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../../riffa_hdl/mux.v " "Entity \"mux\" obtained from \"../../../../riffa_hdl/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1535537703394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703394 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703394 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../../riffa_hdl/interrupt_controller.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "../../../../riffa_hdl/fifo_packer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "../../../../riffa_hdl/fifo_packer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../riffa_hdl/fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "../../../../riffa_hdl/ff.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_layer " "Found entity 1: engine_layer" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../../../../riffa_hdl/demux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "../../../../riffa_hdl/channel_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "../../../../riffa_hdl/channel_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "../../../../riffa_hdl/channel_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703427 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703427 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703427 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_extender " "Found entity 1: reset_extender" {  } { { "../../../../riffa_hdl/reset_extender.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTGXPCIeGen2x8_alt_dprio_2vj " "Found entity 1: ALTGXPCIeGen2x8_alt_dprio_2vj" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703535 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTGXPCIeGen2x8_mux_46a " "Found entity 2: ALTGXPCIeGen2x8_mux_46a" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703535 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv " "Found entity 3: ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703535 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALTGXPCIeGen2x8 " "Found entity 4: ALTGXPCIeGen2x8" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O " "Found entity 1: ALTPLL50I50O125O250O" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen2x8If128 " "Found entity 1: PCIeGen2x8If128" {  } { { "../ip/PCIeGen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen2x8If128_core " "Found entity 1: PCIeGen2x8If128_core" {  } { { "../ip/PCIeGen2x8If128_core.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537703544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537703544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL Implicit Net warning at tx_engine_classic.v(179): created implicit net for \"wDoneEngRst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537703544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rRst rxr_engine_ultrascale.v(384) " "Verilog HDL Implicit Net warning at rxr_engine_ultrascale.v(384): created implicit net for \"rRst\"" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537703544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPendingRst riffa.v(426) " "Verilog HDL Implicit Net warning at riffa.v(426): created implicit net for \"wPendingRst\"" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 426 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537703545 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "riffa riffa.v(596) " "Verilog HDL Parameter Declaration warning at riffa.v(596): Parameter Declaration in module \"riffa\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 596 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1535537703587 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "riffa riffa.v(597) " "Verilog HDL Parameter Declaration warning at riffa.v(597): Parameter Declaration in module \"riffa\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 597 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1535537703587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE4Gen2x8If128 " "Elaborating entity \"DE4Gen2x8If128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535537703822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE4Gen2x8If128.v(156) " "Verilog HDL assignment warning at DE4Gen2x8If128.v(156): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537703824 "|DE4Gen2x8If128"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE4Gen2x8If128.v(70) " "Output port \"LED\" at DE4Gen2x8If128.v(70) has no driver" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1535537703836 "|DE4Gen2x8If128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst " "Elaborating entity \"ALTPLL50I50O125O250O\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\"" {  } { { "../hdl/DE4Gen2x8If128.v" "ALTPLL50I50O125O250O_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537703915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "altpll_component" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL50I50O125O250O " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL50I50O125O250O\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704279 ""}  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537704279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ALTPLL50I50O125O250O_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ALTPLL50I50O125O250O_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O_altpll " "Found entity 1: ALTPLL50I50O125O250O_altpll" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537704339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537704339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O_altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated " "Elaborating entity \"ALTPLL50I50O125O250O_altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8 ALTGXPCIeGen2x8:altgx_inst " "Elaborating entity \"ALTGXPCIeGen2x8\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\"" {  } { { "../hdl/DE4Gen2x8If128.v" "altgx_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component " "Elaborating entity \"ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborating entity \"alt_cal\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "calibration" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 3 " "Parameter \"channel_address_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 8 " "Parameter \"number_of_channels\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_model_mode FALSE " "Parameter \"sim_model_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal " "Parameter \"lpm_type\" = \"alt_cal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704712 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537704712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\"" {  } { { "alt_cal.v" "alt_cal_mux_gen.testbus_mux" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\", which is child of megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } } { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_foc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_foc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_foc " "Found entity 1: mux_foc" {  } { { "db/mux_foc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537704783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537704783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_foc ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated " "Elaborating entity \"mux_foc\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal.v" "pd0_det" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } } { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8_alt_dprio_2vj ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio " "Elaborating entity \"ALTGXPCIeGen2x8_alt_dprio_2vj\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "dprio" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "pre_amble_cmpr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704869 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537704869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b0e " "Found entity 1: cmpr_b0e" {  } { { "db/cmpr_b0e.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_b0e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537704929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537704929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b0e ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_b0e:auto_generated " "Elaborating entity \"cmpr_b0e\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_b0e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "rd_data_output_cmpr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704938 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537704938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n3e " "Found entity 1: cmpr_n3e" {  } { { "db/cmpr_n3e.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_n3e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537704972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537704972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n3e ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_n3e:auto_generated " "Elaborating entity \"cmpr_n3e\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_n3e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "state_mc_cmpr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 276 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537704982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537704982 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 276 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537704982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1md " "Found entity 1: cmpr_1md" {  } { { "db/cmpr_1md.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_1md.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537705016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537705016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1md ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_1md:auto_generated " "Elaborating entity \"cmpr_1md\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_1md:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "state_mc_counter" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 304 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537705040 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 304 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537705040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_52h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_52h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_52h " "Found entity 1: cntr_52h" {  } { { "db/cntr_52h.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_52h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537705083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537705083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_52h ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\|cntr_52h:auto_generated " "Elaborating entity \"cntr_52h\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\|cntr_52h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "state_mc_decode" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537705111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537705111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537705111 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537705111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b8f " "Found entity 1: decode_b8f" {  } { { "db/decode_b8f.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/decode_b8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537705152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537705152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b8f ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\|decode_b8f:auto_generated " "Elaborating entity \"decode_b8f\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\|decode_b8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8_mux_46a ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_mux_46a:dprioout_mux " "Elaborating entity \"ALTGXPCIeGen2x8_mux_46a\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_mux_46a:dprioout_mux\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "dprioout_mux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128 PCIeGen2x8If128:pcie_inst " "Elaborating entity \"PCIeGen2x8If128\" for hierarchy \"PCIeGen2x8If128:pcie_inst\"" {  } { { "../hdl/DE4Gen2x8If128.v" "pcie_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v 2 2 " "Using design file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen2x8If128_serdes_alt4gxb_9uoa " "Found entity 1: PCIeGen2x8If128_serdes_alt4gxb_9uoa" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537705278 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCIeGen2x8If128_serdes " "Found entity 2: PCIeGen2x8If128_serdes" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 7103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537705278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535537705278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128_serdes PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes " "Elaborating entity \"PCIeGen2x8If128_serdes\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\"" {  } { { "../ip/PCIeGen2x8If128.v" "serdes" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128_serdes_alt4gxb_9uoa PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component " "Elaborating entity \"PCIeGen2x8If128_serdes_alt4gxb_9uoa\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\"" {  } { { "PCIeGen2x8If128_serdes.v" "PCIeGen2x8If128_serdes_alt4gxb_9uoa_component" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 7271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537705308 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect PCIeGen2x8If128_serdes.v(116) " "Output port \"rx_patterndetect\" at PCIeGen2x8If128_serdes.v(116) has no driver" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1535537705734 "|DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus PCIeGen2x8If128_serdes.v(119) " "Output port \"rx_syncstatus\" at PCIeGen2x8If128_serdes.v(119) has no driver" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1535537705734 "|DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v 1 1 " "Using design file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "altpcie_rs_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537710250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535537710250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\"" {  } { { "../ip/PCIeGen2x8If128.v" "rs_serdes" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537710252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128_core PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper " "Elaborating entity \"PCIeGen2x8If128_core\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\"" {  } { { "../ip/PCIeGen2x8If128.v" "wrapper" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537710286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Found entity 1: altpcie_hip_pipen1b" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537710750 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537710750 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537710750 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537710750 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_pcie_reconfig_bridge " "Found entity 5: altpcie_pcie_reconfig_bridge" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537710750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537710750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "../ip/PCIeGen2x8If128_core.v" "altpcie_hip_pipen1b_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537710808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537710976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "altpcie_hip_pipen1b.v" "txcred_patch0" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_tl_cfg_pipe_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa_wrapper_de4 riffa_wrapper_de4:riffa " "Elaborating entity \"riffa_wrapper_de4\" for hierarchy \"riffa_wrapper_de4:riffa\"" {  } { { "../hdl/DE4Gen2x8If128.v" "riffa" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_altera riffa_wrapper_de4:riffa\|translation_altera:trans " "Elaborating entity \"translation_altera\" for hierarchy \"riffa_wrapper_de4:riffa\|translation_altera:trans\"" {  } { { "../../riffa_wrapper_de4.v" "trans" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711273 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RX_TLP_BAR_DECODE translation_altera.v(95) " "Output port \"RX_TLP_BAR_DECODE\" at translation_altera.v(95) has no driver" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1535537711278 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|translation_altera:trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_layer riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst " "Elaborating entity \"engine_layer\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\"" {  } { { "../../riffa_wrapper_de4.v" "engine_layer_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711288 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_START_OFFSET\[3..2\] engine_layer.v(81) " "Output port \"TX_TLP_START_OFFSET\[3..2\]\" at engine_layer.v(81) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1535537711311 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_END_OFFSET\[3..2\] engine_layer.v(83) " "Output port \"TX_TLP_END_OFFSET\[3..2\]\" at engine_layer.v(83) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1535537711311 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst " "Elaborating entity \"rx_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "rx_engine_classic_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "data_shiftreg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "sop_shiftreg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711434 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "eoff_shiftreg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711438 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxr_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst " "Elaborating entity \"rxr_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxr_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_wEndFlag rxr_engine_classic.v(146) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(146): object \"_wEndFlag\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537711445 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRxrDataReady rxr_engine_classic.v(163) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(163): object \"wRxrDataReady\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537711446 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxr_engine_classic.v(192) " "Verilog HDL assignment warning at rxr_engine_classic.v(192): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711447 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_to_mask riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef " "Elaborating entity \"offset_to_mask\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "o2m_ef" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_enable" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711476 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_pipeline" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_DW0_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_4DWH_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711494 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_type_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711497 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_length_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711500 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "addr_DW0_bit_2_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711504 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "output_pipeline" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxc_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst " "Elaborating entity \"rxc_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxc_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxc_engine_classic.v(168) " "Verilog HDL assignment warning at rxc_engine_classic.v(168): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711535 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_DW0_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_type_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711564 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_length_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711567 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_address_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (7)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711571 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "output_pipeline" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst " "Elaborating entity \"tx_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "tx_engine_classic_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL or VHDL warning at tx_engine_classic.v(179): object \"wDoneEngRst\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537711605 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst " "Elaborating entity \"txc_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txc_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_formatter_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst " "Elaborating entity \"txc_formatter_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_formatter_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txc_engine_classic.v(298) " "Verilog HDL assignment warning at txc_engine_classic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711675 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txc_engine_classic.v(299) " "Verilog HDL assignment warning at txc_engine_classic.v(299): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711675 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "input_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "output_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst " "Elaborating entity \"tx_engine\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst " "Elaborating entity \"tx_data_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_data_pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_shift riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst " "Elaborating entity \"tx_data_shift\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "tx_shift_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_data_shift.v(152) " "Verilog HDL assignment warning at tx_data_shift.v(152): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711787 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "output_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "em_rotate_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftL rotate.v(59) " "Verilog HDL or VHDL warning at rotate.v(59): object \"wShiftL\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537711824 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_flag_to_one_hot riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst " "Elaborating entity \"offset_flag_to_one_hot\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "ef_onehot_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_ " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_rotates\[0\].select_rotate_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftR rotate.v(58) " "Verilog HDL or VHDL warning at rotate.v(58): object \"wShiftR\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537711832 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_ " "Elaborating entity \"one_hot_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_multiplexers\[0\].mux_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711838 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "one_hot_mux.v(78) " "Verilog HDL Case Statement information at one_hot_mux.v(78): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537711840 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst " "Elaborating entity \"tx_data_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "txdf_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdTxDataPacketValid tx_data_fifo.v(115) " "Verilog HDL or VHDL warning at tx_data_fifo.v(115): object \"wRdTxDataPacketValid\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537711853 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_v2 riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst " "Elaborating entity \"counter_v2\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_ctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(314) " "Verilog HDL assignment warning at tx_data_fifo.v(314): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711872 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(316) " "Verilog HDL assignment warning at tx_data_fifo.v(316): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711872 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(318) " "Verilog HDL assignment warning at tx_data_fifo.v(318): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537711872 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].input_pipeline_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_ " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].fifo_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst\"" {  } { { "../../../../riffa_hdl/fifo.v" "shiftreg_wr_delay_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rDataShift shiftreg.v(63) " "Verilog HDL or VHDL warning at shiftreg.v(63): object \"rDataShift\" assigned a value but never read" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537711937 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_valid_reg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_hdr_fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst " "Elaborating entity \"tx_hdr_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "txhf_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "input_pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537711999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "fifo_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_alignment_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst " "Elaborating entity \"tx_alignment_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_alignment_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tx_alignment_pipeline.v(212) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(212): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712072 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tx_alignment_pipeline.v(250) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(250): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712077 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712091 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wSchedule " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wSchedule\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1535537712108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "compute_reg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "select_reg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "satctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712165 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712172 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_data_input_regs\[0\].data_register_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_ " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_packet_format_multiplexers\[0\].dw_mux_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "output_register_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst " "Elaborating entity \"txr_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_formatter_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst " "Elaborating entity \"txr_formatter_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst\"" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "txr_formatter_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txr_engine_classic.v(303) " "Verilog HDL assignment warning at txr_engine_classic.v(303): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712277 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txr_engine_classic.v(304) " "Verilog HDL assignment warning at txr_engine_classic.v(304): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712277 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst " "Elaborating entity \"tx_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_mux_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_capture_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_arbiter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst " "Elaborating entity \"tx_arbiter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_arbiter_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(728) " "Verilog HDL assignment warning at tx_engine_classic.v(728): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712471 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(765) " "Verilog HDL assignment warning at tx_engine_classic.v(765): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712471 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_phi riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst " "Elaborating entity \"tx_phi\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_phi_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "mux_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rst_shiftreg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712512 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_controller riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst " "Elaborating entity \"reset_controller\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rc_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712516 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reset_controller.v(101) " "Verilog HDL Case Statement information at reset_controller.v(101): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537712518 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_controller.v" "rst_counter" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712524 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa riffa_wrapper_de4:riffa\|riffa:riffa_inst " "Elaborating entity \"riffa\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\"" {  } { { "../../riffa_wrapper_de4.v" "riffa_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 riffa.v(291) " "Verilog HDL assignment warning at riffa.v(291): truncated value with size 56 to match size of target (32)" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712541 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\"" {  } { { "../../../../riffa_hdl/riffa.v" "txc_meta_hold" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_extender riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst " "Elaborating entity \"reset_extender\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reset_extender_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_extender.v" "rst_counter" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712627 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue " "Elaborating entity \"reorder_queue\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\"" {  } { { "../../../../riffa_hdl/riffa.v" "reorderQueue" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "rams\[0\].ram" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "pktRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "mapRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_input riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input " "Elaborating entity \"reorder_queue_input\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_input" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 reorder_queue_input.v(149) " "Verilog HDL assignment warning at reorder_queue_input.v(149): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712708 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(205) " "Verilog HDL assignment warning at reorder_queue_input.v(205): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712712 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(235) " "Verilog HDL assignment warning at reorder_queue_input.v(235): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712713 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "countRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "posRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_output riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output " "Elaborating entity \"reorder_queue_output\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_output" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst " "Elaborating entity \"registers\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdMemory registers.v(162) " "Verilog HDL or VHDL warning at registers.v(162): object \"wRdMemory\" assigned a value but never read" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537712849 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 registers.v(235) " "Verilog HDL assignment warning at registers.v(235): truncated value with size 64 to match size of target (32)" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537712858 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registers.v(237) " "Verilog HDL or VHDL warning at the registers.v(237): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 237 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1535537712858 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[31..16\] 0 registers.v(160) " "Net \"__wRdMemory\[31..16\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712943 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[7..0\] 0 registers.v(160) " "Net \"__wRdMemory\[7..0\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1535537712943 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\"" {  } { { "../../../../riffa_hdl/registers.v" "rxr_input_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537712986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "field_demux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "tx_len_ready_demux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "chnl_output_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "txc_output_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_credit_flow_ctrl riffa_wrapper_de4:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc " "Elaborating entity \"recv_credit_flow_ctrl\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc\"" {  } { { "../../../../riffa_hdl/riffa.v" "rc_fc" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 recv_credit_flow_ctrl.v(81) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(81): truncated value with size 13 to match size of target (8)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537713065 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 recv_credit_flow_ctrl.v(82) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(82): truncated value with size 13 to match size of target (12)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537713065 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr " "Elaborating entity \"interrupt\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\"" {  } { { "../../../../riffa_hdl/riffa.v" "intr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr " "Elaborating entity \"interrupt_controller\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr\"" {  } { { "../../../../riffa_hdl/interrupt.v" "intrCtlr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst " "Elaborating entity \"tx_multiplexer\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "tx_mux_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "req_ack_fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst " "Elaborating entity \"tx_multiplexer_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "tx_mux_128_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCountChnlShiftDW tx_multiplexer_128.v(132) " "Verilog HDL or VHDL warning at tx_multiplexer_128.v(132): object \"wCountChnlShiftDW\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535537713125 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tx_multiplexer_128.v(132) " "Verilog HDL assignment warning at tx_multiplexer_128.v(132): truncated value with size 32 to match size of target (12)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537713127 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_128.v(254) " "Verilog HDL Case Statement information at tx_multiplexer_128.v(254): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 254 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537713146 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_multiplexer_128.v(402) " "Verilog HDL assignment warning at tx_multiplexer_128.v(402): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537713152 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_multiplexer_128.v(408) " "Verilog HDL assignment warning at tx_multiplexer_128.v(408): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537713152 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_selector riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd " "Elaborating entity \"tx_engine_selector\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "selRd" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel " "Elaborating entity \"channel\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\"" {  } { { "../../../../riffa_hdl/riffa.v" "channels\[0\].channel" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713224 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WBUFCOUNT channel.v(124) " "Output port \"WBUFCOUNT\" at channel.v(124) has no driver" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1535537713232 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel " "Elaborating entity \"channel_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\"" {  } { { "../../../../riffa_hdl/channel.v" "channel" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort " "Elaborating entity \"rx_port_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "rxPort" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_packer_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker " "Elaborating entity \"fifo_packer_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifoPacker" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_fwft riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo " "Elaborating entity \"async_fifo_fwft\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxFifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_requester riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq " "Elaborating entity \"sg_list_requester\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxReq" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713667 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sg_list_requester.v(197) " "Verilog HDL Case Statement information at sg_list_requester.v(197): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537713674 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_requester_mux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux " "Elaborating entity \"rx_port_requester_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "requesterMux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_reader_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader " "Elaborating entity \"sg_list_reader_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgListReader" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_reader riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader " "Elaborating entity \"rx_port_reader\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "reader" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713732 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(238) " "Verilog HDL Case Statement information at rx_port_reader.v(238): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537713738 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(348) " "Verilog HDL Case Statement information at rx_port_reader.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537713742 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_channel_gate riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate " "Elaborating entity \"rx_port_channel_gate\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "gate" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_domain_signal riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig " "Elaborating entity \"cross_domain_signal\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\"" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "rxSig" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncff riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB " "Elaborating entity \"syncff\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\"" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "sigAtoB" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF " "Elaborating entity \"ff\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF\"" {  } { { "../../../../riffa_hdl/syncff.v" "syncFF" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort " "Elaborating entity \"tx_port_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "txPort" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_channel_gate_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate " "Elaborating entity \"tx_port_channel_gate_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "gate" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_monitor_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor " "Elaborating entity \"tx_port_monitor_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "monitor" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713922 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_monitor_128.v(138) " "Verilog HDL Case Statement information at tx_port_monitor_128.v(138): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537713927 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_buffer_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer " "Elaborating entity \"tx_port_buffer_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "buffer" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_port_buffer_128.v(198) " "Verilog HDL assignment warning at tx_port_buffer_128.v(198): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537713955 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537713999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_writer riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer " "Elaborating entity \"tx_port_writer\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "writer" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537714059 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(219) " "Verilog HDL Case Statement information at tx_port_writer.v(219): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 219 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537714064 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tx_port_writer.v(281) " "Verilog HDL assignment warning at tx_port_writer.v(281): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535537714069 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(350) " "Verilog HDL Case Statement information at tx_port_writer.v(350): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 350 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1535537714072 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chnl_tester chnl_tester:test_channels\[0\].chnl_tester_i " "Elaborating entity \"chnl_tester\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\"" {  } { { "../hdl/DE4Gen2x8If128.v" "test_channels\[0\].chnl_tester_i" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537714121 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "VALUE pktctr_inst 15 16 " "Port \"VALUE\" on the entity instantiation of \"pktctr_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1535537718361 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET len_mask 32 2 " "Port \"OFFSET\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1535537718372 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE len_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1535537718372 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE packet_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 278 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1535537718372 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "TxsAddress_i altpcie_hip_pipen1b_inst 17 21 " "Port \"TxsAddress_i\" on the entity instantiation of \"altpcie_hip_pipen1b_inst\" is connected to a signal of width 17. The formal width of the signal in the module is 21.  The extra bits will be driven by GND." {  } { { "../ip/PCIeGen2x8If128_core.v" "altpcie_hip_pipen1b_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" 883 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1535537718665 "|DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tt84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tt84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tt84 " "Found entity 1: altsyncram_tt84" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537724464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537724464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qpc " "Found entity 1: mux_qpc" {  } { { "db/mux_qpc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_qpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537726486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537726486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_asf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_asf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_asf " "Found entity 1: decode_asf" {  } { { "db/decode_asf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/decode_asf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537726531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537726531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dji " "Found entity 1: cntr_dji" {  } { { "db/cntr_dji.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_dji.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537726761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537726761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fc " "Found entity 1: cmpr_6fc" {  } { { "db/cmpr_6fc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_6fc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537726799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537726799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j6j " "Found entity 1: cntr_j6j" {  } { { "db/cntr_j6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_j6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537726849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537726849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ddi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ddi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ddi " "Found entity 1: cntr_ddi" {  } { { "db/cntr_ddi.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_ddi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537727082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537727082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_odc " "Found entity 1: cmpr_odc" {  } { { "db/cmpr_odc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_odc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537727119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537727119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vvi " "Found entity 1: cntr_vvi" {  } { { "db/cntr_vvi.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_vvi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537727168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537727168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kdc " "Found entity 1: cmpr_kdc" {  } { { "db/cmpr_kdc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_kdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537727204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537727204 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537730241 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1535537730659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.08.29.18:15:34 Progress: Loading slde9a1a10e/alt_sld_fab_wrapper_hw.tcl " "2018.08.29.18:15:34 Progress: Loading slde9a1a10e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537734523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537736905 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537737125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537738025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537738174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537738323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537738492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537738494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537738497 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1535537739233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde9a1a10e/alt_sld_fab.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537739534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537739534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537739650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537739650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537739652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537739652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537739751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537739751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537739871 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537739871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537739871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537739974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537739974 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1535537746395 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1535537746395 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[31\] " "Synthesized away node \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[31\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } } { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 402 0 0 } } { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 281 0 0 } } { "../../riffa_wrapper_de4.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 487 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537750542 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|wMetadata[31]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1535537750542 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1535537750542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537752915 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "26 " "Inferred 26 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 129 " "Parameter WIDTH_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 129 " "Parameter WIDTH_B set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 123 " "Parameter WIDTH_A set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 123 " "Parameter WIDTH_B set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 62 " "Parameter WIDTH_A set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 62 " "Parameter WIDTH_B set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|rDone_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|rDone_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|rDone_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|rDone_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 129 " "Parameter WIDTH set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 128 " "Parameter WIDTH set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 139 " "Parameter WIDTH set to 139" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537761985 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1535537761985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762029 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8r1 " "Found entity 1: altsyncram_e8r1" {  } { { "db/altsyncram_e8r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_e8r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 129 " "Parameter \"WIDTH_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 129 " "Parameter \"WIDTH_B\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762175 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvq1 " "Found entity 1: altsyncram_mvq1" {  } { { "db/altsyncram_mvq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_mvq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762310 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sq1 " "Found entity 1: altsyncram_2sq1" {  } { { "db/altsyncram_2sq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_2sq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762378 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pq1 " "Found entity 1: altsyncram_8pq1" {  } { { "db/altsyncram_8pq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_8pq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 123 " "Parameter \"WIDTH_A\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 123 " "Parameter \"WIDTH_B\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762436 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6st1 " "Found entity 1: altsyncram_6st1" {  } { { "db/altsyncram_6st1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_6st1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ist1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ist1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ist1 " "Found entity 1: altsyncram_ist1" {  } { { "db/altsyncram_ist1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_ist1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 96 " "Parameter \"WIDTH_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 96 " "Parameter \"WIDTH_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762683 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5r1 " "Found entity 1: altsyncram_m5r1" {  } { { "db/altsyncram_m5r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_m5r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 62 " "Parameter \"WIDTH_A\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 62 " "Parameter \"WIDTH_B\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762803 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apt1 " "Found entity 1: altsyncram_apt1" {  } { { "db/altsyncram_apt1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_apt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762894 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qlt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qlt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qlt1 " "Found entity 1: altsyncram_qlt1" {  } { { "db/altsyncram_qlt1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_qlt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537762948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537762948 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537762948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25r1 " "Found entity 1: altsyncram_25r1" {  } { { "db/altsyncram_25r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_25r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537762991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537762991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537763043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763043 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537763043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpq1 " "Found entity 1: altsyncram_cpq1" {  } { { "db/altsyncram_cpq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_cpq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537763103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537763103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03r1 " "Found entity 1: altsyncram_03r1" {  } { { "db/altsyncram_03r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_03r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537763244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763245 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537763245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sq1 " "Found entity 1: altsyncram_0sq1" {  } { { "db/altsyncram_0sq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_0sq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|altshift_taps:rDone_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|altshift_taps:rDone_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537763404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|altshift_taps:rDone_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|altshift_taps:rDone_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763404 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537763404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q1v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q1v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q1v " "Found entity 1: shift_taps_q1v" {  } { { "db/shift_taps_q1v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_q1v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4t91 " "Found entity 1: altsyncram_4t91" {  } { { "db/altsyncram_4t91.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_4t91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7mf " "Found entity 1: cntr_7mf" {  } { { "db/cntr_7mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_7mf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rDone_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rDone_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537763648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rDone_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rDone_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 129 " "Parameter \"WIDTH\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537763648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v4v " "Found entity 1: shift_taps_v4v" {  } { { "db/shift_taps_v4v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_v4v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3a1 " "Found entity 1: altsyncram_e3a1" {  } { { "db/altsyncram_e3a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_e3a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mf " "Found entity 1: cntr_6mf" {  } { { "db/cntr_6mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_6mf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537763925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 128 " "Parameter \"WIDTH\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537763925 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537763925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s4v " "Found entity 1: shift_taps_s4v" {  } { { "db/shift_taps_s4v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_s4v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537763960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537763960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63a1 " "Found entity 1: altsyncram_63a1" {  } { { "db/altsyncram_63a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_63a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3mf " "Found entity 1: cntr_3mf" {  } { { "db/cntr_3mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_3mf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Elaborated megafunction instantiation \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537764231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Instantiated megafunction \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537764231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sfv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sfv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sfv " "Found entity 1: shift_taps_sfv" {  } { { "db/shift_taps_sfv.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_sfv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hc1 " "Found entity 1: altsyncram_0hc1" {  } { { "db/altsyncram_0hc1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_0hc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4mf " "Found entity 1: cntr_4mf" {  } { { "db/cntr_4mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_4mf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o5h " "Found entity 1: cntr_o5h" {  } { { "db/cntr_o5h.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_o5h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537764469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 139 " "Parameter \"WIDTH\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537764469 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537764469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_05v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_05v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_05v " "Found entity 1: shift_taps_05v" {  } { { "db/shift_taps_05v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_05v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b3a1 " "Found entity 1: altsyncram_b3a1" {  } { { "db/altsyncram_b3a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_b3a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537764577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537764577 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a0 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a3 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a4 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a5 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a6 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a7 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a8 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a9 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a10 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a11 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a12 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a13 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a14 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a15 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a16 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a17 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a18 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a19 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a20 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a21 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a22 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a23 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a24 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a25 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a26 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a27 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a28 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a29 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a30 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a31 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a32 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a33 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a34 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a35 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a36 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a37 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a38 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a39 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a40 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1279 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a41 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1310 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a42 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a43 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a44 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a45 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1434 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a46 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a47 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1496 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a48 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1527 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a49 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1558 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a50 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a51 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1620 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a52 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1651 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a53 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1682 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a54 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1713 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a55 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1744 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a56 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a57 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a58 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a59 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a60 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1899 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a61 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1930 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a62 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a63 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 1992 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a64 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a65 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2054 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a66 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a67 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2116 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a68 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2147 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a69 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2178 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a70 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a71 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2240 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a72 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2271 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a73 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a74 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a75 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2364 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a76 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2395 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a77 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2426 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a78 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2457 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a79 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a80 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a81 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2550 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a82 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2581 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a83 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2612 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a84 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2643 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a85 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2674 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a86 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a87 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a88 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2767 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a89 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2798 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a90 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2829 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a91 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a92 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2891 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a93 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a94 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a95 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 2984 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a96 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a97 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a98 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a99 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a100 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a101 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a102 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a103 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a104 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a105 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a106 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a107 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a108 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3387 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a109 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3418 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a110 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3449 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a111 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3480 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a112 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3511 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a113 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3542 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a114 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a115 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3604 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a116 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a117 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3666 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a118 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3697 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a119 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3728 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a120 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a121 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3790 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a122 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a123 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3852 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a124 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3883 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a125 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3914 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a126 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3945 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a127 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a128 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a129 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4038 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a130 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4069 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a131 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4100 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a132 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a133 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4162 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a134 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4193 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a135 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a136 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4255 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a137 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4286 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a138 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4317 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a139 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4348 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a140 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a141 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4410 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a142 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4441 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a143 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a144 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4503 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a145 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4534 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a146 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a147 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4596 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a148 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4627 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a149 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a150 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4689 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a151 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4720 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a152 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4751 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a153 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4782 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a154 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4813 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a155 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4844 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a156 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4875 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a157 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4906 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a158 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4937 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a159 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4968 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a160 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 4999 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a161 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5030 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a162 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5061 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a163 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5092 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a164 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a165 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5154 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a166 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5185 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a167 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5216 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a168 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5247 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a169 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5278 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a170 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5309 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a171 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5340 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a172 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5371 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a173 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a174 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5433 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a175 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5464 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a176 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5495 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a177 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5526 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a178 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a179 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5588 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a180 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5619 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a181 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5650 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a182 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a183 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5712 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a184 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5743 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a185 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5774 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a186 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5805 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a187 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5836 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a188 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5867 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a189 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5898 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a190 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5929 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a191 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5960 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a192 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 5991 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a193 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6022 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a194 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6053 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a195 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6084 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a196 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6115 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a197 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6146 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a198 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6177 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a199 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6208 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a200 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6239 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a201 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6270 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a202 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a203 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6332 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a204 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6363 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a205 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6394 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a206 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6425 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a207 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a208 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6487 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a209 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a210 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6549 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a211 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6580 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a212 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6611 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a213 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6642 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a214 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6673 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a215 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6704 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a216 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6735 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a217 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6766 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a218 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6797 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a219 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6828 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a220 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6859 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a221 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6890 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a222 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6921 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a223 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6952 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a224 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 6983 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a225 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7014 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a226 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7045 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a227 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7076 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a228 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7107 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a229 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7138 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a230 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7169 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a231 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7200 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a232 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a233 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a234 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7293 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a235 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7324 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a236 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7355 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a237 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7386 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a238 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a239 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a240 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7479 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a241 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7510 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a242 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7541 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a243 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7572 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a244 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7603 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a245 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7634 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a246 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7665 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a247 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7696 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a248 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7727 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a249 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7758 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a250 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7789 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a251 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7820 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a252 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7851 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a253 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7882 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a254 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7913 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a255 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7944 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a256 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a257 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8006 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a258 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8037 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a259 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8068 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a260 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8099 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a261 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a262 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a263 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8192 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a264 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a265 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8254 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a266 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8285 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a267 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8316 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a268 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a269 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8378 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a270 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8409 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a271 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8440 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a272 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8471 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a273 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8502 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a274 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8533 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a275 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8564 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a276 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8595 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a277 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8626 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a278 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8657 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a279 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8688 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a280 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8719 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a281 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8750 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a282 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8781 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a283 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8812 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a284 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8843 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a285 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8874 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a286 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8905 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a287 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8936 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a288 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a289 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 8998 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a290 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a291 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9060 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a292 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9091 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a293 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a294 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9153 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a295 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9184 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a296 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a297 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a298 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a299 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a300 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9339 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a301 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a302 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9401 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a303 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9432 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a304 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a305 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9494 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a306 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9525 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a307 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9556 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a308 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9587 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a309 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9618 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a310 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9649 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a311 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a312 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9711 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a313 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9742 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a314 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a315 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9804 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a316 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9835 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a317 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9866 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a318 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9897 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a319 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9928 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a320 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9959 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a321 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 9990 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a322 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10021 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a323 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10052 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a324 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10083 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a325 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10114 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a326 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10145 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a327 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10176 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a328 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10207 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a329 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10238 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a330 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10269 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a331 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10300 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a332 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10331 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a333 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a334 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10393 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a335 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10424 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a336 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10455 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a337 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10486 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a338 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a339 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a340 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10579 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a341 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a342 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10641 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a343 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10672 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a344 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10703 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a345 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10734 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a346 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10765 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a347 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10796 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a348 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10827 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a349 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10858 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a350 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10889 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a351 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10920 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a352 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10951 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a353 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 10982 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a354 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11013 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a355 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11044 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a356 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11075 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a357 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11106 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a358 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11137 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a359 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11168 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a360 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11199 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a361 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11230 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a362 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a363 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11292 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a364 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a365 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11354 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a366 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11385 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a367 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11416 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a368 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11447 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a369 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a370 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11509 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a371 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11540 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a372 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11571 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a373 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11602 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a374 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11633 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a375 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11664 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a376 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11695 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a377 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11726 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a378 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11757 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a379 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11788 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a380 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11819 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a381 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a382 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11881 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a383 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11912 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a384 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11943 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a385 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 11974 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a386 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12005 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a387 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12036 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a388 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12067 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a389 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12098 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a390 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12129 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a391 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12160 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a392 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12191 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a393 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12222 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a394 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12253 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a395 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12284 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a396 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12315 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a397 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12346 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a398 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12377 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a399 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12408 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a400 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12439 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a401 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12470 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a402 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12501 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a403 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12532 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a404 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12563 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a405 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12594 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a406 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12625 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a407 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12656 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a408 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12687 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a409 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12718 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a410 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12749 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a411 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12780 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a412 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12811 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a413 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12842 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a414 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12873 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a415 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12904 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a416 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12935 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a417 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12966 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a418 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 12997 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a419 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13028 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a420 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13059 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a421 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13090 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a422 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13121 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a423 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13152 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a424 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13183 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a425 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a426 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13245 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a427 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13276 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a428 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13307 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a429 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13338 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a430 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13369 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a431 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13400 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a432 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13431 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a433 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13462 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a434 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13493 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a435 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13524 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a436 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13555 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a437 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13586 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a438 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13617 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a439 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13648 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a440 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13679 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a441 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a442 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13741 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a443 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13772 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a444 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13803 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a445 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13834 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a446 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13865 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a447 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13896 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a448 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13927 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a449 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13958 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a450 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 13989 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a451 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14020 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a452 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14051 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a453 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14082 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a454 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14113 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a455 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14144 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a456 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14175 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a457 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14206 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a458 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14237 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a459 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14268 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a460 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14299 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a461 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14330 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a462 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14361 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a463 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14392 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a464 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14423 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a465 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14454 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a466 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a467 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14516 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a468 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14547 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a469 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14578 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a470 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14609 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a471 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14640 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a472 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14671 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a473 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14702 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a474 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14733 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a475 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14764 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a476 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14795 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a477 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14826 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a478 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14857 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a479 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14888 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a480 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14919 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a481 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14950 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a482 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 14981 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a483 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15012 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a484 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15043 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a485 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15074 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a486 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15105 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a487 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15136 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a488 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15167 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a489 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15198 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a490 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15229 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a491 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15260 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a492 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15291 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a493 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15322 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a494 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15353 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a495 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15384 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a496 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15415 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a497 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15446 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a498 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15477 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a499 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15508 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a500 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15539 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a501 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15570 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a502 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15601 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a503 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15632 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a504 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15663 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a505 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15694 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a506 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15725 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a507 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15756 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a508 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15787 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a509 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15818 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a510 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15849 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a511 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15880 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a512 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15911 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a513 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15942 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a514 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 15973 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a515 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16004 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a516 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16035 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a517 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16066 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a518 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16097 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a519 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16128 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a520 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a521 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16190 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a522 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16221 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a523 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16252 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a524 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16283 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a525 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16314 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a526 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16345 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a527 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16376 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a528 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16407 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a529 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16438 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a530 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16469 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a531 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16500 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a532 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16531 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a533 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16562 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a534 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16593 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a535 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16624 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a536 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16655 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a537 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16686 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a538 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16717 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a539 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16748 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a540 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16779 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a541 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16810 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a542 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16841 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a543 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16872 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a544 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16903 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a545 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16934 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a546 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16965 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a547 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 16996 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a548 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17027 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a549 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17058 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a550 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17089 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a551 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17120 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a552 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17151 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a553 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a554 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17213 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a555 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17244 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a556 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17275 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a557 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17306 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a558 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17337 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a559 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17368 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a560 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17399 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a561 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17430 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a562 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17461 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a563 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17492 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a564 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17523 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a565 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17554 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a566 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17585 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a567 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17616 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a568 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17647 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a569 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17678 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a570 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17709 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a571 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17740 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a572 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17771 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a573 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17802 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a574 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17833 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a575 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17864 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a576 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17895 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a577 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17926 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a578 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17957 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a579 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 17988 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a580 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18019 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a581 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18050 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a582 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18081 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a583 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18112 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a584 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18143 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a585 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18174 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a586 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18205 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a587 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18236 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a588 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18267 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a589 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18298 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a590 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18329 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a591 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18360 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a592 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a593 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18422 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a594 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18453 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a595 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18484 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a596 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18515 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a597 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18546 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a598 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18577 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a599 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18608 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a600 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18639 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a601 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18670 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a602 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18701 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a603 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18732 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a604 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18763 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a605 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18794 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a606 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18825 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a607 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18856 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a608 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18887 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a609 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18918 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a610 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18949 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a611 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 18980 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a612 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19011 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a613 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19042 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a614 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19073 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a615 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19104 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a616 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19135 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a617 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19166 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a618 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19197 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a619 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19228 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a620 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19259 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a621 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19290 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a622 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19321 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a623 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19352 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a624 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19383 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a625 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19414 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a626 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19445 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a627 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19476 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a628 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19507 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a629 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19538 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a630 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19569 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a631 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19600 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a632 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19631 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a633 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19662 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a634 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19693 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a635 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19724 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a636 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19755 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a637 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19786 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a638 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19817 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a639 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19848 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a640 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19879 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a641 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19910 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a642 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19941 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a643 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 19972 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a644 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20003 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a645 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20034 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a646 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20065 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a647 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20096 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a648 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a649 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20158 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a650 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20189 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a651 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20220 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a652 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20251 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a653 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20282 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a654 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20313 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a655 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20344 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a656 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20375 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a657 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20406 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a658 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20437 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a659 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20468 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a660 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20499 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a661 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20530 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a662 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20561 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a663 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20592 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a664 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a665 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20654 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a666 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20685 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a667 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20716 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a668 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20747 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a669 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20778 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a670 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20809 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a671 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20840 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a672 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20871 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a673 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20902 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a674 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20933 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a675 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20964 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a676 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 20995 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a677 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21026 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a678 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21057 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a679 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21088 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a680 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21119 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a681 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21150 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a682 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21181 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a683 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21212 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a684 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21243 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a685 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21274 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a686 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21305 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a687 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21336 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a688 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a689 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21398 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a690 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21429 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a691 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21460 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a692 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21491 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a693 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21522 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a694 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21553 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a695 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21584 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a696 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21615 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a697 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21646 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a698 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a699 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21708 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a700 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21739 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a701 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21770 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a702 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21801 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a703 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21832 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a704 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21863 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a705 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21894 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a706 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21925 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a707 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21956 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a708 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 21987 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a709 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22018 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a710 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22049 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a711 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22080 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a712 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22111 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a713 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22142 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a714 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22173 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a715 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22204 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a716 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22235 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a717 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22266 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a718 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22297 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a719 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22328 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a720 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22359 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a721 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22390 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a722 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22421 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a723 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22452 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a724 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22483 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a725 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22514 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a726 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22545 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a727 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22576 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a728 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22607 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a729 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22638 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a730 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22669 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a731 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22700 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a732 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22731 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a733 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22762 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a734 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22793 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a735 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22824 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a736 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22855 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a737 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22886 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a738 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22917 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a739 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22948 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a740 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 22979 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a741 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23010 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a742 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23041 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a743 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23072 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a744 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23103 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a745 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23134 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a746 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23165 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a747 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23196 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a748 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23227 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a749 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23258 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a750 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23289 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a751 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23320 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a752 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23351 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a753 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23382 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a754 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23413 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a755 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23444 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a756 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23475 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a757 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23506 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a758 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23537 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a759 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23568 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a760 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23599 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a761 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23630 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a762 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23661 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a763 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23692 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a764 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23723 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a765 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23754 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a766 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23785 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a767 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23816 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a768 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23847 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a769 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a770 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23909 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a771 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23940 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a772 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 23971 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a773 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24002 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a774 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24033 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a775 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24064 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a776 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24095 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a777 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24126 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a778 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24157 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a779 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a780 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24219 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a781 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24250 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a782 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24281 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a783 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24312 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a784 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24343 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a785 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24374 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a786 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24405 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a787 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24436 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a788 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24467 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a789 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24498 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a790 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24529 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a791 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24560 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a792 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24591 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a793 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24622 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a794 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24653 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a795 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24684 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a796 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24715 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a797 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24746 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a798 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24777 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a799 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24808 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a800 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24839 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a801 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24870 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a802 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24901 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a803 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24932 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a804 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24963 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a805 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 24994 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a806 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25025 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a807 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25056 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a808 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25087 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a809 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25118 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a810 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a811 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25180 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a812 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25211 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a813 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25242 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a814 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25273 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a815 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a816 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25335 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a817 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25366 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a818 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25397 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a819 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25428 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a820 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25459 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a821 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25490 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a822 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25521 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a823 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25552 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a824 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25583 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a825 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25614 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a826 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25645 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a827 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25676 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a828 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25707 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a829 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25738 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a830 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25769 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a831 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25800 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a832 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25831 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a833 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25862 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a834 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25893 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a835 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25924 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a836 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25955 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a837 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 25986 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a838 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26017 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a839 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26048 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a840 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26079 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a841 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26110 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a842 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26141 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a843 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26172 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a844 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26203 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a845 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26234 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a846 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26265 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a847 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26296 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a848 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26327 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a849 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26358 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a850 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a851 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26420 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a852 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26451 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a853 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26482 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a854 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26513 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a855 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26544 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a856 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26575 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a857 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26606 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a858 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26637 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a859 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26668 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a860 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26699 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a861 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26730 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a862 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26761 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a863 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26792 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a864 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26823 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a865 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26854 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a866 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26885 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a867 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26916 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a868 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26947 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a869 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 26978 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a870 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27009 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a871 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27040 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a872 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27071 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a873 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a874 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27133 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a875 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27164 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a876 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27195 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a877 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27226 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a878 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27257 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a879 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27288 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a880 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27319 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a881 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27350 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a882 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27381 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a883 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27412 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a884 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27443 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a885 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27474 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a886 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27505 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a887 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27536 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a888 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27567 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a889 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27598 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a890 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27629 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a891 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27660 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a892 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27691 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a893 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27722 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a894 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27753 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a895 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27784 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a896 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27815 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a897 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27846 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a898 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27877 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a899 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27908 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a900 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27939 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a901 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 27970 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a902 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28001 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a903 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28032 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a904 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28063 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a905 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28094 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a906 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28125 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a907 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28156 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a908 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28187 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a909 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a910 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28249 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a911 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28280 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a912 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28311 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a913 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28342 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a914 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a915 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28404 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a916 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28435 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a917 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28466 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a918 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28497 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a919 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28528 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a920 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28559 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a921 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28590 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a922 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28621 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a923 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28652 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a924 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28683 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a925 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28714 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a926 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28745 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a927 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28776 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a928 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28807 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a929 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28838 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a930 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28869 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a931 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28900 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a932 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28931 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a933 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28962 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a934 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 28993 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a935 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29024 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a936 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29055 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a937 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29086 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a938 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29117 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a939 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a940 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29179 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a941 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29210 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a942 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29241 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a943 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29272 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a944 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29303 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a945 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29334 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a946 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29365 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a947 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29396 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a948 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29427 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a949 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29458 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a950 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29489 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a951 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29520 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a952 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29551 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a953 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29582 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a954 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29613 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a955 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29644 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a956 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29675 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a957 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29706 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a958 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29737 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a959 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29768 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a960 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29799 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a961 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29830 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a962 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29861 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a963 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29892 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a964 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29923 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a965 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29954 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a966 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 29985 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a967 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30016 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a968 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30047 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a969 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30078 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a970 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30109 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a971 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30140 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a972 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30171 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a973 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30202 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a974 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30233 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a975 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30264 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a976 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30295 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a977 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30326 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a978 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30357 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a979 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30388 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a980 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30419 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a981 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30450 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a982 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30481 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a983 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30512 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a984 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30543 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a985 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30574 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a986 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30605 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a987 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30636 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a988 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30667 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a989 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30698 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a990 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30729 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a991 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30760 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a992 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30791 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a993 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30822 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a994 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30853 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a995 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30884 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a996 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30915 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a997 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30946 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a998 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 30977 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a999 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31008 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1000 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31039 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1001 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31070 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1002 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1003 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31132 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1004 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31163 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1005 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1006 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1007 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31256 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1008 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1009 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1010 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1011 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1012 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1013 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1014 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1015 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1016 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1017 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1018 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1019 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31628 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1020 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31659 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1021 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31690 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1022 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1023 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31752 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1024 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31783 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1025 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31814 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1026 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31845 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1027 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31876 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1028 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31907 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1029 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31938 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1030 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 31969 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1031 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32000 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1032 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32031 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1033 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32062 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1034 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32093 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1035 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32124 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1036 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1037 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32186 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1038 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1039 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1040 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32279 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1041 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32310 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1042 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32341 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1043 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32372 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1044 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32403 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1045 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32434 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1046 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32465 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1047 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32496 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1048 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32527 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1049 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32558 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1050 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32589 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1051 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32620 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1052 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32651 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1053 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32682 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1054 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32713 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1055 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32744 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1056 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32775 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1057 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32806 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1058 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1059 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32868 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1060 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32899 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1061 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32930 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1062 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32961 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1063 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 32992 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1064 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33023 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1065 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33054 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1066 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33085 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1067 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33116 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1068 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33147 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1069 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33178 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1070 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33209 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1071 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33240 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1072 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33271 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1073 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33302 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1074 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1075 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33364 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1076 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33395 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1077 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33426 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1078 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33457 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1079 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33488 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1080 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33519 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1081 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33550 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1082 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33581 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1083 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33612 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1084 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33643 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1085 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33674 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1086 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33705 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1087 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33736 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1088 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33767 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1089 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33798 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1090 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33829 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1091 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33860 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1092 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33891 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1093 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33922 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1094 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33953 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1095 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 33984 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1096 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34015 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1097 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34046 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1098 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34077 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1099 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34108 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1100 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34139 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1101 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34170 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1102 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34201 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1103 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34232 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1104 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1105 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34294 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1106 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34325 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1107 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34356 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1108 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34387 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1109 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34418 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1110 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34449 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1111 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34480 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1112 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34511 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1113 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34542 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1114 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34573 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1115 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34604 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1116 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34635 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1117 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34666 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1118 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34697 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1119 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34728 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1120 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34759 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1121 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34790 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1122 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34821 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1123 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34852 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1124 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34883 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1125 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34914 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1126 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34945 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1127 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 34976 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1128 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35007 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1129 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35038 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1130 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35069 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1131 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35100 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1132 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35131 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1133 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35162 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1134 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35193 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1135 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1136 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35255 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1137 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35286 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1138 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35317 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1139 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35348 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1140 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35379 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1141 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35410 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1142 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35441 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1143 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35472 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1144 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35503 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1145 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35534 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1146 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1147 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35596 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1148 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35627 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1149 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35658 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1150 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35689 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1151 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35720 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1152 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35751 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1153 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35782 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1154 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35813 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1155 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35844 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1156 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35875 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1157 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35906 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1158 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35937 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1159 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35968 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1160 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 35999 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1161 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36030 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1162 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36061 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1163 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36092 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1164 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36123 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1165 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36154 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1166 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36185 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1167 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36216 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1168 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36247 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1169 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36278 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1170 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36309 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1171 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36340 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1172 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36371 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1173 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1174 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36433 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1175 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36464 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1176 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36495 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1177 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36526 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1178 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36557 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1179 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36588 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1180 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36619 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1181 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36650 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1182 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1183 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36712 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1184 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36743 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1185 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36774 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1186 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36805 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1187 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36836 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1188 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36867 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1189 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36898 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1190 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36929 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1191 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36960 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1192 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 36991 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1193 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37022 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1194 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37053 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1195 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37084 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1196 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37115 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1197 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37146 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1198 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37177 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1199 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37208 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1200 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37239 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1201 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37270 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1202 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1203 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37332 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1204 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37363 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1205 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37394 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1206 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37425 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1207 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1208 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37487 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1209 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1210 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37549 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1211 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37580 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1212 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37611 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1213 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37642 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1214 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37673 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1215 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37704 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1216 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37735 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1217 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37766 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1218 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37797 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1219 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37828 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1220 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37859 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1221 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37890 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1222 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37921 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1223 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37952 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1224 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 37983 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1225 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38014 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1226 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38045 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1227 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38076 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1228 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38107 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1229 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38138 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1230 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38169 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1231 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38200 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1232 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1233 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1234 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38293 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1235 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38324 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1236 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38355 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1237 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38386 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1238 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1239 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1240 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38479 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1241 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38510 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1242 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38541 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1243 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38572 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1244 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38603 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1245 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38634 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1246 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38665 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1247 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38696 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1248 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38727 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1249 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38758 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1250 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38789 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1251 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38820 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1252 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38851 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1253 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38882 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1254 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38913 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1255 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38944 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1256 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 38975 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1257 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39006 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1258 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39037 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1259 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39068 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1260 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39099 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1261 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1262 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1263 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39192 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1264 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1265 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39254 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1266 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39285 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1267 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39316 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1268 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1269 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39378 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1270 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39409 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1271 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39440 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1272 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39471 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1273 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39502 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1274 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39533 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1275 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39564 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1276 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39595 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1277 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39626 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1278 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39657 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1279 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39688 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1280 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39719 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1281 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39750 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1282 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39781 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1283 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39812 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1284 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39843 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1285 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39874 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1286 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39905 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1287 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39936 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1288 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1289 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39998 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1290 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1291 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40060 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1292 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40091 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1293 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1294 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40153 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1295 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40184 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1296 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1297 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1298 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1299 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1300 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40339 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1301 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1302 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40401 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1303 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40432 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1304 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1305 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40494 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1306 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40525 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1307 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40556 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1308 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40587 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1309 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40618 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1310 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40649 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1311 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1312 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40711 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1313 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40742 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1314 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1315 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40804 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1316 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40835 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1317 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40866 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1318 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40897 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1319 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40928 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1320 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40959 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1321 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 40990 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1322 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41021 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1323 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41052 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1324 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41083 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1325 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41114 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1326 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41145 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1327 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41176 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1328 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41207 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1329 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41238 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1330 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41269 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1331 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41300 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1332 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41331 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1333 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1334 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41393 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1335 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41424 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1336 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41455 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1337 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41486 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1338 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1339 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1340 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41579 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1341 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1342 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41641 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1343 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41672 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1344 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41703 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1345 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41734 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1346 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41765 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1347 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41796 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1348 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41827 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1349 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41858 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1350 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41889 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1351 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41920 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1352 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41951 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1353 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 41982 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1354 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42013 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1355 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42044 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1356 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42075 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1357 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42106 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1358 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42137 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1359 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42168 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1360 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42199 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1361 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42230 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1362 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1363 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42292 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1364 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1365 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42354 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1366 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42385 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1367 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42416 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1368 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42447 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1369 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1370 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42509 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1371 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42540 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1372 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42571 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1373 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42602 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1374 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42633 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1375 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42664 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1376 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42695 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1377 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42726 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1378 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42757 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1379 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42788 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1380 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42819 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1381 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1382 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42881 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1383 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42912 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1384 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42943 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1385 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 42974 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1386 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43005 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1387 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43036 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1388 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43067 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1389 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43098 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1390 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43129 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1391 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43160 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1392 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43191 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1393 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43222 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1394 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43253 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1395 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43284 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1396 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43315 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1397 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43346 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1398 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43377 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1399 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43408 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1400 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43439 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1401 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43470 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1402 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43501 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1403 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43532 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1404 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43563 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1405 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43594 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1406 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43625 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1407 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43656 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1408 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43687 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1409 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43718 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1410 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43749 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1411 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43780 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1412 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43811 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1413 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43842 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1414 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43873 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1415 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43904 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1416 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43935 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1417 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43966 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1418 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 43997 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1419 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44028 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1420 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44059 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1421 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44090 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1422 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44121 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1423 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44152 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1424 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44183 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1425 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1426 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44245 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1427 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44276 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1428 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44307 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1429 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44338 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1430 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44369 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1431 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44400 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1432 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44431 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1433 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44462 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1434 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44493 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1435 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44524 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1436 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44555 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1437 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44586 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1438 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44617 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1439 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44648 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1440 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44679 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1441 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1442 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44741 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1443 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44772 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1444 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44803 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1445 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44834 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1446 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44865 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1447 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44896 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1448 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44927 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1449 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44958 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1450 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 44989 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1451 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45020 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1452 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45051 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1453 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45082 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1454 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45113 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1455 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45144 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1456 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45175 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1457 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45206 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1458 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45237 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1459 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45268 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1460 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45299 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1461 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45330 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1462 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45361 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1463 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45392 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1464 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45423 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1465 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45454 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1466 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1467 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45516 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1468 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45547 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1469 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45578 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1470 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45609 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1471 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45640 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1472 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45671 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1473 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45702 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1474 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45733 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1475 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45764 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1476 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45795 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1477 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45826 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1478 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45857 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1479 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45888 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1480 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45919 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1481 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45950 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1482 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 45981 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1483 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46012 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1484 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46043 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1485 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46074 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1486 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46105 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1487 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46136 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1488 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46167 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1489 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46198 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1490 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46229 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1491 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46260 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1492 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46291 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1493 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46322 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1494 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46353 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1495 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46384 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1496 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46415 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1497 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46446 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1498 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46477 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1499 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46508 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1500 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46539 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1501 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46570 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1502 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46601 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1503 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46632 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1504 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46663 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1505 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46694 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1506 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46725 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1507 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46756 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1508 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46787 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1509 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46818 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1510 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46849 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1511 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46880 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1512 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46911 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1513 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46942 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1514 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 46973 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1515 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47004 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1516 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47035 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1517 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47066 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1518 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47097 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1519 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47128 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1520 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1521 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47190 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1522 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47221 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1523 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47252 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1524 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47283 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1525 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47314 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1526 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47345 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1527 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47376 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1528 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47407 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1529 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47438 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1530 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47469 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1531 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47500 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1532 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47531 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1533 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47562 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1534 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47593 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1535 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47624 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1536 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47655 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1537 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47686 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1538 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47717 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1539 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47748 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1540 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47779 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1541 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47810 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1542 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47841 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1543 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47872 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1544 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47903 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1545 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47934 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1546 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47965 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1547 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 47996 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1548 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48027 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1549 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48058 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1550 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48089 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1551 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48120 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1552 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48151 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1553 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1554 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48213 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1555 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48244 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1556 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48275 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1557 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48306 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1558 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48337 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1559 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48368 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1560 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48399 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1561 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48430 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1562 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48461 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1563 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48492 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1564 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48523 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1565 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48554 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1566 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48585 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1567 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48616 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1568 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48647 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1569 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48678 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1570 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48709 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1571 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48740 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1572 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48771 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1573 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48802 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1574 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48833 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1575 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48864 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1576 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48895 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1577 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48926 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1578 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48957 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1579 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 48988 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1580 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49019 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1581 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49050 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1582 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49081 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1583 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49112 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1584 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49143 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1585 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49174 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1586 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49205 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1587 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49236 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1588 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49267 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1589 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49298 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1590 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49329 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1591 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49360 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1592 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1593 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49422 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1594 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49453 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1595 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49484 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1596 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49515 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1597 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49546 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1598 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49577 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1599 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49608 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1600 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49639 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1601 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49670 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1602 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49701 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1603 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49732 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1604 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49763 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1605 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49794 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1606 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49825 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1607 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49856 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1608 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49887 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1609 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49918 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1610 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49949 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1611 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 49980 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1612 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50011 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1613 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50042 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1614 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50073 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1615 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50104 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1616 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50135 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1617 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50166 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1618 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50197 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1619 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50228 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1620 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50259 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1621 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50290 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1622 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50321 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1623 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50352 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1624 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50383 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1625 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50414 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1626 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50445 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1627 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50476 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1628 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50507 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1629 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50538 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1630 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50569 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1631 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50600 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1632 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50631 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1633 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50662 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1634 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50693 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1635 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50724 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1636 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50755 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1637 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50786 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1638 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50817 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1639 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50848 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1640 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50879 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1641 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50910 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1642 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50941 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1643 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 50972 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1644 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51003 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1645 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51034 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1646 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51065 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1647 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51096 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1648 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1649 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51158 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1650 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51189 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1651 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51220 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1652 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51251 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1653 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51282 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1654 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51313 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1655 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51344 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1656 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51375 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1657 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51406 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1658 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51437 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1659 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51468 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1660 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51499 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1661 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51530 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1662 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51561 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1663 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51592 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1664 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1665 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51654 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1666 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51685 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1667 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51716 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1668 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51747 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1669 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51778 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1670 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51809 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1671 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51840 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1672 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51871 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1673 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51902 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1674 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51933 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1675 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51964 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1676 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 51995 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1677 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52026 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1678 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52057 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1679 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52088 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1680 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52119 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1681 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52150 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1682 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52181 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1683 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52212 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1684 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52243 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1685 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52274 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1686 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52305 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1687 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52336 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1688 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1689 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52398 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1690 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52429 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1691 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52460 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1692 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52491 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1693 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52522 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1694 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52553 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1695 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52584 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1696 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52615 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1697 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52646 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1698 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1699 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52708 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1700 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52739 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1701 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52770 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1702 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52801 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1703 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52832 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1704 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52863 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1705 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52894 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1706 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52925 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1707 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52956 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1708 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 52987 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1709 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53018 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1710 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53049 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1711 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53080 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1712 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53111 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1713 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53142 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1714 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53173 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1715 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53204 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1716 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53235 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1717 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53266 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1718 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53297 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1719 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53328 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1720 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53359 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1721 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53390 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1722 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53421 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1723 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53452 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1724 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53483 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1725 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53514 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1726 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53545 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1727 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53576 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1728 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53607 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1729 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53638 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1730 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53669 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1731 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53700 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1732 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53731 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1733 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53762 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1734 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53793 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1735 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53824 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1736 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53855 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1737 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53886 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1738 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53917 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1739 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53948 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1740 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 53979 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1741 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54010 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1742 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54041 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1743 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54072 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1744 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54103 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1745 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54134 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1746 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54165 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1747 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54196 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1748 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54227 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1749 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54258 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1750 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54289 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1751 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54320 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1752 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54351 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1753 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54382 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1754 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54413 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1755 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54444 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1756 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54475 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1757 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54506 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1758 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54537 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1759 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54568 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1760 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54599 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1761 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54630 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1762 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54661 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1763 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54692 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1764 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54723 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1765 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54754 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1766 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54785 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1767 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54816 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1768 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54847 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1769 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1770 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54909 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1771 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54940 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1772 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 54971 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1773 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55002 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1774 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55033 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1775 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55064 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1776 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55095 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1777 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55126 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1778 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55157 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1779 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1780 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55219 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1781 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55250 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1782 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55281 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1783 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55312 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1784 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55343 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1785 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55374 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1786 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55405 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1787 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55436 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1788 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55467 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1789 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55498 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1790 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55529 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1791 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55560 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1792 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55591 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1793 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55622 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1794 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55653 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1795 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55684 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1796 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55715 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1797 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55746 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1798 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55777 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1799 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55808 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1800 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55839 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1801 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55870 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1802 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55901 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1803 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55932 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1804 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55963 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1805 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 55994 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1806 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56025 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1807 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56056 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1808 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56087 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1809 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56118 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1810 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1811 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56180 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1812 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56211 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1813 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56242 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1814 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56273 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1815 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1816 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56335 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1817 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56366 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1818 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56397 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1819 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56428 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1820 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56459 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1821 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56490 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1822 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56521 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1823 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56552 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1824 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56583 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1825 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56614 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1826 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56645 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1827 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56676 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1828 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56707 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1829 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56738 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1830 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56769 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1831 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56800 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1832 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56831 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1833 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56862 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1834 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56893 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1835 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56924 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1836 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56955 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1837 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 56986 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1838 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57017 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1839 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57048 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1840 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57079 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1841 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57110 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1842 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57141 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1843 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57172 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1844 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57203 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1845 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57234 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1846 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57265 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1847 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57296 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1848 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57327 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1849 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57358 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1850 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1851 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57420 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1852 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57451 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1853 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57482 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1854 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57513 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1855 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57544 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1856 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57575 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1857 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57606 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1858 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57637 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1859 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57668 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1860 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57699 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1861 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57730 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1862 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57761 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1863 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57792 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1864 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57823 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1865 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57854 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1866 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57885 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1867 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57916 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1868 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57947 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1869 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 57978 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1870 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58009 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1871 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58040 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1872 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58071 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1873 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1874 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58133 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1875 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58164 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1876 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58195 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1877 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58226 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1878 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58257 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1879 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58288 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1880 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58319 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1881 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58350 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1882 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58381 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1883 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58412 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1884 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58443 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1885 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58474 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1886 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58505 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1887 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58536 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1888 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58567 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1889 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58598 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1890 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58629 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1891 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58660 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1892 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58691 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1893 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58722 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1894 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58753 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1895 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58784 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1896 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58815 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1897 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58846 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1898 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58877 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1899 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58908 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1900 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58939 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1901 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 58970 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1902 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59001 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1903 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59032 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1904 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59063 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1905 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59094 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1906 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59125 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1907 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59156 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1908 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59187 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1909 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1910 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59249 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1911 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59280 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1912 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59311 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1913 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59342 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1914 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1915 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59404 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1916 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59435 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1917 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59466 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1918 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59497 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1919 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59528 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1920 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59559 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1921 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59590 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1922 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59621 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1923 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59652 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1924 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59683 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1925 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59714 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1926 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59745 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1927 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59776 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1928 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59807 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1929 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59838 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1930 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59869 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1931 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59900 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1932 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59931 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1933 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59962 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1934 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 59993 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1935 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60024 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1936 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60055 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1937 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60086 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1938 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60117 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1939 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1940 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60179 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1941 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60210 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1942 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60241 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1943 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60272 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1944 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60303 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1945 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60334 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1946 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60365 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1947 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60396 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1948 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60427 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1949 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60458 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1950 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60489 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1951 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60520 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1952 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60551 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1953 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60582 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1954 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60613 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1955 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60644 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1956 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60675 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1957 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60706 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1958 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60737 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1959 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60768 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1960 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60799 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1961 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60830 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1962 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60861 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1963 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60892 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1964 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60923 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1965 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60954 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1966 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 60985 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1967 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61016 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1968 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61047 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1969 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61078 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1970 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61109 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1971 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61140 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1972 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61171 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1973 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61202 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1974 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61233 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1975 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61264 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1976 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61295 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1977 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61326 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1978 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61357 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1979 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61388 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1980 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61419 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1981 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61450 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1982 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61481 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1983 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61512 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1984 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61543 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1985 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61574 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1986 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61605 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1987 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61636 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1988 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61667 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1989 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61698 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1990 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1990\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61729 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1991 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1991\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61760 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1992 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1992\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61791 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1993 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1993\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61822 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1994 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1994\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61853 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1995 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1995\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61884 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1996 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1996\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61915 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1997 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1997\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61946 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1998 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1998\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 61977 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1999 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a1999\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62008 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2000 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2000\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62039 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2001 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2001\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62070 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2002 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2002\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2003 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2003\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62132 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2004 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2004\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62163 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2005 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2005\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2006 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2006\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2007 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2007\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62256 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2008 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2008\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2009 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2009\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2010 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2010\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2011 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2011\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2012 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2012\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2013 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2013\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2014 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2014\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2015 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2015\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2016 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2016\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2017 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2017\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2018 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2018\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2019 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2019\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62628 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2020 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2020\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62659 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2021 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2021\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62690 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2022 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2022\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2023 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2023\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62752 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2024 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2024\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62783 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2025 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2025\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62814 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2026 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2026\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62845 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2027 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2027\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62876 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2028 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2028\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62907 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2029 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2029\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62938 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2030 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2030\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 62969 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2031 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2031\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63000 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2032 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2032\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63031 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2033 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2033\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63062 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2034 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2034\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63093 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2035 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2035\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63124 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2036 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2036\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2037 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2037\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63186 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2038 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2038\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2039 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2039\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2040 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2040\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63279 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2041 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2041\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63310 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2042 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2042\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63341 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2043 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2043\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63372 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2044 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2044\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63403 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2045 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2045\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63434 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2046 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2046\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63465 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2047 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2047\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63496 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2048 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2048\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63527 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2049 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2049\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63558 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2050 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2050\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63589 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2051 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2051\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63620 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2052 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2052\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63651 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2053 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2053\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63682 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2054 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2054\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63713 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2055 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2055\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63744 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2056 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2056\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63775 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2057 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2057\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63806 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2058 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2058\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2059 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2059\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63868 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2060 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2060\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63899 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2061 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2061\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63930 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2062 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2062\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63961 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2063 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2063\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 63992 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2064 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2064\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64023 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2065 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2065\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64054 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2066 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2066\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64085 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2067 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2067\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64116 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2068 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2068\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64147 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2069 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2069\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64178 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2070 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2070\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64209 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2071 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2071\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64240 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2072 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2072\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64271 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2073 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2073\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64302 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2074 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2074\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2075 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2075\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64364 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2076 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2076\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64395 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2077 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2077\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64426 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2078 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2078\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64457 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2079 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2079\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64488 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2080 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2080\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64519 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2081 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2081\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64550 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2082 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2082\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64581 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2083 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2083\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64612 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2084 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2084\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64643 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2085 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2085\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64674 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2086 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2086\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64705 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2087 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2087\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64736 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2088 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2088\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64767 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2089 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2089\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64798 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2090 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2090\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64829 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2091 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2091\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64860 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2092 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2092\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64891 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2093 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2093\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64922 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2094 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2094\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64953 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2095 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2095\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 64984 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2096 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2096\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65015 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2097 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2097\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65046 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2098 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2098\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65077 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2099 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2099\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65108 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2100 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2100\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65139 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2101 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2101\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65170 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2102 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2102\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65201 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2103 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2103\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65232 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2104 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2104\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2105 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2105\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65294 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2106 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2106\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65325 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2107 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2107\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65356 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2108 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2108\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65387 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2109 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2109\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65418 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2110 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2110\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65449 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2111 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2111\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65480 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2112 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2112\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65511 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2113 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2113\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65542 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2114 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2114\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65573 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2115 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2115\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65604 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2116 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2116\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65635 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2117 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2117\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65666 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2118 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2118\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65697 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2119 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2119\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65728 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2120 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2120\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65759 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2121 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2121\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65790 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2122 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2122\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65821 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2123 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2123\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65852 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2124 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2124\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65883 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2125 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2125\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65914 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2126 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2126\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65945 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2127 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2127\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 65976 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2128 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2128\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66007 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2129 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2129\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66038 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2130 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2130\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66069 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2131 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2131\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66100 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2132 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2132\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66131 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2133 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2133\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66162 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2134 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2134\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66193 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2135 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2135\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2136 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2136\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66255 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2137 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2137\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66286 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2138 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2138\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66317 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2139 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2139\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66348 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2140 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2140\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66379 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2141 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2141\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66410 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2142 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2142\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66441 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2143 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2143\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66472 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2144 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2144\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66503 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2145 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2145\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66534 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2146 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2146\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2147 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2147\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66596 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2148 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2148\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66627 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2149 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2149\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66658 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2150 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2150\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66689 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2151 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2151\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66720 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2152 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2152\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66751 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2153 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2153\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66782 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2154 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2154\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66813 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2155 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2155\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66844 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2156 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2156\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66875 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2157 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2157\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66906 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2158 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2158\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66937 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2159 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2159\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66968 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2160 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2160\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 66999 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2161 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2161\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67030 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2162 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2162\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67061 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2163 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2163\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67092 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2164 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2164\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67123 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2165 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2165\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67154 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2166 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2166\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67185 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2167 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2167\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67216 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2168 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2168\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67247 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2169 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2169\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67278 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2170 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2170\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67309 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2171 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2171\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67340 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2172 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2172\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67371 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2173 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2173\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2174 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2174\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67433 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2175 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2175\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67464 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2176 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2176\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67495 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2177 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2177\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67526 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2178 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2178\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67557 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2179 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2179\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67588 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2180 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2180\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67619 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2181 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2181\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67650 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2182 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2182\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2183 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2183\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67712 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2184 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2184\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67743 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2185 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2185\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67774 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2186 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2186\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67805 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2187 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2187\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67836 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2188 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2188\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67867 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2189 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2189\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67898 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2190 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2190\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67929 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2191 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2191\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67960 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2192 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2192\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 67991 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2193 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2193\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68022 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2194 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2194\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68053 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2195 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2195\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68084 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2196 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2196\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68115 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2197 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2197\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68146 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2198 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2198\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68177 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2199 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2199\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68208 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2200 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2200\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68239 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2201 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2201\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68270 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2202 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2202\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2203 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2203\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68332 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2204 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2204\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68363 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2205 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2205\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68394 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2206 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2206\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68425 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2207 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2207\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2208 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2208\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68487 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2209 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2209\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2210 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2210\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68549 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2211 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2211\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68580 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2212 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2212\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68611 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2213 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2213\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68642 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2214 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2214\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68673 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2215 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2215\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68704 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2216 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2216\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68735 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2217 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2217\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68766 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2218 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2218\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68797 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2219 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2219\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68828 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2220 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2220\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68859 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2221 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2221\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68890 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2222 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2222\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68921 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2223 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2223\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68952 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2224 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2224\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 68983 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2225 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2225\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69014 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2226 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2226\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69045 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2227 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2227\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69076 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2228 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2228\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69107 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2229 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2229\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69138 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2230 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2230\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69169 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2231 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2231\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69200 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2232 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2232\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2233 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2233\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2234 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2234\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69293 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2235 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2235\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69324 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2236 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2236\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69355 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2237 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2237\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69386 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2238 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2238\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2239 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2239\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2240 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2240\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69479 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2241 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2241\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69510 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2242 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2242\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69541 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2243 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2243\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69572 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2244 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2244\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69603 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2245 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2245\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69634 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2246 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2246\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69665 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2247 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2247\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69696 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2248 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2248\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69727 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2249 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2249\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69758 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2250 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2250\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69789 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2251 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2251\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69820 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2252 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2252\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69851 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2253 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2253\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69882 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2254 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2254\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69913 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2255 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2255\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69944 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2256 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2256\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 69975 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2257 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2257\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70006 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2258 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2258\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70037 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2259 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2259\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70068 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2260 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2260\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70099 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2261 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2261\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2262 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2262\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2263 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2263\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70192 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2264 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2264\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2265 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2265\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70254 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2266 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2266\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70285 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2267 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2267\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70316 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2268 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2268\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2269 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2269\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70378 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2270 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2270\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70409 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2271 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2271\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70440 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2272 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2272\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70471 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2273 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2273\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70502 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2274 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2274\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70533 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2275 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2275\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70564 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2276 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2276\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70595 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2277 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2277\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70626 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2278 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2278\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70657 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2279 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2279\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70688 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2280 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2280\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70719 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2281 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2281\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70750 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2282 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2282\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70781 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2283 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2283\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70812 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2284 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2284\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70843 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2285 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2285\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70874 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2286 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2286\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70905 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2287 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2287\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70936 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2288 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2288\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2289 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2289\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 70998 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2290 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2290\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2291 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2291\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71060 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2292 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2292\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71091 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2293 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2293\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2294 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2294\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71153 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2295 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2295\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71184 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2296 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2296\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2297 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2297\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2298 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2298\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2299 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2299\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2300 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2300\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71339 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2301 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2301\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2302 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2302\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71401 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2303 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2303\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71432 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2304 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2304\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2305 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2305\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71494 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2306 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2306\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71525 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2307 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2307\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71556 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2308 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2308\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71587 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2309 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2309\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71618 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2310 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2310\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71649 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2311 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2311\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2312 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2312\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71711 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2313 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2313\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71742 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2314 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2314\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2315 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2315\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71804 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2316 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2316\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71835 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2317 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2317\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71866 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2318 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2318\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71897 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2319 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2319\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71928 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2320 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2320\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71959 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2321 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2321\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 71990 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2322 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2322\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72021 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2323 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2323\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72052 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2324 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2324\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72083 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2325 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2325\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72114 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2326 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2326\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72145 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2327 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2327\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72176 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2328 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2328\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72207 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2329 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2329\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72238 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2330 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2330\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72269 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2331 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2331\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72300 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2332 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2332\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72331 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2333 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2333\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2334 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2334\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72393 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2335 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2335\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72424 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2336 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2336\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72455 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2337 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2337\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72486 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2338 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2338\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2339 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2339\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2340 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2340\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72579 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2341 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2341\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2342 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2342\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72641 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2343 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2343\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72672 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2344 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2344\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72703 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2345 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2345\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72734 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2346 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2346\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72765 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2347 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2347\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72796 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2348 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2348\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72827 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2349 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2349\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72858 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2350 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2350\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72889 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2351 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2351\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72920 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2352 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2352\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72951 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2353 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2353\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 72982 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2354 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2354\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73013 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2355 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2355\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73044 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2356 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2356\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73075 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2357 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2357\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73106 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2358 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2358\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73137 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2359 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2359\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73168 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2360 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2360\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73199 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2361 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2361\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73230 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2362 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2362\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2363 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2363\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73292 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2364 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2364\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2365 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2365\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73354 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2366 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2366\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73385 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2367 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2367\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73416 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2368 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2368\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73447 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2369 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2369\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2370 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2370\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73509 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2371 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2371\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73540 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2372 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2372\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73571 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2373 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2373\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73602 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2374 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2374\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73633 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2375 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2375\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73664 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2376 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2376\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73695 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2377 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2377\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73726 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2378 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2378\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73757 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2379 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2379\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73788 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2380 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2380\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73819 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2381 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2381\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2382 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2382\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73881 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2383 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2383\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73912 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2384 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2384\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73943 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2385 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2385\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 73974 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2386 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2386\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74005 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2387 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2387\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74036 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2388 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2388\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74067 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2389 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2389\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74098 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2390 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2390\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74129 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2391 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2391\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74160 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2392 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2392\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74191 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2393 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2393\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74222 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2394 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2394\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74253 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2395 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2395\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74284 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2396 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2396\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74315 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2397 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2397\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74346 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2398 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2398\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74377 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2399 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2399\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74408 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2400 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2400\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74439 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2401 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2401\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74470 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2402 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2402\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74501 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2403 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2403\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74532 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2404 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2404\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74563 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2405 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2405\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74594 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2406 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2406\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74625 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2407 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2407\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74656 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2408 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2408\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74687 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2409 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2409\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74718 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2410 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2410\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74749 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2411 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2411\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74780 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2412 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2412\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74811 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2413 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2413\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74842 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2414 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2414\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74873 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2415 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2415\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74904 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2416 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2416\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74935 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2417 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2417\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74966 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2418 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2418\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 74997 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2419 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2419\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75028 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2420 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2420\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75059 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2421 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2421\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75090 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2422 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2422\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75121 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2423 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2423\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75152 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2424 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2424\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75183 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2425 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2425\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2426 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2426\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75245 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2427 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2427\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75276 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2428 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2428\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75307 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2429 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2429\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75338 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2430 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2430\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75369 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2431 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2431\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75400 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2432 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2432\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75431 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2433 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2433\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75462 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2434 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2434\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75493 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2435 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2435\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75524 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2436 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2436\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75555 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2437 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2437\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75586 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2438 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2438\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75617 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2439 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2439\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75648 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2440 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2440\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75679 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2441 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2441\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2442 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2442\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75741 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2443 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2443\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75772 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2444 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2444\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75803 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2445 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2445\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75834 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2446 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2446\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75865 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2447 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2447\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75896 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2448 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2448\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75927 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2449 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2449\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75958 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2450 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2450\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 75989 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2451 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2451\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76020 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2452 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2452\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76051 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2453 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2453\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76082 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2454 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2454\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76113 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2455 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2455\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76144 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2456 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2456\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76175 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2457 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2457\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76206 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2458 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2458\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76237 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2459 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2459\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76268 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2460 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2460\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76299 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2461 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2461\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76330 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2462 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2462\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76361 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2463 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2463\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76392 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2464 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2464\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76423 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2465 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2465\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76454 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2466 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2466\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2467 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2467\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76516 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2468 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2468\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76547 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2469 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2469\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76578 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2470 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2470\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76609 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2471 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2471\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76640 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2472 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2472\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76671 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2473 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2473\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76702 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2474 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2474\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76733 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2475 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2475\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76764 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2476 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2476\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76795 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2477 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2477\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76826 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2478 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2478\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76857 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2479 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2479\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76888 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2480 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2480\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76919 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2481 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2481\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76950 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2482 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2482\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 76981 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2483 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2483\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77012 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2484 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2484\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77043 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2485 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2485\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77074 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2486 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2486\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77105 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2487 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2487\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77136 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2488 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2488\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77167 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2489 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2489\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77198 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2490 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2490\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77229 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2491 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2491\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77260 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2492 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2492\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77291 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2493 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2493\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77322 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2494 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2494\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77353 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2495 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2495\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77384 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2496 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2496\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77415 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2497 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2497\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77446 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2498 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2498\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77477 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2499 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2499\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77508 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2500 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2500\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77539 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2501 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2501\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77570 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2502 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2502\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77601 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2503 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2503\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77632 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2504 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2504\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77663 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2505 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2505\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77694 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2506 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2506\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77725 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2507 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2507\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77756 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2508 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2508\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77787 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2509 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2509\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77818 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2510 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2510\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77849 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2511 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2511\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77880 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2512 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2512\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77911 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2513 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2513\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77942 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2514 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2514\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 77973 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2515 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2515\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78004 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2516 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2516\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78035 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2517 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2517\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78066 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2518 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2518\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78097 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2519 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2519\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78128 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2520 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2520\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2521 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2521\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78190 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2522 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2522\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78221 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2523 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2523\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78252 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2524 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2524\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78283 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2525 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2525\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78314 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2526 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2526\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78345 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2527 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2527\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78376 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2528 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2528\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78407 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2529 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2529\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78438 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2530 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2530\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78469 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2531 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2531\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78500 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2532 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2532\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78531 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2533 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2533\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78562 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2534 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2534\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78593 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2535 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2535\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78624 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2536 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2536\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78655 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2537 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2537\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78686 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2538 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2538\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78717 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2539 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2539\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78748 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2540 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2540\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78779 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2541 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2541\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78810 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2542 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2542\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78841 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2543 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2543\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78872 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2544 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2544\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78903 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2545 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2545\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78934 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2546 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2546\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78965 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2547 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2547\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 78996 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2548 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2548\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79027 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2549 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2549\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79058 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2550 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2550\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79089 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2551 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2551\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79120 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2552 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2552\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79151 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2553 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2553\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2554 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2554\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79213 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2555 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2555\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79244 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2556 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2556\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79275 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2557 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2557\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79306 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2558 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2558\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79337 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2559 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2559\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79368 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2560 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2560\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79399 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2561 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2561\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79430 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2562 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2562\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79461 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2563 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2563\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79492 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2564 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2564\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79523 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2565 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2565\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79554 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2566 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2566\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79585 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2567 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2567\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79616 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2568 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2568\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79647 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2569 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2569\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79678 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2570 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2570\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79709 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2571 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2571\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79740 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2572 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2572\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79771 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2573 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2573\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79802 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2574 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2574\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79833 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2575 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2575\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79864 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2576 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2576\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79895 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2577 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2577\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79926 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2578 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2578\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79957 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2579 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2579\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 79988 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2580 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2580\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80019 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2581 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2581\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80050 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2582 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2582\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80081 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2583 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2583\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80112 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2584 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2584\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80143 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2585 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2585\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80174 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2586 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2586\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80205 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2587 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2587\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80236 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2588 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2588\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80267 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2589 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2589\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80298 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2590 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2590\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80329 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2591 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2591\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80360 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2592 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2592\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2593 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2593\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80422 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2594 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2594\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80453 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2595 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2595\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80484 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2596 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2596\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80515 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2597 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2597\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80546 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2598 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2598\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80577 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2599 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2599\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80608 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2600 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2600\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80639 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2601 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2601\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80670 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2602 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2602\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80701 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2603 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2603\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80732 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2604 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2604\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80763 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2605 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2605\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80794 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2606 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2606\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80825 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2607 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2607\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80856 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2608 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2608\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80887 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2609 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2609\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80918 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2610 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2610\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80949 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2611 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2611\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 80980 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2612 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2612\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81011 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2613 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2613\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81042 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2614 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2614\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81073 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2615 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2615\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81104 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2616 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2616\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81135 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2617 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2617\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81166 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2618 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2618\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81197 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2619 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2619\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81228 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2620 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2620\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81259 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2621 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2621\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81290 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2622 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2622\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81321 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2623 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2623\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81352 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2624 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2624\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81383 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2625 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2625\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81414 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2626 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2626\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81445 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2627 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2627\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81476 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2628 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2628\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81507 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2629 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2629\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81538 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2630 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2630\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81569 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2631 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2631\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81600 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2632 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2632\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81631 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2633 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2633\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81662 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2634 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2634\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81693 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2635 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2635\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81724 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2636 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2636\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81755 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2637 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2637\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81786 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2638 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2638\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81817 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2639 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2639\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81848 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2640 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2640\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81879 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2641 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2641\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81910 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2642 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2642\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81941 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2643 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2643\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 81972 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2644 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2644\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82003 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2645 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2645\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82034 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2646 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2646\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82065 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2647 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2647\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82096 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2648 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2648\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2649 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2649\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82158 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2650 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2650\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82189 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2651 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2651\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82220 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2652 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2652\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82251 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2653 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2653\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82282 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2654 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2654\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82313 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2655 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2655\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82344 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2656 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2656\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82375 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2657 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2657\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82406 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2658 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2658\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82437 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2659 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2659\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82468 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2660 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2660\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82499 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2661 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2661\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82530 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2662 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2662\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82561 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2663 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2663\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82592 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2664 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2664\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2665 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2665\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82654 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2666 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2666\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82685 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2667 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2667\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82716 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2668 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2668\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82747 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2669 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2669\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82778 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2670 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2670\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82809 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2671 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2671\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82840 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2672 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2672\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82871 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2673 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2673\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82902 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2674 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2674\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82933 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2675 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2675\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82964 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2676 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2676\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 82995 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2677 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2677\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83026 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2678 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2678\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83057 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2679 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2679\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83088 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2680 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2680\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83119 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2681 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2681\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83150 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2682 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2682\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83181 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2683 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2683\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83212 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2684 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2684\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83243 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2685 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2685\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83274 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2686 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2686\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83305 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2687 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2687\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83336 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2688 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2688\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2689 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2689\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83398 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2690 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2690\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83429 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2691 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2691\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83460 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2692 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2692\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83491 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2693 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2693\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83522 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2694 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2694\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83553 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2695 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2695\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83584 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2696 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2696\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83615 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2697 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2697\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83646 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2698 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2698\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2699 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2699\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83708 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2700 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2700\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83739 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2701 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2701\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83770 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2702 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2702\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83801 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2703 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2703\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83832 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2704 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2704\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83863 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2705 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2705\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83894 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2706 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2706\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83925 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2707 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2707\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83956 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2708 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2708\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 83987 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2709 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2709\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84018 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2710 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2710\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84049 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2711 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2711\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84080 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2712 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2712\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84111 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2713 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2713\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84142 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2714 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2714\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84173 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2715 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2715\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84204 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2716 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2716\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84235 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2717 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2717\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84266 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2718 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2718\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84297 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2719 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2719\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84328 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2720 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2720\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84359 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2721 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2721\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84390 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2722 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2722\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84421 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2723 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2723\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84452 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2724 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2724\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84483 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2725 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2725\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84514 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2726 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2726\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84545 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2727 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2727\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84576 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2728 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2728\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84607 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2729 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2729\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84638 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2730 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2730\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84669 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2731 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2731\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84700 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2732 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2732\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84731 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2733 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2733\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84762 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2734 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2734\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84793 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2735 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2735\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84824 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2736 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2736\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84855 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2737 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2737\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84886 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2738 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2738\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84917 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2739 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2739\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84948 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2740 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2740\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 84979 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2741 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2741\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85010 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2742 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2742\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85041 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2743 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2743\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85072 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2744 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2744\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85103 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2745 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2745\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85134 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2746 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2746\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85165 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2747 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2747\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85196 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2748 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2748\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85227 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2749 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2749\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85258 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2750 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2750\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85289 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2751 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2751\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85320 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2752 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2752\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85351 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2753 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2753\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85382 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2754 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2754\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85413 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2755 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2755\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85444 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2756 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2756\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85475 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2757 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2757\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85506 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2758 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2758\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85537 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2759 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2759\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85568 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2760 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2760\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85599 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2761 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2761\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85630 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2762 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2762\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85661 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2763 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2763\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85692 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2764 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2764\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85723 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2765 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2765\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85754 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2766 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2766\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85785 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2767 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2767\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85816 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2768 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2768\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85847 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2769 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2769\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2770 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2770\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85909 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2771 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2771\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85940 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2772 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2772\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 85971 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2773 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2773\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86002 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2774 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2774\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86033 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2775 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2775\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86064 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2776 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2776\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86095 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2777 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2777\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86126 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2778 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2778\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86157 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2779 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2779\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2780 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2780\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86219 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2781 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2781\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86250 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2782 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2782\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86281 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2783 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2783\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86312 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2784 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2784\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86343 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2785 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2785\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86374 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2786 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2786\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86405 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2787 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2787\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86436 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2788 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2788\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86467 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2789 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2789\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86498 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2790 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2790\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86529 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2791 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2791\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86560 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2792 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2792\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86591 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2793 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2793\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86622 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2794 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2794\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86653 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2795 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2795\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86684 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2796 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2796\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86715 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2797 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2797\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86746 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2798 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2798\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86777 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2799 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2799\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86808 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2800 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2800\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86839 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2801 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2801\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86870 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2802 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2802\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86901 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2803 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2803\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86932 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2804 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2804\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86963 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2805 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2805\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 86994 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2806 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2806\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87025 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2807 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2807\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87056 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2808 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2808\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87087 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2809 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2809\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87118 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2810 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2810\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2811 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2811\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87180 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2812 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2812\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87211 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2813 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2813\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87242 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2814 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2814\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87273 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2815 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2815\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2816 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2816\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87335 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2817 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2817\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87366 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2818 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2818\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87397 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2819 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2819\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87428 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2820 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2820\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87459 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2821 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2821\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87490 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2822 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2822\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87521 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2823 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2823\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87552 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2824 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2824\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87583 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2825 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2825\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87614 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2826 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2826\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87645 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2827 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2827\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87676 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2828 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2828\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87707 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2829 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2829\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87738 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2830 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2830\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87769 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2831 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2831\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87800 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2832 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2832\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87831 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2833 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2833\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87862 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2834 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2834\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87893 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2835 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2835\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87924 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2836 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2836\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87955 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2837 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2837\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 87986 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2838 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2838\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88017 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2839 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2839\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88048 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2840 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2840\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88079 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2841 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2841\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88110 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2842 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2842\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88141 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2843 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2843\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88172 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2844 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2844\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88203 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2845 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2845\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88234 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2846 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2846\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88265 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2847 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2847\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88296 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2848 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2848\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88327 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2849 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2849\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88358 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2850 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2850\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2851 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2851\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88420 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2852 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2852\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88451 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2853 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2853\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88482 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2854 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2854\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88513 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2855 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2855\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88544 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2856 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2856\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88575 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2857 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2857\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88606 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2858 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2858\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88637 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2859 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2859\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88668 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2860 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2860\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88699 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2861 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2861\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88730 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2862 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2862\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88761 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2863 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2863\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88792 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2864 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2864\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88823 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2865 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2865\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88854 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2866 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2866\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88885 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2867 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2867\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88916 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2868 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2868\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88947 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2869 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2869\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 88978 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2870 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2870\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89009 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2871 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2871\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89040 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2872 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2872\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89071 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2873 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2873\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2874 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2874\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89133 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2875 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2875\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89164 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2876 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2876\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89195 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2877 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2877\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89226 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2878 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2878\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89257 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2879 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2879\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89288 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2880 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2880\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89319 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2881 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2881\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89350 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2882 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2882\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89381 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2883 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2883\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89412 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2884 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2884\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89443 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2885 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2885\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89474 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2886 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2886\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89505 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2887 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2887\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89536 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2888 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2888\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89567 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2889 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2889\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89598 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2890 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2890\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89629 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2891 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2891\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89660 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2892 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2892\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89691 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2893 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2893\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89722 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2894 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2894\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89753 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2895 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2895\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89784 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2896 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2896\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89815 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2897 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2897\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89846 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2898 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2898\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89877 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2899 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2899\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89908 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2900 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2900\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89939 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2901 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2901\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 89970 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2902 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2902\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90001 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2903 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2903\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90032 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2904 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2904\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90063 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2905 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2905\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90094 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2906 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2906\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90125 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2907 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2907\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90156 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2908 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2908\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90187 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2909 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2909\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2910 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2910\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90249 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2911 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2911\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90280 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2912 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2912\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90311 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2913 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2913\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90342 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2914 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2914\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2915 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2915\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90404 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2916 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2916\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90435 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2917 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2917\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90466 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2918 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2918\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90497 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2919 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2919\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90528 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2920 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2920\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90559 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2921 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2921\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90590 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2922 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2922\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90621 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2923 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2923\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90652 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2924 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2924\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90683 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2925 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2925\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90714 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2926 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2926\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90745 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2927 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2927\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90776 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2928 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2928\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90807 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2929 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2929\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90838 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2930 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2930\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90869 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2931 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2931\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90900 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2932 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2932\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90931 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2933 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2933\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90962 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2934 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2934\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 90993 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2935 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2935\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91024 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2936 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2936\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91055 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2937 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2937\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91086 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2938 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2938\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91117 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2939 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2939\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2940 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2940\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91179 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2941 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2941\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91210 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2942 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2942\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91241 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2943 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2943\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91272 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2944 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2944\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91303 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2945 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2945\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91334 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2946 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2946\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91365 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2947 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2947\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91396 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2948 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2948\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91427 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2949 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2949\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91458 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2950 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2950\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91489 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2951 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2951\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91520 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2952 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2952\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91551 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2953 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2953\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91582 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2954 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2954\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91613 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2955 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2955\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91644 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2956 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2956\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91675 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2957 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2957\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91706 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2958 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2958\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91737 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2959 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2959\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91768 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2960 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2960\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91799 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2961 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|ram_block1a2961\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 91830 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537774633 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1535537774633 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1535537774633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537775472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_tt84:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2962 " "Parameter \"WIDTH_A\" = \"2962\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2962 " "Parameter \"WIDTH_B\" = \"2962\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535537775473 ""}  } { { "db/altsyncram_tt84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_tt84.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535537775473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s864.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s864.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s864 " "Found entity 1: altsyncram_s864" {  } { { "db/altsyncram_s864.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_s864.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537778627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537778627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jpa " "Found entity 1: decode_jpa" {  } { { "db/decode_jpa.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/decode_jpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537786413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537786413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cpb " "Found entity 1: mux_cpb" {  } { { "db/mux_cpb.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_cpb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535537786669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537786669 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1535537794288 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 54 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1535537795254 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1535537795254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535537822514 "|DE4Gen2x8If128|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1535537822514 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535537863079 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wEndFlag " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wEndFlag\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wEndFlag" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wRxSrSop\[1\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wRxSrSop\[1\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wRxSrSop\[1\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 170 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wRxSrSop\[2\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wRxSrSop\[2\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wRxSrSop\[2\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 170 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|wReqChnl\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|wReqChnl\[0\]\"" {  } { { "../../../../riffa_hdl/registers.v" "wReqChnl\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[30\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[30\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[30\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[12\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[12\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[12\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[13\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[13\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[13\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[18\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[18\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[18\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[14\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[14\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[14\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[32\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[32\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[32\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[33\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[33\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[33\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[34\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[34\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[34\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[35\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[35\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[35\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[36\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[36\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[36\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[37\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[37\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[37\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[38\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[38\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[38\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[39\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[39\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[39\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[0\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[1\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[1\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[1\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[2\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[2\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[2\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[3\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[3\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[3\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[4\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[4\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[4\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[5\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[5\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[5\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[6\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[6\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[6\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[7\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[7\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[7\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[8\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[8\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[8\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[9\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[9\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[9\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[48\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[48\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[48\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[58\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[58\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[58\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[59\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[59\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[59\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[60\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[60\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[60\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[61\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[61\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[61\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[62\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[62\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[62\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[63\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[63\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[63\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[49\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[49\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[49\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[50\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[50\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[50\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[51\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[51\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[51\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[52\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[52\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[52\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[53\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[53\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[53\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[54\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[54\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[54\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[55\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[55\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[55\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[56\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[56\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[56\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[57\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[57\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[57\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[40\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[40\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[40\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[41\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[41\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[41\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[42\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[42\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[42\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[43\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[43\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[43\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[44\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[44\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[44\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[45\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[45\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[45\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[46\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[46\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[46\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[47\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[47\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[47\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[20\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[20\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[20\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[21\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[21\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[21\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[22\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[22\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[22\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[26\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[26\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[26\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[25\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[25\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[25\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[27\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[27\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[27\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[29\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[29\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[29\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[24\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[24\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[24\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[28\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[28\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[28\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[9\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[9\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[9\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[43\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[43\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[43\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[8\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[8\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[8\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[42\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[42\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[42\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[4\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[4\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[4\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[38\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[38\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[38\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[7\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[7\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[7\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[41\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[41\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[41\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[6\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[6\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[6\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[40\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[40\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[40\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[5\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[5\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[5\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[39\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[39\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[39\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[1\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[1\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[1\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[35\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[35\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[35\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[0\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[34\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[34\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[34\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[3\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[3\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[3\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[37\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[37\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[37\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[2\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[2\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[2\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[36\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[36\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[36\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[14\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[14\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[14\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[30\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[30\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[30\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[0\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[3\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[3\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[3\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[2\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[2\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[2\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[1\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[1\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[1\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[4\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[4\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[4\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[5\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[5\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[5\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[6\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[6\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[6\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[7\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[7\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[7\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wEndMask\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wEndMask\[0\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wEndMask\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wStartMask\[3\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wStartMask\[3\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wStartMask\[3\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[76\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[76\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[76\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[72\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[72\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[72\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[73\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[73\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[73\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[74\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[74\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[74\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[75\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[75\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[75\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1535537863445 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1535537863445 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 196 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1535537865874 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537866066 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1535537871335 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 36 clocks " "Found 36 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSCILLATOR_CLK " "  20.000 OSCILLATOR_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535537871353 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537871353 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537874580 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 374 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 374 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535537916693 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537916716 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 213 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 213 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535537928788 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537928789 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535537943336 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537943360 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535537955583 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:30 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:30" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537955638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535537968650 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537982856 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535537996000 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538000975 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538001031 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538004925 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538004926 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538009832 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538009887 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538013880 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:31 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:31" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538014038 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538019451 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538020203 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538020935 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538020938 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538023049 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538023049 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538023813 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538023815 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535538025997 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538025998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/bit/DE4Gen2x8If128.map.smsg " "Generated suppressed messages file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/bit/DE4Gen2x8If128.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538028571 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 3041 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 3041 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1535538052355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "52 0 1 0 0 " "Adding 52 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535538059227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535538059227 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "4 " "Optimize away 4 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wEndMask\[0\] " "Node: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wEndMask\[0\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 133 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535538062097 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wStartMask\[3\] " "Node: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wStartMask\[3\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 136 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535538062097 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1535538062097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK3 " "No output dependent on input pin \"OSC_50_BANK3\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535538066793 "|DE4Gen2x8If128|OSC_50_BANK3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK4 " "No output dependent on input pin \"OSC_50_BANK4\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535538066793 "|DE4Gen2x8If128|OSC_50_BANK4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK5 " "No output dependent on input pin \"OSC_50_BANK5\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535538066793 "|DE4Gen2x8If128|OSC_50_BANK5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK6 " "No output dependent on input pin \"OSC_50_BANK6\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535538066793 "|DE4Gen2x8If128|OSC_50_BANK6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1535538066793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45322 " "Implemented 45322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535538066915 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535538066915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31841 " "Implemented 31841 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535538066915 ""} { "Info" "ICUT_CUT_TM_RAMS" "13392 " "Implemented 13392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1535538066915 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1535538066915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535538066915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2637 " "Peak virtual memory: 2637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535538067521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 18:21:07 2018 " "Processing ended: Wed Aug 29 18:21:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535538067521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:34 " "Elapsed time: 00:06:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535538067521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:33 " "Total CPU time (on all processors): 00:06:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535538067521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535538067521 ""}
