// Seed: 1455818694
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri1 id_9
);
  logic id_11 = {id_4{1}};
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply1 id_1,
    output supply1 id_2
);
  assign id_2 = id_1;
  parameter id_4 = 1 - 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0
  );
  assign {1'b0 * 1, 1, 1} = -1;
endmodule
