2018-06-26 10:42:00,016 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:00,031 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:00,039 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:00,039 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-06-26 10:42:00,040 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:00,040 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:00,040 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:00,041 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:00,041 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:00,042 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
