
ARM_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002978  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08002b18  08002b18  00003b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c58  08002c58  00004060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002c58  08002c58  00003c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c60  08002c60  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c60  08002c60  00003c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c64  08002c64  00003c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08002c68  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000060  08002cc8  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  08002cc8  000041d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004bc5  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001481  00000000  00000000  00008c55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000558  00000000  00000000  0000a0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003f3  00000000  00000000  0000a630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000152ee  00000000  00000000  0000aa23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006ad1  00000000  00000000  0001fd11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825f3  00000000  00000000  000267e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a8dd5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001860  00000000  00000000  000a8e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000aa678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002b00 	.word	0x08002b00

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08002b00 	.word	0x08002b00

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <GPIO_comm_Init>:
#define DRIP15_STATE    1  // 01
#define FAN_ON_STATE    2  // 10
#define FAN_OFF_STATE   3  // 11

void GPIO_comm_Init(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
    // Enable the GPIOB clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80005b0:	4b14      	ldr	r3, [pc, #80]	@ (8000604 <GPIO_comm_Init+0x58>)
 80005b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b4:	4a13      	ldr	r2, [pc, #76]	@ (8000604 <GPIO_comm_Init+0x58>)
 80005b6:	f043 0302 	orr.w	r3, r3, #2
 80005ba:	6313      	str	r3, [r2, #48]	@ 0x30

    // Configure pins as output (mode 01 for general-purpose output)
    GPIOB->MODER &= ~(0x3 << (2 * GPIO_PIN_1));  // Clear mode for pin 0
 80005bc:	4b12      	ldr	r3, [pc, #72]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a11      	ldr	r2, [pc, #68]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005c2:	f023 0303 	bic.w	r3, r3, #3
 80005c6:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (0x1 << (2 * GPIO_PIN_1));   // Set as output for pin 0
 80005c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a0e      	ldr	r2, [pc, #56]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005ce:	f043 0301 	orr.w	r3, r3, #1
 80005d2:	6013      	str	r3, [r2, #0]

    GPIOB->MODER &= ~(0x3 << (2 * GPIO_PIN_2));  // Clear mode for pin 1
 80005d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005da:	f023 030c 	bic.w	r3, r3, #12
 80005de:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (0x1 << (2 * GPIO_PIN_2));   // Set as output for pin 1
 80005e0:	4b09      	ldr	r3, [pc, #36]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a08      	ldr	r2, [pc, #32]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005e6:	f043 0304 	orr.w	r3, r3, #4
 80005ea:	6013      	str	r3, [r2, #0]

    // Configure Read_Signal pin as input
    GPIOB->MODER &= ~(0x3 << (2 * READ_SIGNAL_PIN));  // Set pin as input (00)
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a05      	ldr	r2, [pc, #20]	@ (8000608 <GPIO_comm_Init+0x5c>)
 80005f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80005f6:	6013      	str	r3, [r2, #0]
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40023800 	.word	0x40023800
 8000608:	40020400 	.word	0x40020400

0800060c <ten_or_fifteen_mins_timer>:
#include "LCD.h"
#include <string.h>

#define READ_PIN(GPIOx, PIN)   ((GPIOx->IDR & (1 << PIN)) ? 1 : 0)

void ten_or_fifteen_mins_timer(uint8_t a){
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
	char temp[10];
	lcd_cmd(0x01);
 8000616:	2001      	movs	r0, #1
 8000618:	f000 f991 	bl	800093e <lcd_cmd>
	if (a==10){
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	2b0a      	cmp	r3, #10
 8000620:	d123      	bne.n	800066a <ten_or_fifteen_mins_timer+0x5e>

		for(uint8_t i=10;i>0;i--){
 8000622:	230a      	movs	r3, #10
 8000624:	75fb      	strb	r3, [r7, #23]
 8000626:	e01d      	b.n	8000664 <ten_or_fifteen_mins_timer+0x58>
			lcd_set_cursor(0,0);
 8000628:	2100      	movs	r1, #0
 800062a:	2000      	movs	r0, #0
 800062c:	f000 f9d5 	bl	80009da <lcd_set_cursor>
			lcd_print("Time left: ");
 8000630:	4823      	ldr	r0, [pc, #140]	@ (80006c0 <ten_or_fifteen_mins_timer+0xb4>)
 8000632:	f000 f9ee 	bl	8000a12 <lcd_print>
			lcd_set_cursor(1,0);
 8000636:	2100      	movs	r1, #0
 8000638:	2001      	movs	r0, #1
 800063a:	f000 f9ce 	bl	80009da <lcd_set_cursor>
			sprintf(temp, "%02d", i);
 800063e:	7dfa      	ldrb	r2, [r7, #23]
 8000640:	f107 030c 	add.w	r3, r7, #12
 8000644:	491f      	ldr	r1, [pc, #124]	@ (80006c4 <ten_or_fifteen_mins_timer+0xb8>)
 8000646:	4618      	mov	r0, r3
 8000648:	f001 fdba 	bl	80021c0 <siprintf>
			lcd_print(temp);
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	4618      	mov	r0, r3
 8000652:	f000 f9de 	bl	8000a12 <lcd_print>
			timer(65535);
 8000656:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800065a:	f000 f879 	bl	8000750 <timer>
		for(uint8_t i=10;i>0;i--){
 800065e:	7dfb      	ldrb	r3, [r7, #23]
 8000660:	3b01      	subs	r3, #1
 8000662:	75fb      	strb	r3, [r7, #23]
 8000664:	7dfb      	ldrb	r3, [r7, #23]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d1de      	bne.n	8000628 <ten_or_fifteen_mins_timer+0x1c>

		}

	}
	if (a==15){
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	2b0f      	cmp	r3, #15
 800066e:	d123      	bne.n	80006b8 <ten_or_fifteen_mins_timer+0xac>
			for(uint8_t i=15;i>0;i--){
 8000670:	230f      	movs	r3, #15
 8000672:	75bb      	strb	r3, [r7, #22]
 8000674:	e01d      	b.n	80006b2 <ten_or_fifteen_mins_timer+0xa6>
				lcd_set_cursor(0,0);
 8000676:	2100      	movs	r1, #0
 8000678:	2000      	movs	r0, #0
 800067a:	f000 f9ae 	bl	80009da <lcd_set_cursor>
				lcd_print("Time left: ");
 800067e:	4810      	ldr	r0, [pc, #64]	@ (80006c0 <ten_or_fifteen_mins_timer+0xb4>)
 8000680:	f000 f9c7 	bl	8000a12 <lcd_print>
				lcd_set_cursor(1,0);
 8000684:	2100      	movs	r1, #0
 8000686:	2001      	movs	r0, #1
 8000688:	f000 f9a7 	bl	80009da <lcd_set_cursor>
				sprintf(temp, "%02d", i);
 800068c:	7dba      	ldrb	r2, [r7, #22]
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	490c      	ldr	r1, [pc, #48]	@ (80006c4 <ten_or_fifteen_mins_timer+0xb8>)
 8000694:	4618      	mov	r0, r3
 8000696:	f001 fd93 	bl	80021c0 <siprintf>
				lcd_print(temp);
 800069a:	f107 030c 	add.w	r3, r7, #12
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f9b7 	bl	8000a12 <lcd_print>
				timer(65535);
 80006a4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80006a8:	f000 f852 	bl	8000750 <timer>
			for(uint8_t i=15;i>0;i--){
 80006ac:	7dbb      	ldrb	r3, [r7, #22]
 80006ae:	3b01      	subs	r3, #1
 80006b0:	75bb      	strb	r3, [r7, #22]
 80006b2:	7dbb      	ldrb	r3, [r7, #22]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d1de      	bne.n	8000676 <ten_or_fifteen_mins_timer+0x6a>
			}
		}
}
 80006b8:	bf00      	nop
 80006ba:	3718      	adds	r7, #24
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	08002b18 	.word	0x08002b18
 80006c4:	08002b24 	.word	0x08002b24

080006c8 <timer_arr>:
	        samples = (samples << 1) | READ_PIN(GPIOx, PinNumber);
	    }
	    return (samples == 0xFFFF);   // stable high for 16 readsads
}
void timer_arr(uint32_t delay)
  {
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
   while(delay>0)
 80006d0:	e032      	b.n	8000738 <timer_arr+0x70>
   {
	 uint32_t temp=0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
	  if(delay>65535)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80006dc:	d303      	bcc.n	80006e6 <timer_arr+0x1e>
	  {
		  temp=65535;
 80006de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	e001      	b.n	80006ea <timer_arr+0x22>

	  }
	  else
	  {
		  temp=delay;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	60fb      	str	r3, [r7, #12]

	  }
	  TIM3->PSC=16000-1;
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <timer_arr+0x84>)
 80006ec:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80006f0:	629a      	str	r2, [r3, #40]	@ 0x28
	  TIM3->ARR=temp-1;
 80006f2:	4a16      	ldr	r2, [pc, #88]	@ (800074c <timer_arr+0x84>)
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	3b01      	subs	r3, #1
 80006f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
	  TIM3->CNT=0;
 80006fa:	4b14      	ldr	r3, [pc, #80]	@ (800074c <timer_arr+0x84>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	625a      	str	r2, [r3, #36]	@ 0x24
	  TIM3->EGR=TIM_EGR_UG;
 8000700:	4b12      	ldr	r3, [pc, #72]	@ (800074c <timer_arr+0x84>)
 8000702:	2201      	movs	r2, #1
 8000704:	615a      	str	r2, [r3, #20]
	  TIM3->SR=0x0000;
 8000706:	4b11      	ldr	r3, [pc, #68]	@ (800074c <timer_arr+0x84>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
	  TIM3->CR1=TIM_CR1_CEN;
 800070c:	4b0f      	ldr	r3, [pc, #60]	@ (800074c <timer_arr+0x84>)
 800070e:	2201      	movs	r2, #1
 8000710:	601a      	str	r2, [r3, #0]
	  while(!(TIM3->SR&(0X0001)));
 8000712:	bf00      	nop
 8000714:	4b0d      	ldr	r3, [pc, #52]	@ (800074c <timer_arr+0x84>)
 8000716:	691b      	ldr	r3, [r3, #16]
 8000718:	f003 0301 	and.w	r3, r3, #1
 800071c:	2b00      	cmp	r3, #0
 800071e:	d0f9      	beq.n	8000714 <timer_arr+0x4c>
	  TIM3->SR|=0x0000;
 8000720:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <timer_arr+0x84>)
 8000722:	4a0a      	ldr	r2, [pc, #40]	@ (800074c <timer_arr+0x84>)
 8000724:	691b      	ldr	r3, [r3, #16]
 8000726:	6113      	str	r3, [r2, #16]
	  TIM3->CR1|=0x0000;
 8000728:	4b08      	ldr	r3, [pc, #32]	@ (800074c <timer_arr+0x84>)
 800072a:	4a08      	ldr	r2, [pc, #32]	@ (800074c <timer_arr+0x84>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	6013      	str	r3, [r2, #0]
      delay=delay-temp;
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	607b      	str	r3, [r7, #4]
   while(delay>0)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d1c9      	bne.n	80006d2 <timer_arr+0xa>

   }
  }
 800073e:	bf00      	nop
 8000740:	bf00      	nop
 8000742:	3714      	adds	r7, #20
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	40000400 	.word	0x40000400

08000750 <timer>:
/**
 * @brief The timer() is used to call the time delay function
 * @param a the time delay in milli-seconds to be created
 */
void timer(uint32_t a){
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	  RCC->APB1ENR|=0X00000002;
 8000758:	4b08      	ldr	r3, [pc, #32]	@ (800077c <timer+0x2c>)
 800075a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800075c:	4a07      	ldr	r2, [pc, #28]	@ (800077c <timer+0x2c>)
 800075e:	f043 0302 	orr.w	r3, r3, #2
 8000762:	6413      	str	r3, [r2, #64]	@ 0x40
	  TIM3->CR1|=0x0000;
 8000764:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <timer+0x30>)
 8000766:	4a06      	ldr	r2, [pc, #24]	@ (8000780 <timer+0x30>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	6013      	str	r3, [r2, #0]
	  timer_arr(a);
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff ffab 	bl	80006c8 <timer_arr>

}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800
 8000780:	40000400 	.word	0x40000400

08000784 <read_btn_pa4>:

uint8_t drip_time = 10;      // 10 or 15
uint8_t fan_mode = 0;        // 0 = auto, 1 = manual

// ------------------ BUTTON READ -------------------
uint8_t read_btn_pa4() { return (GPIOA->IDR & (1<<4)) != 0; }
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <read_btn_pa4+0x20>)
 800078a:	691b      	ldr	r3, [r3, #16]
 800078c:	f003 0310 	and.w	r3, r3, #16
 8000790:	2b00      	cmp	r3, #0
 8000792:	bf14      	ite	ne
 8000794:	2301      	movne	r3, #1
 8000796:	2300      	moveq	r3, #0
 8000798:	b2db      	uxtb	r3, r3
 800079a:	4618      	mov	r0, r3
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	40020000 	.word	0x40020000

080007a8 <read_btn_pa5>:
uint8_t read_btn_pa5() { return (GPIOA->IDR & (1<<6)) != 0; }
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <read_btn_pa5+0x20>)
 80007ae:	691b      	ldr	r3, [r3, #16]
 80007b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	bf14      	ite	ne
 80007b8:	2301      	movne	r3, #1
 80007ba:	2300      	moveq	r3, #0
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	4618      	mov	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr
 80007c8:	40020000 	.word	0x40020000

080007cc <delay_ms>:
        return 1;
    }
    last_btn_pa5 = state;
    return 0;
}
void delay_ms(uint32_t ms) {
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < ms * 4000; i++);
 80007d4:	2300      	movs	r3, #0
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	e002      	b.n	80007e0 <delay_ms+0x14>
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	3301      	adds	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80007e6:	fb03 f202 	mul.w	r2, r3, r2
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d8f4      	bhi.n	80007da <delay_ms+0xe>
}
 80007f0:	bf00      	nop
 80007f2:	bf00      	nop
 80007f4:	3714      	adds	r7, #20
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
	...

08000800 <i2c_write>:

// ------------------- I2C WRITE --------------------
void i2c_write(uint8_t data) {
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
    while ((I2C1->SR2 & I2C_SR2_BUSY));
 800080a:	bf00      	nop
 800080c:	4b1d      	ldr	r3, [pc, #116]	@ (8000884 <i2c_write+0x84>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	f003 0302 	and.w	r3, r3, #2
 8000814:	2b00      	cmp	r3, #0
 8000816:	d1f9      	bne.n	800080c <i2c_write+0xc>

    I2C1->CR1 |= I2C_CR1_START;                // START
 8000818:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <i2c_write+0x84>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a19      	ldr	r2, [pc, #100]	@ (8000884 <i2c_write+0x84>)
 800081e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000822:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & I2C_SR1_SB));
 8000824:	bf00      	nop
 8000826:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <i2c_write+0x84>)
 8000828:	695b      	ldr	r3, [r3, #20]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	2b00      	cmp	r3, #0
 8000830:	d0f9      	beq.n	8000826 <i2c_write+0x26>

    I2C1->DR = I2C_ADDR;                       // Slave address + Write
 8000832:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <i2c_write+0x84>)
 8000834:	224e      	movs	r2, #78	@ 0x4e
 8000836:	611a      	str	r2, [r3, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000838:	bf00      	nop
 800083a:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <i2c_write+0x84>)
 800083c:	695b      	ldr	r3, [r3, #20]
 800083e:	f003 0302 	and.w	r3, r3, #2
 8000842:	2b00      	cmp	r3, #0
 8000844:	d0f9      	beq.n	800083a <i2c_write+0x3a>
    (void)I2C1->SR2;                           // Clear ADDR
 8000846:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <i2c_write+0x84>)
 8000848:	699b      	ldr	r3, [r3, #24]

    while (!(I2C1->SR1 & I2C_SR1_TXE));
 800084a:	bf00      	nop
 800084c:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <i2c_write+0x84>)
 800084e:	695b      	ldr	r3, [r3, #20]
 8000850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000854:	2b00      	cmp	r3, #0
 8000856:	d0f9      	beq.n	800084c <i2c_write+0x4c>
    I2C1->DR = data;                           // Write data
 8000858:	4a0a      	ldr	r2, [pc, #40]	@ (8000884 <i2c_write+0x84>)
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	6113      	str	r3, [r2, #16]

    while (!(I2C1->SR1 & I2C_SR1_BTF));
 800085e:	bf00      	nop
 8000860:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <i2c_write+0x84>)
 8000862:	695b      	ldr	r3, [r3, #20]
 8000864:	f003 0304 	and.w	r3, r3, #4
 8000868:	2b00      	cmp	r3, #0
 800086a:	d0f9      	beq.n	8000860 <i2c_write+0x60>

    I2C1->CR1 |= I2C_CR1_STOP;                 // STOP
 800086c:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <i2c_write+0x84>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a04      	ldr	r2, [pc, #16]	@ (8000884 <i2c_write+0x84>)
 8000872:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000876:	6013      	str	r3, [r2, #0]
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	40005400 	.word	0x40005400

08000888 <lcd_pulse>:

// ------------------- LCD LOW-LEVEL --------------------
void lcd_pulse(uint8_t data) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
    i2c_write(data | LCD_EN | LCD_BACKLIGHT);
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	f043 030c 	orr.w	r3, r3, #12
 8000898:	b2db      	uxtb	r3, r3
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff ffb0 	bl	8000800 <i2c_write>
    delay_ms(1);
 80008a0:	2001      	movs	r0, #1
 80008a2:	f7ff ff93 	bl	80007cc <delay_ms>
    i2c_write((data & ~LCD_EN) | LCD_BACKLIGHT);
 80008a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008aa:	f023 030c 	bic.w	r3, r3, #12
 80008ae:	b25b      	sxtb	r3, r3
 80008b0:	f043 0308 	orr.w	r3, r3, #8
 80008b4:	b25b      	sxtb	r3, r3
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff ffa1 	bl	8000800 <i2c_write>
    delay_ms(1);
 80008be:	2001      	movs	r0, #1
 80008c0:	f7ff ff84 	bl	80007cc <delay_ms>
}
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}

080008cc <lcd_send_nibble>:

void lcd_send_nibble(uint8_t nib, uint8_t mode) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	460a      	mov	r2, r1
 80008d6:	71fb      	strb	r3, [r7, #7]
 80008d8:	4613      	mov	r3, r2
 80008da:	71bb      	strb	r3, [r7, #6]
    uint8_t data = (nib << 4) | mode | LCD_BACKLIGHT;
 80008dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e0:	011b      	lsls	r3, r3, #4
 80008e2:	b25a      	sxtb	r2, r3
 80008e4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	b25b      	sxtb	r3, r3
 80008ec:	f043 0308 	orr.w	r3, r3, #8
 80008f0:	b25b      	sxtb	r3, r3
 80008f2:	73fb      	strb	r3, [r7, #15]
    lcd_pulse(data);
 80008f4:	7bfb      	ldrb	r3, [r7, #15]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff ffc6 	bl	8000888 <lcd_pulse>
}
 80008fc:	bf00      	nop
 80008fe:	3710      	adds	r7, #16
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <lcd_send_byte>:

void lcd_send_byte(uint8_t byte, uint8_t mode) {
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	460a      	mov	r2, r1
 800090e:	71fb      	strb	r3, [r7, #7]
 8000910:	4613      	mov	r3, r2
 8000912:	71bb      	strb	r3, [r7, #6]
    lcd_send_nibble(byte >> 4, mode);   // High nibble
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	091b      	lsrs	r3, r3, #4
 8000918:	b2db      	uxtb	r3, r3
 800091a:	79ba      	ldrb	r2, [r7, #6]
 800091c:	4611      	mov	r1, r2
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ffd4 	bl	80008cc <lcd_send_nibble>
    lcd_send_nibble(byte & 0x0F, mode); // Low nibble
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	f003 030f 	and.w	r3, r3, #15
 800092a:	b2db      	uxtb	r3, r3
 800092c:	79ba      	ldrb	r2, [r7, #6]
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ffcb 	bl	80008cc <lcd_send_nibble>
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <lcd_cmd>:

// ------------------- LCD COMMANDS --------------------
void lcd_cmd(uint8_t cmd) {
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	4603      	mov	r3, r0
 8000946:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(cmd, 0); // RS=0
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ffd9 	bl	8000904 <lcd_send_byte>
    delay_ms(2);
 8000952:	2002      	movs	r0, #2
 8000954:	f7ff ff3a 	bl	80007cc <delay_ms>
}
 8000958:	bf00      	nop
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}

08000960 <lcd_data>:

void lcd_data(uint8_t data) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(data, LCD_RS);
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	2101      	movs	r1, #1
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff ffc8 	bl	8000904 <lcd_send_byte>
    delay_ms(2);
 8000974:	2002      	movs	r0, #2
 8000976:	f7ff ff29 	bl	80007cc <delay_ms>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <lcd_init>:

void lcd_init(void) {
 8000982:	b580      	push	{r7, lr}
 8000984:	af00      	add	r7, sp, #0
    delay_ms(50);
 8000986:	2032      	movs	r0, #50	@ 0x32
 8000988:	f7ff ff20 	bl	80007cc <delay_ms>

    // 4-bit init sequence
    lcd_send_nibble(0x03, 0);
 800098c:	2100      	movs	r1, #0
 800098e:	2003      	movs	r0, #3
 8000990:	f7ff ff9c 	bl	80008cc <lcd_send_nibble>
    delay_ms(5);
 8000994:	2005      	movs	r0, #5
 8000996:	f7ff ff19 	bl	80007cc <delay_ms>
    lcd_send_nibble(0x03, 0);
 800099a:	2100      	movs	r1, #0
 800099c:	2003      	movs	r0, #3
 800099e:	f7ff ff95 	bl	80008cc <lcd_send_nibble>
    delay_ms(1);
 80009a2:	2001      	movs	r0, #1
 80009a4:	f7ff ff12 	bl	80007cc <delay_ms>
    lcd_send_nibble(0x03, 0);
 80009a8:	2100      	movs	r1, #0
 80009aa:	2003      	movs	r0, #3
 80009ac:	f7ff ff8e 	bl	80008cc <lcd_send_nibble>
    lcd_send_nibble(0x02, 0);
 80009b0:	2100      	movs	r1, #0
 80009b2:	2002      	movs	r0, #2
 80009b4:	f7ff ff8a 	bl	80008cc <lcd_send_nibble>

    lcd_cmd(0x28);  // 4-bit, 2 lines
 80009b8:	2028      	movs	r0, #40	@ 0x28
 80009ba:	f7ff ffc0 	bl	800093e <lcd_cmd>
    lcd_cmd(0x0C);  // Display ON
 80009be:	200c      	movs	r0, #12
 80009c0:	f7ff ffbd 	bl	800093e <lcd_cmd>
    lcd_cmd(0x06);  // Auto-increment
 80009c4:	2006      	movs	r0, #6
 80009c6:	f7ff ffba 	bl	800093e <lcd_cmd>
    lcd_cmd(0x01);  // Clear display
 80009ca:	2001      	movs	r0, #1
 80009cc:	f7ff ffb7 	bl	800093e <lcd_cmd>
    delay_ms(2);
 80009d0:	2002      	movs	r0, #2
 80009d2:	f7ff fefb 	bl	80007cc <delay_ms>
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}

080009da <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 80009da:	b580      	push	{r7, lr}
 80009dc:	b084      	sub	sp, #16
 80009de:	af00      	add	r7, sp, #0
 80009e0:	4603      	mov	r3, r0
 80009e2:	460a      	mov	r2, r1
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	4613      	mov	r3, r2
 80009e8:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0 ? 0x00 : 0x40) + col;
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d101      	bne.n	80009f4 <lcd_set_cursor+0x1a>
 80009f0:	2200      	movs	r2, #0
 80009f2:	e000      	b.n	80009f6 <lcd_set_cursor+0x1c>
 80009f4:	2240      	movs	r2, #64	@ 0x40
 80009f6:	79bb      	ldrb	r3, [r7, #6]
 80009f8:	4413      	add	r3, r2
 80009fa:	73fb      	strb	r3, [r7, #15]
    lcd_cmd(0x80 | addr);
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
 80009fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff9a 	bl	800093e <lcd_cmd>
}
 8000a0a:	bf00      	nop
 8000a0c:	3710      	adds	r7, #16
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <lcd_print>:

void lcd_print(char* str) {
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
    while (*str)
 8000a1a:	e006      	b.n	8000a2a <lcd_print+0x18>
        lcd_data(*str++);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	1c5a      	adds	r2, r3, #1
 8000a20:	607a      	str	r2, [r7, #4]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ff9b 	bl	8000960 <lcd_data>
    while (*str)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d1f4      	bne.n	8000a1c <lcd_print+0xa>
}
 8000a32:	bf00      	nop
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <menu_show_main>:
void menu_delay(uint32_t ms) {
    for (volatile uint32_t i = 0; i < ms*4000; i++);
}
void menu_show_main() {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000a40:	2001      	movs	r0, #1
 8000a42:	f7ff ff7c 	bl	800093e <lcd_cmd>
    lcd_set_cursor(0,0);
 8000a46:	2100      	movs	r1, #0
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f7ff ffc6 	bl	80009da <lcd_set_cursor>
    lcd_print("Select Function:");
 8000a4e:	4806      	ldr	r0, [pc, #24]	@ (8000a68 <menu_show_main+0x2c>)
 8000a50:	f7ff ffdf 	bl	8000a12 <lcd_print>
    lcd_set_cursor(1,0);
 8000a54:	2100      	movs	r1, #0
 8000a56:	2001      	movs	r0, #1
 8000a58:	f7ff ffbf 	bl	80009da <lcd_set_cursor>
    lcd_print("1)Drip  2)Fan");
 8000a5c:	4803      	ldr	r0, [pc, #12]	@ (8000a6c <menu_show_main+0x30>)
 8000a5e:	f7ff ffd8 	bl	8000a12 <lcd_print>
}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	08002b2c 	.word	0x08002b2c
 8000a6c:	08002b40 	.word	0x08002b40

08000a70 <menu_show_drip>:

void menu_show_drip() {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f7ff ff62 	bl	800093e <lcd_cmd>
    lcd_set_cursor(0,0);
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f7ff ffac 	bl	80009da <lcd_set_cursor>
    lcd_print("Set Drip Time:");
 8000a82:	4806      	ldr	r0, [pc, #24]	@ (8000a9c <menu_show_drip+0x2c>)
 8000a84:	f7ff ffc5 	bl	8000a12 <lcd_print>
    lcd_set_cursor(1,0);
 8000a88:	2100      	movs	r1, #0
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f7ff ffa5 	bl	80009da <lcd_set_cursor>
    lcd_print("1)10m  2)15m");
 8000a90:	4803      	ldr	r0, [pc, #12]	@ (8000aa0 <menu_show_drip+0x30>)
 8000a92:	f7ff ffbe 	bl	8000a12 <lcd_print>
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	08002b50 	.word	0x08002b50
 8000aa0:	08002b60 	.word	0x08002b60

08000aa4 <menu_show_fan>:

void menu_show_fan() {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	f7ff ff48 	bl	800093e <lcd_cmd>
    lcd_set_cursor(0,0);
 8000aae:	2100      	movs	r1, #0
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f7ff ff92 	bl	80009da <lcd_set_cursor>
    lcd_print("Fan Mode:");
 8000ab6:	4806      	ldr	r0, [pc, #24]	@ (8000ad0 <menu_show_fan+0x2c>)
 8000ab8:	f7ff ffab 	bl	8000a12 <lcd_print>
    lcd_set_cursor(1,0);
 8000abc:	2100      	movs	r1, #0
 8000abe:	2001      	movs	r0, #1
 8000ac0:	f7ff ff8b 	bl	80009da <lcd_set_cursor>
    lcd_print("1)On 2)Off");
 8000ac4:	4803      	ldr	r0, [pc, #12]	@ (8000ad4 <menu_show_fan+0x30>)
 8000ac6:	f7ff ffa4 	bl	8000a12 <lcd_print>
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	08002b70 	.word	0x08002b70
 8000ad4:	08002b7c 	.word	0x08002b7c

08000ad8 <menu_show_message>:

void menu_show_message(const char *msg) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
    lcd_cmd(0x01);
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	f7ff ff2c 	bl	800093e <lcd_cmd>
    lcd_set_cursor(0,0);
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f7ff ff76 	bl	80009da <lcd_set_cursor>
    lcd_print(msg);
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff ff8f 	bl	8000a12 <lcd_print>
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <process_menu>:
//            menu_state = MENU_IDLE;
//        }
//        return;
//    }
//}
void process_menu() {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0

    if (!display_on) {
 8000b00:	4b5c      	ldr	r3, [pc, #368]	@ (8000c74 <process_menu+0x178>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	f083 0301 	eor.w	r3, r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d006      	beq.n	8000b1e <process_menu+0x22>
        menu_state = MENU_IDLE;
 8000b10:	4b59      	ldr	r3, [pc, #356]	@ (8000c78 <process_menu+0x17c>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
        lcd_cmd(0x01);
 8000b16:	2001      	movs	r0, #1
 8000b18:	f7ff ff11 	bl	800093e <lcd_cmd>
        return;
 8000b1c:	e0a8      	b.n	8000c70 <process_menu+0x174>
    }

    if (menu_state == MENU_IDLE) {
 8000b1e:	4b56      	ldr	r3, [pc, #344]	@ (8000c78 <process_menu+0x17c>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d104      	bne.n	8000b30 <process_menu+0x34>
        menu_state = MENU_MAIN;
 8000b26:	4b54      	ldr	r3, [pc, #336]	@ (8000c78 <process_menu+0x17c>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	701a      	strb	r2, [r3, #0]
        menu_show_main();
 8000b2c:	f7ff ff86 	bl	8000a3c <menu_show_main>
    }

    // ----------- MAIN MENU -----------
    if (menu_state == MENU_MAIN) {
 8000b30:	4b51      	ldr	r3, [pc, #324]	@ (8000c78 <process_menu+0x17c>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d142      	bne.n	8000bbe <process_menu+0xc2>
        // Drip menu only if toggle ON
        if (read_btn_pa4()) {
 8000b38:	f7ff fe24 	bl	8000784 <read_btn_pa4>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d01b      	beq.n	8000b7a <process_menu+0x7e>
        	if (!DRIP_TOGGLE_PIN) {
 8000b42:	4b4e      	ldr	r3, [pc, #312]	@ (8000c7c <process_menu+0x180>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	f083 0301 	eor.w	r3, r3, #1
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d00a      	beq.n	8000b68 <process_menu+0x6c>
        	            menu_show_message("Drip Disabled");
 8000b52:	484b      	ldr	r0, [pc, #300]	@ (8000c80 <process_menu+0x184>)
 8000b54:	f7ff ffc0 	bl	8000ad8 <menu_show_message>
        	            timer(500);
 8000b58:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b5c:	f7ff fdf8 	bl	8000750 <timer>
        	            menu_state = MENU_IDLE;
 8000b60:	4b45      	ldr	r3, [pc, #276]	@ (8000c78 <process_menu+0x17c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]
        	            return;
 8000b66:	e083      	b.n	8000c70 <process_menu+0x174>
        	        }
            menu_state = MENU_DRIP;
 8000b68:	4b43      	ldr	r3, [pc, #268]	@ (8000c78 <process_menu+0x17c>)
 8000b6a:	2202      	movs	r2, #2
 8000b6c:	701a      	strb	r2, [r3, #0]
            timer(500);
 8000b6e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b72:	f7ff fded 	bl	8000750 <timer>
            menu_show_drip();
 8000b76:	f7ff ff7b 	bl	8000a70 <menu_show_drip>
        }

        // Fan menu only if toggle ON
        if (read_btn_pa5()) {
 8000b7a:	f7ff fe15 	bl	80007a8 <read_btn_pa5>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d070      	beq.n	8000c66 <process_menu+0x16a>
        	 if (!FAN_TOGGLE_PIN) {
 8000b84:	4b3f      	ldr	r3, [pc, #252]	@ (8000c84 <process_menu+0x188>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	f083 0301 	eor.w	r3, r3, #1
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00a      	beq.n	8000baa <process_menu+0xae>
        	            menu_show_message("Fan Disabled");
 8000b94:	483c      	ldr	r0, [pc, #240]	@ (8000c88 <process_menu+0x18c>)
 8000b96:	f7ff ff9f 	bl	8000ad8 <menu_show_message>
        	            timer(500);
 8000b9a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b9e:	f7ff fdd7 	bl	8000750 <timer>
        	            menu_state = MENU_IDLE;
 8000ba2:	4b35      	ldr	r3, [pc, #212]	@ (8000c78 <process_menu+0x17c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
        	            return;
 8000ba8:	e062      	b.n	8000c70 <process_menu+0x174>
        	        }
            menu_state = MENU_FAN;
 8000baa:	4b33      	ldr	r3, [pc, #204]	@ (8000c78 <process_menu+0x17c>)
 8000bac:	2203      	movs	r2, #3
 8000bae:	701a      	strb	r2, [r3, #0]
            timer(500);
 8000bb0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bb4:	f7ff fdcc 	bl	8000750 <timer>
            menu_show_fan();
 8000bb8:	f7ff ff74 	bl	8000aa4 <menu_show_fan>
        }
        return;
 8000bbc:	e053      	b.n	8000c66 <process_menu+0x16a>
    }

    // ----------- DRIP MENU -----------
    if (menu_state == MENU_DRIP) {
 8000bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8000c78 <process_menu+0x17c>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b02      	cmp	r3, #2
 8000bc4:	d125      	bne.n	8000c12 <process_menu+0x116>
        // Only allow setting if toggle still ON
        if (read_btn_pa4()) {
 8000bc6:	f7ff fddd 	bl	8000784 <read_btn_pa4>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00d      	beq.n	8000bec <process_menu+0xf0>
            drip_time = 10;
 8000bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8000c8c <process_menu+0x190>)
 8000bd2:	220a      	movs	r2, #10
 8000bd4:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 10 min");
 8000bd6:	482e      	ldr	r0, [pc, #184]	@ (8000c90 <process_menu+0x194>)
 8000bd8:	f7ff ff7e 	bl	8000ad8 <menu_show_message>
            timer(500);
 8000bdc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000be0:	f7ff fdb6 	bl	8000750 <timer>
            menu_state = MENU_IDLE;
 8000be4:	4b24      	ldr	r3, [pc, #144]	@ (8000c78 <process_menu+0x17c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	701a      	strb	r2, [r3, #0]
            return;
 8000bea:	e041      	b.n	8000c70 <process_menu+0x174>
        }
        if (read_btn_pa5()) {
 8000bec:	f7ff fddc 	bl	80007a8 <read_btn_pa5>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d039      	beq.n	8000c6a <process_menu+0x16e>
            drip_time = 15;
 8000bf6:	4b25      	ldr	r3, [pc, #148]	@ (8000c8c <process_menu+0x190>)
 8000bf8:	220f      	movs	r2, #15
 8000bfa:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 15 min");
 8000bfc:	4825      	ldr	r0, [pc, #148]	@ (8000c94 <process_menu+0x198>)
 8000bfe:	f7ff ff6b 	bl	8000ad8 <menu_show_message>
            timer(500);
 8000c02:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c06:	f7ff fda3 	bl	8000750 <timer>
            menu_state = MENU_IDLE;
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c78 <process_menu+0x17c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
            return;
 8000c10:	e02e      	b.n	8000c70 <process_menu+0x174>
        }
        return;
    }

    // ----------- FAN MENU -----------
    if (menu_state == MENU_FAN) {
 8000c12:	4b19      	ldr	r3, [pc, #100]	@ (8000c78 <process_menu+0x17c>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b03      	cmp	r3, #3
 8000c18:	d12a      	bne.n	8000c70 <process_menu+0x174>
        // Only allow setting if toggle still ON

        if (read_btn_pa4()) {
 8000c1a:	f7ff fdb3 	bl	8000784 <read_btn_pa4>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d00d      	beq.n	8000c40 <process_menu+0x144>
            fan_mode = 0; // auto
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <process_menu+0x19c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan on");
 8000c2a:	481c      	ldr	r0, [pc, #112]	@ (8000c9c <process_menu+0x1a0>)
 8000c2c:	f7ff ff54 	bl	8000ad8 <menu_show_message>
            //USART1_WriteLine("Fan on");
            timer(500);
 8000c30:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c34:	f7ff fd8c 	bl	8000750 <timer>
            menu_state = MENU_IDLE;
 8000c38:	4b0f      	ldr	r3, [pc, #60]	@ (8000c78 <process_menu+0x17c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
            return;
 8000c3e:	e017      	b.n	8000c70 <process_menu+0x174>
        }
        if (read_btn_pa5()) {
 8000c40:	f7ff fdb2 	bl	80007a8 <read_btn_pa5>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d011      	beq.n	8000c6e <process_menu+0x172>
            fan_mode = 1; // manual
 8000c4a:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <process_menu+0x19c>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan Off");
 8000c50:	4813      	ldr	r0, [pc, #76]	@ (8000ca0 <process_menu+0x1a4>)
 8000c52:	f7ff ff41 	bl	8000ad8 <menu_show_message>
            //USART1_WriteLine("Fan off");
            timer(500);
 8000c56:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c5a:	f7ff fd79 	bl	8000750 <timer>
            menu_state = MENU_IDLE;
 8000c5e:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <process_menu+0x17c>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]
            return;
 8000c64:	e004      	b.n	8000c70 <process_menu+0x174>
        return;
 8000c66:	bf00      	nop
 8000c68:	e002      	b.n	8000c70 <process_menu+0x174>
        return;
 8000c6a:	bf00      	nop
 8000c6c:	e000      	b.n	8000c70 <process_menu+0x174>
        }
        return;
 8000c6e:	bf00      	nop
    }
}
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	2000007e 	.word	0x2000007e
 8000c78:	2000007c 	.word	0x2000007c
 8000c7c:	2000007f 	.word	0x2000007f
 8000c80:	08002b88 	.word	0x08002b88
 8000c84:	20000080 	.word	0x20000080
 8000c88:	08002b98 	.word	0x08002b98
 8000c8c:	20000000 	.word	0x20000000
 8000c90:	08002ba8 	.word	0x08002ba8
 8000c94:	08002bb8 	.word	0x08002bb8
 8000c98:	2000007d 	.word	0x2000007d
 8000c9c:	08002bc8 	.word	0x08002bc8
 8000ca0:	08002bd0 	.word	0x08002bd0

08000ca4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	db0b      	blt.n	8000cce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	f003 021f 	and.w	r2, r3, #31
 8000cbc:	4907      	ldr	r1, [pc, #28]	@ (8000cdc <__NVIC_EnableIRQ+0x38>)
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	095b      	lsrs	r3, r3, #5
 8000cc4:	2001      	movs	r0, #1
 8000cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cce:	bf00      	nop
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	e000e100 	.word	0xe000e100

08000ce0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	6039      	str	r1, [r7, #0]
 8000cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db0a      	blt.n	8000d0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	490c      	ldr	r1, [pc, #48]	@ (8000d2c <__NVIC_SetPriority+0x4c>)
 8000cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfe:	0112      	lsls	r2, r2, #4
 8000d00:	b2d2      	uxtb	r2, r2
 8000d02:	440b      	add	r3, r1
 8000d04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d08:	e00a      	b.n	8000d20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	b2da      	uxtb	r2, r3
 8000d0e:	4908      	ldr	r1, [pc, #32]	@ (8000d30 <__NVIC_SetPriority+0x50>)
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	f003 030f 	and.w	r3, r3, #15
 8000d16:	3b04      	subs	r3, #4
 8000d18:	0112      	lsls	r2, r2, #4
 8000d1a:	b2d2      	uxtb	r2, r2
 8000d1c:	440b      	add	r3, r1
 8000d1e:	761a      	strb	r2, [r3, #24]
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	e000e100 	.word	0xe000e100
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d38:	f3bf 8f4f 	dsb	sy
}
 8000d3c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <__NVIC_SystemReset+0x24>)
 8000d40:	68db      	ldr	r3, [r3, #12]
 8000d42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000d46:	4904      	ldr	r1, [pc, #16]	@ (8000d58 <__NVIC_SystemReset+0x24>)
 8000d48:	4b04      	ldr	r3, [pc, #16]	@ (8000d5c <__NVIC_SystemReset+0x28>)
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d4e:	f3bf 8f4f 	dsb	sy
}
 8000d52:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <__NVIC_SystemReset+0x20>
 8000d58:	e000ed00 	.word	0xe000ed00
 8000d5c:	05fa0004 	.word	0x05fa0004

08000d60 <test_led>:
volatile uint8_t last_exti3_state = 0;

#define DEBOUNCE_DELAY_MS 200
#define BIN2BCD(x) (((x / 10) << 4) | (x % 10))

void test_led(){
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
	GPIOA->MODER |= GPIO_MODER_MODE5_0; //for inbuit led
 8000d64:	4b0e      	ldr	r3, [pc, #56]	@ (8000da0 <test_led+0x40>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a0d      	ldr	r2, [pc, #52]	@ (8000da0 <test_led+0x40>)
 8000d6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d6e:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(1 << 5);
 8000d70:	4b0b      	ldr	r3, [pc, #44]	@ (8000da0 <test_led+0x40>)
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	4a0a      	ldr	r2, [pc, #40]	@ (8000da0 <test_led+0x40>)
 8000d76:	f023 0320 	bic.w	r3, r3, #32
 8000d7a:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(0x3 << (2 * 5));
 8000d7c:	4b08      	ldr	r3, [pc, #32]	@ (8000da0 <test_led+0x40>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	4a07      	ldr	r2, [pc, #28]	@ (8000da0 <test_led+0x40>)
 8000d82:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000d86:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0x3 << (2 * 5));
 8000d88:	4b05      	ldr	r3, [pc, #20]	@ (8000da0 <test_led+0x40>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	4a04      	ldr	r2, [pc, #16]	@ (8000da0 <test_led+0x40>)
 8000d8e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000d92:	60d3      	str	r3, [r2, #12]
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	40020000 	.word	0x40020000

08000da4 <GPIO_configuration>:
void GPIO_configuration(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
	//only for switches
	GPIOA->MODER = 0x00000000;
 8000da8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000dae:	4b3e      	ldr	r3, [pc, #248]	@ (8000ea8 <GPIO_configuration+0x104>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db2:	4a3d      	ldr	r2, [pc, #244]	@ (8000ea8 <GPIO_configuration+0x104>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000dba:	4b3b      	ldr	r3, [pc, #236]	@ (8000ea8 <GPIO_configuration+0x104>)
 8000dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dbe:	4a3a      	ldr	r2, [pc, #232]	@ (8000ea8 <GPIO_configuration+0x104>)
 8000dc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc4:	6453      	str	r3, [r2, #68]	@ 0x44
	// Configure PA0 and PA1 as input for toggle switches
	GPIOA->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1|GPIO_MODER_MODE7|GPIO_MODER_MODE8);  // Input mode for PA0 and PA1
 8000dc6:	4b37      	ldr	r3, [pc, #220]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a36      	ldr	r2, [pc, #216]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000dcc:	f423 3370 	bic.w	r3, r3, #245760	@ 0x3c000
 8000dd0:	f023 030f 	bic.w	r3, r3, #15
 8000dd4:	6013      	str	r3, [r2, #0]

	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR0_1;  // Pull-down for PA0
 8000dd6:	4b33      	ldr	r3, [pc, #204]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	4a32      	ldr	r2, [pc, #200]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000ddc:	f043 0302 	orr.w	r3, r3, #2
 8000de0:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR1_1;  // Pull-down for PA1
 8000de2:	4b30      	ldr	r3, [pc, #192]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	4a2f      	ldr	r2, [pc, #188]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000de8:	f043 0308 	orr.w	r3, r3, #8
 8000dec:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR7_1;  // Pull-down for PA2
 8000dee:	4b2d      	ldr	r3, [pc, #180]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	4a2c      	ldr	r2, [pc, #176]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000df4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000df8:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR8_1;  // Pull-down for PA3
 8000dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	4a29      	ldr	r2, [pc, #164]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000e00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e04:	60d3      	str	r3, [r2, #12]

	 GPIOA->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE6); // Set PA4 and PA6 as input mode
 8000e06:	4b27      	ldr	r3, [pc, #156]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a26      	ldr	r2, [pc, #152]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000e0c:	f423 534c 	bic.w	r3, r3, #13056	@ 0x3300
 8000e10:	6013      	str	r3, [r2, #0]
	    // Enable pull-down resistors for PA4 and PA6 (you can also use pull-up if needed)
	GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR4_1 | GPIO_PUPDR_PUPDR6_1);
 8000e12:	4b24      	ldr	r3, [pc, #144]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	4a23      	ldr	r2, [pc, #140]	@ (8000ea4 <GPIO_configuration+0x100>)
 8000e18:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8000e1c:	60d3      	str	r3, [r2, #12]
//	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR5_1;  // Pull-down for PA5
//
//	SYSCFG->EXTICR[0] &= ~((0xF << 8)|(0xF << 4)|(0xF << 0)|(0xF<<12));
//	SYSCFG->EXTICR[0] |=  (0x0 << 8)|(0x0 << 4)|(0x0 << 0)|(0x0<<12);

	SYSCFG->EXTICR[0] &= ~(
 8000e1e:	4b23      	ldr	r3, [pc, #140]	@ (8000eac <GPIO_configuration+0x108>)
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	4a22      	ldr	r2, [pc, #136]	@ (8000eac <GPIO_configuration+0x108>)
 8000e24:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000e28:	6093      	str	r3, [r2, #8]
	    (0xF << 0)  |  // Clear EXTI0 bits
	    (0xF << 4)   // Clear EXTI1 bits
	);
	SYSCFG->EXTICR[1] &= ~((0xF << 4) | (0xF << 8));
 8000e2a:	4b20      	ldr	r3, [pc, #128]	@ (8000eac <GPIO_configuration+0x108>)
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8000eac <GPIO_configuration+0x108>)
 8000e30:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000e34:	60d3      	str	r3, [r2, #12]
	SYSCFG->EXTICR[1] |= ((0x0 << 4) | (0x0 << 8));
 8000e36:	4b1d      	ldr	r3, [pc, #116]	@ (8000eac <GPIO_configuration+0x108>)
 8000e38:	4a1c      	ldr	r2, [pc, #112]	@ (8000eac <GPIO_configuration+0x108>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	60d3      	str	r3, [r2, #12]
	// Set EXTI lines 0 to 3 to 0 for GPIOA
	SYSCFG->EXTICR[0] |= (
 8000e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <GPIO_configuration+0x108>)
 8000e40:	4a1a      	ldr	r2, [pc, #104]	@ (8000eac <GPIO_configuration+0x108>)
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	6093      	str	r3, [r2, #8]
	    (0x0 << 8)  |  // EXTI2 -> PA2
	    (0x0 << 12)    // EXTI3 -> PA3
	);
	//Intrupt configuration starts here
	// Configure EXTI0 for PA0
	EXTI->IMR |= (1<<0)|(1<<1)|(1<<7)|(1<<8);
 8000e46:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb0 <GPIO_configuration+0x10c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a19      	ldr	r2, [pc, #100]	@ (8000eb0 <GPIO_configuration+0x10c>)
 8000e4c:	f443 73c1 	orr.w	r3, r3, #386	@ 0x182
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= (1<<0)|(1<<1)|(1<<7)|(1<<8);
 8000e56:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <GPIO_configuration+0x10c>)
 8000e58:	68db      	ldr	r3, [r3, #12]
 8000e5a:	4a15      	ldr	r2, [pc, #84]	@ (8000eb0 <GPIO_configuration+0x10c>)
 8000e5c:	f443 73c1 	orr.w	r3, r3, #386	@ 0x182
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~((1<<0)|(1<<1)|(1<<7)|(1<<8));
 8000e66:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <GPIO_configuration+0x10c>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	4a11      	ldr	r2, [pc, #68]	@ (8000eb0 <GPIO_configuration+0x10c>)
 8000e6c:	f423 73c1 	bic.w	r3, r3, #386	@ 0x182
 8000e70:	f023 0301 	bic.w	r3, r3, #1
 8000e74:	6093      	str	r3, [r2, #8]
	NVIC_SetPriority(EXTI0_IRQn, 1);
 8000e76:	2101      	movs	r1, #1
 8000e78:	2006      	movs	r0, #6
 8000e7a:	f7ff ff31 	bl	8000ce0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);  // Enable EXTI0 interrupt for PA0
 8000e7e:	2006      	movs	r0, #6
 8000e80:	f7ff ff10 	bl	8000ca4 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI1_IRQn, 1);
 8000e84:	2101      	movs	r1, #1
 8000e86:	2007      	movs	r0, #7
 8000e88:	f7ff ff2a 	bl	8000ce0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI1_IRQn);  // Enable EXTI1 interrupt for PA1
 8000e8c:	2007      	movs	r0, #7
 8000e8e:	f7ff ff09 	bl	8000ca4 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn, 0);
 8000e92:	2100      	movs	r1, #0
 8000e94:	2017      	movs	r0, #23
 8000e96:	f7ff ff23 	bl	8000ce0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e9a:	2017      	movs	r0, #23
 8000e9c:	f7ff ff02 	bl	8000ca4 <__NVIC_EnableIRQ>
}
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40020000 	.word	0x40020000
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40013800 	.word	0x40013800
 8000eb0:	40013c00 	.word	0x40013c00

08000eb4 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
    // Check if interrupt occurred on EXTI0 (PA0)
    if (EXTI->PR & EXTI_PR_PR0) {
 8000eba:	4b25      	ldr	r3, [pc, #148]	@ (8000f50 <EXTI0_IRQHandler+0x9c>)
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d03f      	beq.n	8000f46 <EXTI0_IRQHandler+0x92>
        EXTI->PR = EXTI_PR_PR0;  // Clear the interrupt pending bit for EXTI0
 8000ec6:	4b22      	ldr	r3, [pc, #136]	@ (8000f50 <EXTI0_IRQHandler+0x9c>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	615a      	str	r2, [r3, #20]
        // Toggle action for PA0 (e.g., LED or a variable)
        uint8_t state1 = (GPIOA->IDR & (1<<0)) != 0;
 8000ecc:	4b21      	ldr	r3, [pc, #132]	@ (8000f54 <EXTI0_IRQHandler+0xa0>)
 8000ece:	691b      	ldr	r3, [r3, #16]
 8000ed0:	f003 0301 	and.w	r3, r3, #1
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	bf14      	ite	ne
 8000ed8:	2301      	movne	r3, #1
 8000eda:	2300      	moveq	r3, #0
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	71fb      	strb	r3, [r7, #7]
		if (state1 && !last_exti1_state) {
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d02f      	beq.n	8000f46 <EXTI0_IRQHandler+0x92>
 8000ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f58 <EXTI0_IRQHandler+0xa4>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d12a      	bne.n	8000f46 <EXTI0_IRQHandler+0x92>
			lcd_cmd(0x01);
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	f7ff fd24 	bl	800093e <lcd_cmd>
			lcd_set_cursor(0,0);
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f7ff fd6e 	bl	80009da <lcd_set_cursor>
			FAN_TOGGLE_PIN^=1;
 8000efe:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <EXTI0_IRQHandler+0xa8>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	f083 0301 	eor.w	r3, r3, #1
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	bf14      	ite	ne
 8000f0e:	2301      	movne	r3, #1
 8000f10:	2300      	moveq	r3, #0
 8000f12:	b2da      	uxtb	r2, r3
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <EXTI0_IRQHandler+0xa8>)
 8000f16:	701a      	strb	r2, [r3, #0]
			if(FAN_TOGGLE_PIN==1){
 8000f18:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <EXTI0_IRQHandler+0xa8>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d003      	beq.n	8000f2a <EXTI0_IRQHandler+0x76>
						lcd_print("Fan -> Auto");}
 8000f22:	480f      	ldr	r0, [pc, #60]	@ (8000f60 <EXTI0_IRQHandler+0xac>)
 8000f24:	f7ff fd75 	bl	8000a12 <lcd_print>
 8000f28:	e002      	b.n	8000f30 <EXTI0_IRQHandler+0x7c>
						else{lcd_print("Fan -> Manual");}
 8000f2a:	480e      	ldr	r0, [pc, #56]	@ (8000f64 <EXTI0_IRQHandler+0xb0>)
 8000f2c:	f7ff fd71 	bl	8000a12 <lcd_print>
			  // Assume you have a function to toggle an LED or change state
			timer(200);
 8000f30:	20c8      	movs	r0, #200	@ 0xc8
 8000f32:	f7ff fc0d 	bl	8000750 <timer>
			menu_show_main();
 8000f36:	f7ff fd81 	bl	8000a3c <menu_show_main>
			GPIOA->ODR^=(1<<(5));
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <EXTI0_IRQHandler+0xa0>)
 8000f3c:	695b      	ldr	r3, [r3, #20]
 8000f3e:	4a05      	ldr	r2, [pc, #20]	@ (8000f54 <EXTI0_IRQHandler+0xa0>)
 8000f40:	f083 0320 	eor.w	r3, r3, #32
 8000f44:	6153      	str	r3, [r2, #20]
		}
    }
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40013c00 	.word	0x40013c00
 8000f54:	40020000 	.word	0x40020000
 8000f58:	20000081 	.word	0x20000081
 8000f5c:	20000080 	.word	0x20000080
 8000f60:	08002bd8 	.word	0x08002bd8
 8000f64:	08002be4 	.word	0x08002be4

08000f68 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR1) {
 8000f6e:	4b27      	ldr	r3, [pc, #156]	@ (800100c <EXTI1_IRQHandler+0xa4>)
 8000f70:	695b      	ldr	r3, [r3, #20]
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d043      	beq.n	8001002 <EXTI1_IRQHandler+0x9a>
        EXTI->PR = EXTI_PR_PR1;
 8000f7a:	4b24      	ldr	r3, [pc, #144]	@ (800100c <EXTI1_IRQHandler+0xa4>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	615a      	str	r2, [r3, #20]
        uint8_t state = (GPIOA->IDR & (1<<1)) != 0;
 8000f80:	4b23      	ldr	r3, [pc, #140]	@ (8001010 <EXTI1_IRQHandler+0xa8>)
 8000f82:	691b      	ldr	r3, [r3, #16]
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	bf14      	ite	ne
 8000f8c:	2301      	movne	r3, #1
 8000f8e:	2300      	moveq	r3, #0
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	71fb      	strb	r3, [r7, #7]
        if (state && !last_exti1_state) {
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d030      	beq.n	8000ffc <EXTI1_IRQHandler+0x94>
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <EXTI1_IRQHandler+0xac>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d12b      	bne.n	8000ffc <EXTI1_IRQHandler+0x94>
        	lcd_cmd(0x01);
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f7ff fcca 	bl	800093e <lcd_cmd>
			lcd_set_cursor(0,0);
 8000faa:	2100      	movs	r1, #0
 8000fac:	2000      	movs	r0, #0
 8000fae:	f7ff fd14 	bl	80009da <lcd_set_cursor>
			DRIP_TOGGLE_PIN^= 1;
 8000fb2:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <EXTI1_IRQHandler+0xb0>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	f083 0301 	eor.w	r3, r3, #1
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	bf14      	ite	ne
 8000fc2:	2301      	movne	r3, #1
 8000fc4:	2300      	moveq	r3, #0
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <EXTI1_IRQHandler+0xb0>)
 8000fca:	701a      	strb	r2, [r3, #0]
			if(DRIP_TOGGLE_PIN==1){
 8000fcc:	4b12      	ldr	r3, [pc, #72]	@ (8001018 <EXTI1_IRQHandler+0xb0>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d003      	beq.n	8000fde <EXTI1_IRQHandler+0x76>
			lcd_print("Drip -> Auto");}
 8000fd6:	4811      	ldr	r0, [pc, #68]	@ (800101c <EXTI1_IRQHandler+0xb4>)
 8000fd8:	f7ff fd1b 	bl	8000a12 <lcd_print>
 8000fdc:	e002      	b.n	8000fe4 <EXTI1_IRQHandler+0x7c>
			else{lcd_print("Drip -> Manual");}
 8000fde:	4810      	ldr	r0, [pc, #64]	@ (8001020 <EXTI1_IRQHandler+0xb8>)
 8000fe0:	f7ff fd17 	bl	8000a12 <lcd_print>
			timer(1000);
 8000fe4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fe8:	f7ff fbb2 	bl	8000750 <timer>
			menu_show_main();
 8000fec:	f7ff fd26 	bl	8000a3c <menu_show_main>
            GPIOA->ODR ^= (1 << 5);
 8000ff0:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <EXTI1_IRQHandler+0xa8>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	4a06      	ldr	r2, [pc, #24]	@ (8001010 <EXTI1_IRQHandler+0xa8>)
 8000ff6:	f083 0320 	eor.w	r3, r3, #32
 8000ffa:	6153      	str	r3, [r2, #20]
        }
        last_exti1_state = state;
 8000ffc:	4a05      	ldr	r2, [pc, #20]	@ (8001014 <EXTI1_IRQHandler+0xac>)
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	7013      	strb	r3, [r2, #0]
    }
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40013c00 	.word	0x40013c00
 8001010:	40020000 	.word	0x40020000
 8001014:	20000081 	.word	0x20000081
 8001018:	2000007f 	.word	0x2000007f
 800101c:	08002bf4 	.word	0x08002bf4
 8001020:	08002c04 	.word	0x08002c04

08001024 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void){
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1 << 7)) {
 800102a:	4b2d      	ldr	r3, [pc, #180]	@ (80010e0 <EXTI9_5_IRQHandler+0xbc>)
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001032:	2b00      	cmp	r3, #0
 8001034:	d019      	beq.n	800106a <EXTI9_5_IRQHandler+0x46>
        EXTI->PR = (1 << 7); // Clear pending
 8001036:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <EXTI9_5_IRQHandler+0xbc>)
 8001038:	2280      	movs	r2, #128	@ 0x80
 800103a:	615a      	str	r2, [r3, #20]
        // Handle PA7 interrupt
        uint8_t state = (GPIOA->IDR & (1<<7)) != 0;
 800103c:	4b29      	ldr	r3, [pc, #164]	@ (80010e4 <EXTI9_5_IRQHandler+0xc0>)
 800103e:	691b      	ldr	r3, [r3, #16]
 8001040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001044:	2b00      	cmp	r3, #0
 8001046:	bf14      	ite	ne
 8001048:	2301      	movne	r3, #1
 800104a:	2300      	moveq	r3, #0
 800104c:	b2db      	uxtb	r3, r3
 800104e:	71fb      	strb	r3, [r7, #7]
                if (state && !last_exti2_state) {
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d006      	beq.n	8001064 <EXTI9_5_IRQHandler+0x40>
 8001056:	4b24      	ldr	r3, [pc, #144]	@ (80010e8 <EXTI9_5_IRQHandler+0xc4>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <EXTI9_5_IRQHandler+0x40>
                    NVIC_SystemReset();
 8001060:	f7ff fe68 	bl	8000d34 <__NVIC_SystemReset>
                    timer(100);
                }
                last_exti2_state = state;
 8001064:	4a20      	ldr	r2, [pc, #128]	@ (80010e8 <EXTI9_5_IRQHandler+0xc4>)
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	7013      	strb	r3, [r2, #0]
    }
    if (EXTI->PR & (1 << 8)) {
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <EXTI9_5_IRQHandler+0xbc>)
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001072:	2b00      	cmp	r3, #0
 8001074:	d02f      	beq.n	80010d6 <EXTI9_5_IRQHandler+0xb2>
        EXTI->PR = (1 << 8); // Clear pending
 8001076:	4b1a      	ldr	r3, [pc, #104]	@ (80010e0 <EXTI9_5_IRQHandler+0xbc>)
 8001078:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800107c:	615a      	str	r2, [r3, #20]
        // Handle PA8 interrupt
        uint8_t state = (GPIOA->IDR & (1<<8)) != 0;
 800107e:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <EXTI9_5_IRQHandler+0xc0>)
 8001080:	691b      	ldr	r3, [r3, #16]
 8001082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001086:	2b00      	cmp	r3, #0
 8001088:	bf14      	ite	ne
 800108a:	2301      	movne	r3, #1
 800108c:	2300      	moveq	r3, #0
 800108e:	b2db      	uxtb	r3, r3
 8001090:	71bb      	strb	r3, [r7, #6]
               if (state && !last_exti3_state) {
 8001092:	79bb      	ldrb	r3, [r7, #6]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d01b      	beq.n	80010d0 <EXTI9_5_IRQHandler+0xac>
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <EXTI9_5_IRQHandler+0xc8>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d116      	bne.n	80010d0 <EXTI9_5_IRQHandler+0xac>
                   display_on ^= 1;
 80010a2:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <EXTI9_5_IRQHandler+0xcc>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	f083 0301 	eor.w	r3, r3, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bf14      	ite	ne
 80010b2:	2301      	movne	r3, #1
 80010b4:	2300      	moveq	r3, #0
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	4b0d      	ldr	r3, [pc, #52]	@ (80010f0 <EXTI9_5_IRQHandler+0xcc>)
 80010ba:	701a      	strb	r2, [r3, #0]
                   timer(1000);
 80010bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010c0:	f7ff fb46 	bl	8000750 <timer>
                   GPIOA->ODR ^= (1 << 5);
 80010c4:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <EXTI9_5_IRQHandler+0xc0>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	4a06      	ldr	r2, [pc, #24]	@ (80010e4 <EXTI9_5_IRQHandler+0xc0>)
 80010ca:	f083 0320 	eor.w	r3, r3, #32
 80010ce:	6153      	str	r3, [r2, #20]
               }
               last_exti3_state = state;
 80010d0:	4a06      	ldr	r2, [pc, #24]	@ (80010ec <EXTI9_5_IRQHandler+0xc8>)
 80010d2:	79bb      	ldrb	r3, [r7, #6]
 80010d4:	7013      	strb	r3, [r2, #0]
    }
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40013c00 	.word	0x40013c00
 80010e4:	40020000 	.word	0x40020000
 80010e8:	20000082 	.word	0x20000082
 80010ec:	20000083 	.word	0x20000083
 80010f0:	2000007e 	.word	0x2000007e

080010f4 <serial_init>:
	 GPIOA->MODER|=(1<<10);
	 GPIOA->OTYPER|=0X00000000;
	 GPIOA->OSPEEDR|=0X00000000;
	 GPIOA->PUPDR|=0X00000000;
}
void serial_init(){
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80010f8:	4b14      	ldr	r3, [pc, #80]	@ (800114c <serial_init+0x58>)
 80010fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fc:	4a13      	ldr	r2, [pc, #76]	@ (800114c <serial_init+0x58>)
 80010fe:	f043 0302 	orr.w	r3, r3, #2
 8001102:	6313      	str	r3, [r2, #48]	@ 0x30

	    // Configure PB1, PB2, PB3 as general purpose output
	    GPIOB->MODER &= ~((3 << (1 * 2)) | (3 << (2 * 2)) | (3 << (3 * 2))); // Clear
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <serial_init+0x5c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a11      	ldr	r2, [pc, #68]	@ (8001150 <serial_init+0x5c>)
 800110a:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 800110e:	6013      	str	r3, [r2, #0]
	    GPIOB->MODER |=  ((1 << (1 * 2)) | (1 << (2 * 2)) | (1 << (3 * 2))); // Set as output (01)
 8001110:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <serial_init+0x5c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a0e      	ldr	r2, [pc, #56]	@ (8001150 <serial_init+0x5c>)
 8001116:	f043 0354 	orr.w	r3, r3, #84	@ 0x54
 800111a:	6013      	str	r3, [r2, #0]

	    // Push-pull
	    GPIOB->OTYPER &= ~((1 << 1) | (1 << 2) | (1 << 3));
 800111c:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <serial_init+0x5c>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	4a0b      	ldr	r2, [pc, #44]	@ (8001150 <serial_init+0x5c>)
 8001122:	f023 030e 	bic.w	r3, r3, #14
 8001126:	6053      	str	r3, [r2, #4]

	    // Medium speed
	    GPIOB->OSPEEDR |= ((1 << (1 * 2)) | (1 << (2 * 2)) | (1 << (3 * 2)));
 8001128:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <serial_init+0x5c>)
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	4a08      	ldr	r2, [pc, #32]	@ (8001150 <serial_init+0x5c>)
 800112e:	f043 0354 	orr.w	r3, r3, #84	@ 0x54
 8001132:	6093      	str	r3, [r2, #8]

	    // No pull-up/pull-down
	    GPIOB->PUPDR &= ~((3 << (1 * 2)) | (3 << (2 * 2)) | (3 << (3 * 2)));
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <serial_init+0x5c>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	4a05      	ldr	r2, [pc, #20]	@ (8001150 <serial_init+0x5c>)
 800113a:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 800113e:	60d3      	str	r3, [r2, #12]

}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40023800 	.word	0x40023800
 8001150:	40020400 	.word	0x40020400

08001154 <RTC_configuration>:
END_TIMER:
    demux_select(7);  // turn all LEDs OFF and exit function
    return;
}

void RTC_configuration(uint8_t hours,uint8_t minutes,uint8_t seconds){
 8001154:	b490      	push	{r4, r7}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
 800115e:	460b      	mov	r3, r1
 8001160:	71bb      	strb	r3, [r7, #6]
 8001162:	4613      	mov	r3, r2
 8001164:	717b      	strb	r3, [r7, #5]
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001166:	4b47      	ldr	r3, [pc, #284]	@ (8001284 <RTC_configuration+0x130>)
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	4a46      	ldr	r2, [pc, #280]	@ (8001284 <RTC_configuration+0x130>)
 800116c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001170:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |=(1<<8); //alarm a
 8001172:	4b45      	ldr	r3, [pc, #276]	@ (8001288 <RTC_configuration+0x134>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a44      	ldr	r2, [pc, #272]	@ (8001288 <RTC_configuration+0x134>)
 8001178:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800117c:	6013      	str	r3, [r2, #0]
	RCC->CSR |= RCC_CSR_LSION;
 800117e:	4b41      	ldr	r3, [pc, #260]	@ (8001284 <RTC_configuration+0x130>)
 8001180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001182:	4a40      	ldr	r2, [pc, #256]	@ (8001284 <RTC_configuration+0x130>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6753      	str	r3, [r2, #116]	@ 0x74
	while (!(RCC->CSR & RCC_CSR_LSIRDY)) { }  // Wait until LSI is ready
 800118a:	bf00      	nop
 800118c:	4b3d      	ldr	r3, [pc, #244]	@ (8001284 <RTC_configuration+0x130>)
 800118e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d0f9      	beq.n	800118c <RTC_configuration+0x38>
//	RCC->BDCR &= ~RCC_BDCR_RTCEN;
//	RTC->CR &= ~RTC_CR_FMT;
	RCC->BDCR &= ~RCC_BDCR_RTCSEL;      // Clear RTCSEL bits
 8001198:	4b3a      	ldr	r3, [pc, #232]	@ (8001284 <RTC_configuration+0x130>)
 800119a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800119c:	4a39      	ldr	r2, [pc, #228]	@ (8001284 <RTC_configuration+0x130>)
 800119e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011a2:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCSEL_1;     // 10 = LSI
 80011a4:	4b37      	ldr	r3, [pc, #220]	@ (8001284 <RTC_configuration+0x130>)
 80011a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80011a8:	4a36      	ldr	r2, [pc, #216]	@ (8001284 <RTC_configuration+0x130>)
 80011aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011ae:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCEN;
 80011b0:	4b34      	ldr	r3, [pc, #208]	@ (8001284 <RTC_configuration+0x130>)
 80011b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80011b4:	4a33      	ldr	r2, [pc, #204]	@ (8001284 <RTC_configuration+0x130>)
 80011b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011ba:	6713      	str	r3, [r2, #112]	@ 0x70
	RTC->WPR = 0xCA;       // Disable write protection
 80011bc:	4b33      	ldr	r3, [pc, #204]	@ (800128c <RTC_configuration+0x138>)
 80011be:	22ca      	movs	r2, #202	@ 0xca
 80011c0:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 80011c2:	4b32      	ldr	r3, [pc, #200]	@ (800128c <RTC_configuration+0x138>)
 80011c4:	2253      	movs	r2, #83	@ 0x53
 80011c6:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->ISR |= RTC_ISR_INIT;
 80011c8:	4b30      	ldr	r3, [pc, #192]	@ (800128c <RTC_configuration+0x138>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	4a2f      	ldr	r2, [pc, #188]	@ (800128c <RTC_configuration+0x138>)
 80011ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011d2:	60d3      	str	r3, [r2, #12]
	while (!(RTC->ISR & RTC_ISR_INITF)) { }
 80011d4:	bf00      	nop
 80011d6:	4b2d      	ldr	r3, [pc, #180]	@ (800128c <RTC_configuration+0x138>)
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f9      	beq.n	80011d6 <RTC_configuration+0x82>
	RTC->PRER = (127 << 16) | 249;
 80011e2:	4b2a      	ldr	r3, [pc, #168]	@ (800128c <RTC_configuration+0x138>)
 80011e4:	4a2a      	ldr	r2, [pc, #168]	@ (8001290 <RTC_configuration+0x13c>)
 80011e6:	611a      	str	r2, [r3, #16]
	RTC->TR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	4a2a      	ldr	r2, [pc, #168]	@ (8001294 <RTC_configuration+0x140>)
 80011ec:	fba2 2303 	umull	r2, r3, r2, r3
 80011f0:	08db      	lsrs	r3, r3, #3
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	0118      	lsls	r0, r3, #4
 80011f6:	79fa      	ldrb	r2, [r7, #7]
 80011f8:	4b26      	ldr	r3, [pc, #152]	@ (8001294 <RTC_configuration+0x140>)
 80011fa:	fba3 1302 	umull	r1, r3, r3, r2
 80011fe:	08d9      	lsrs	r1, r3, #3
 8001200:	460b      	mov	r3, r1
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	b2db      	uxtb	r3, r3
 800120c:	4303      	orrs	r3, r0
 800120e:	0418      	lsls	r0, r3, #16
 8001210:	79bb      	ldrb	r3, [r7, #6]
 8001212:	4a20      	ldr	r2, [pc, #128]	@ (8001294 <RTC_configuration+0x140>)
 8001214:	fba2 2303 	umull	r2, r3, r2, r3
 8001218:	08db      	lsrs	r3, r3, #3
 800121a:	b2db      	uxtb	r3, r3
 800121c:	011c      	lsls	r4, r3, #4
 800121e:	79ba      	ldrb	r2, [r7, #6]
 8001220:	4b1c      	ldr	r3, [pc, #112]	@ (8001294 <RTC_configuration+0x140>)
 8001222:	fba3 1302 	umull	r1, r3, r3, r2
 8001226:	08d9      	lsrs	r1, r3, #3
 8001228:	460b      	mov	r3, r1
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	440b      	add	r3, r1
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	b2db      	uxtb	r3, r3
 8001234:	4323      	orrs	r3, r4
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	4318      	orrs	r0, r3
 800123a:	797b      	ldrb	r3, [r7, #5]
 800123c:	4a15      	ldr	r2, [pc, #84]	@ (8001294 <RTC_configuration+0x140>)
 800123e:	fba2 2303 	umull	r2, r3, r2, r3
 8001242:	08db      	lsrs	r3, r3, #3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	011c      	lsls	r4, r3, #4
 8001248:	797a      	ldrb	r2, [r7, #5]
 800124a:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <RTC_configuration+0x140>)
 800124c:	fba3 1302 	umull	r1, r3, r3, r2
 8001250:	08d9      	lsrs	r1, r3, #3
 8001252:	460b      	mov	r3, r1
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	440b      	add	r3, r1
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	b2db      	uxtb	r3, r3
 800125e:	4323      	orrs	r3, r4
 8001260:	ea40 0203 	orr.w	r2, r0, r3
 8001264:	4b09      	ldr	r3, [pc, #36]	@ (800128c <RTC_configuration+0x138>)
 8001266:	601a      	str	r2, [r3, #0]
	RTC->ISR &= ~RTC_ISR_INIT;            // Exit initialization mode
 8001268:	4b08      	ldr	r3, [pc, #32]	@ (800128c <RTC_configuration+0x138>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	4a07      	ldr	r2, [pc, #28]	@ (800128c <RTC_configuration+0x138>)
 800126e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001272:	60d3      	str	r3, [r2, #12]
	RTC->WPR = 0xFF;
 8001274:	4b05      	ldr	r3, [pc, #20]	@ (800128c <RTC_configuration+0x138>)
 8001276:	22ff      	movs	r2, #255	@ 0xff
 8001278:	625a      	str	r2, [r3, #36]	@ 0x24
	//PWR->CR &= ~PWR_CR_DBP;  // Disable write access
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bc90      	pop	{r4, r7}
 8001282:	4770      	bx	lr
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000
 800128c:	40002800 	.word	0x40002800
 8001290:	007f00f9 	.word	0x007f00f9
 8001294:	cccccccd 	.word	0xcccccccd

08001298 <RTC_intrupt>:
void RTC_intrupt(uint8_t hours, uint8_t minutes, uint8_t seconds) {
 8001298:	b590      	push	{r4, r7, lr}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
 80012a2:	460b      	mov	r3, r1
 80012a4:	71bb      	strb	r3, [r7, #6]
 80012a6:	4613      	mov	r3, r2
 80012a8:	717b      	strb	r3, [r7, #5]
	RTC->WPR = 0xCA;
 80012aa:	4b4f      	ldr	r3, [pc, #316]	@ (80013e8 <RTC_intrupt+0x150>)
 80012ac:	22ca      	movs	r2, #202	@ 0xca
 80012ae:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 80012b0:	4b4d      	ldr	r3, [pc, #308]	@ (80013e8 <RTC_intrupt+0x150>)
 80012b2:	2253      	movs	r2, #83	@ 0x53
 80012b4:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR |= PWR_CR_DBP;
 80012b6:	4b4d      	ldr	r3, [pc, #308]	@ (80013ec <RTC_intrupt+0x154>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a4c      	ldr	r2, [pc, #304]	@ (80013ec <RTC_intrupt+0x154>)
 80012bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012c0:	6013      	str	r3, [r2, #0]
	RTC->CR &= ~RTC_CR_ALRAE;
 80012c2:	4b49      	ldr	r3, [pc, #292]	@ (80013e8 <RTC_intrupt+0x150>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	4a48      	ldr	r2, [pc, #288]	@ (80013e8 <RTC_intrupt+0x150>)
 80012c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012cc:	6093      	str	r3, [r2, #8]
	while (!(RTC->ISR & RTC_ISR_ALRAWF));  // Wait until writable
 80012ce:	bf00      	nop
 80012d0:	4b45      	ldr	r3, [pc, #276]	@ (80013e8 <RTC_intrupt+0x150>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f003 0301 	and.w	r3, r3, #1
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0f9      	beq.n	80012d0 <RTC_intrupt+0x38>
	RTC->CR &= ~RTC_CR_FMT;
 80012dc:	4b42      	ldr	r3, [pc, #264]	@ (80013e8 <RTC_intrupt+0x150>)
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	4a41      	ldr	r2, [pc, #260]	@ (80013e8 <RTC_intrupt+0x150>)
 80012e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80012e6:	6093      	str	r3, [r2, #8]
	RTC->ALRMAR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	4a41      	ldr	r2, [pc, #260]	@ (80013f0 <RTC_intrupt+0x158>)
 80012ec:	fba2 2303 	umull	r2, r3, r2, r3
 80012f0:	08db      	lsrs	r3, r3, #3
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	0118      	lsls	r0, r3, #4
 80012f6:	79fa      	ldrb	r2, [r7, #7]
 80012f8:	4b3d      	ldr	r3, [pc, #244]	@ (80013f0 <RTC_intrupt+0x158>)
 80012fa:	fba3 1302 	umull	r1, r3, r3, r2
 80012fe:	08d9      	lsrs	r1, r3, #3
 8001300:	460b      	mov	r3, r1
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	440b      	add	r3, r1
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	b2db      	uxtb	r3, r3
 800130c:	4303      	orrs	r3, r0
 800130e:	0418      	lsls	r0, r3, #16
 8001310:	79bb      	ldrb	r3, [r7, #6]
 8001312:	4a37      	ldr	r2, [pc, #220]	@ (80013f0 <RTC_intrupt+0x158>)
 8001314:	fba2 2303 	umull	r2, r3, r2, r3
 8001318:	08db      	lsrs	r3, r3, #3
 800131a:	b2db      	uxtb	r3, r3
 800131c:	011c      	lsls	r4, r3, #4
 800131e:	79ba      	ldrb	r2, [r7, #6]
 8001320:	4b33      	ldr	r3, [pc, #204]	@ (80013f0 <RTC_intrupt+0x158>)
 8001322:	fba3 1302 	umull	r1, r3, r3, r2
 8001326:	08d9      	lsrs	r1, r3, #3
 8001328:	460b      	mov	r3, r1
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	440b      	add	r3, r1
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4323      	orrs	r3, r4
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	4318      	orrs	r0, r3
 800133a:	797b      	ldrb	r3, [r7, #5]
 800133c:	4a2c      	ldr	r2, [pc, #176]	@ (80013f0 <RTC_intrupt+0x158>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	08db      	lsrs	r3, r3, #3
 8001344:	b2db      	uxtb	r3, r3
 8001346:	011c      	lsls	r4, r3, #4
 8001348:	797a      	ldrb	r2, [r7, #5]
 800134a:	4b29      	ldr	r3, [pc, #164]	@ (80013f0 <RTC_intrupt+0x158>)
 800134c:	fba3 1302 	umull	r1, r3, r3, r2
 8001350:	08d9      	lsrs	r1, r3, #3
 8001352:	460b      	mov	r3, r1
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	440b      	add	r3, r1
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	b2db      	uxtb	r3, r3
 800135e:	4323      	orrs	r3, r4
 8001360:	ea40 0203 	orr.w	r2, r0, r3
 8001364:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <RTC_intrupt+0x150>)
 8001366:	61da      	str	r2, [r3, #28]
	RTC->ALRMAR &= ~(RTC_ALRMAR_MSK1 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK3);
 8001368:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <RTC_intrupt+0x150>)
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	4a1e      	ldr	r2, [pc, #120]	@ (80013e8 <RTC_intrupt+0x150>)
 800136e:	f023 1380 	bic.w	r3, r3, #8388736	@ 0x800080
 8001372:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001376:	61d3      	str	r3, [r2, #28]
	RTC->ALRMAR |= RTC_ALRMAR_MSK4;
 8001378:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <RTC_intrupt+0x150>)
 800137a:	69db      	ldr	r3, [r3, #28]
 800137c:	4a1a      	ldr	r2, [pc, #104]	@ (80013e8 <RTC_intrupt+0x150>)
 800137e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001382:	61d3      	str	r3, [r2, #28]
	RTC->ISR &= ~RTC_ISR_ALRAF_Msk;
 8001384:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <RTC_intrupt+0x150>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	4a17      	ldr	r2, [pc, #92]	@ (80013e8 <RTC_intrupt+0x150>)
 800138a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800138e:	60d3      	str	r3, [r2, #12]
	RTC->CR |= RTC_CR_ALRAIE | RTC_CR_ALRAE;
 8001390:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <RTC_intrupt+0x150>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	4a14      	ldr	r2, [pc, #80]	@ (80013e8 <RTC_intrupt+0x150>)
 8001396:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800139a:	6093      	str	r3, [r2, #8]
	EXTI->IMR  |= EXTI_IMR_IM17;   // Unmask interrupt line 17
 800139c:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <RTC_intrupt+0x15c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a14      	ldr	r2, [pc, #80]	@ (80013f4 <RTC_intrupt+0x15c>)
 80013a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013a6:	6013      	str	r3, [r2, #0]
	EXTI->FTSR &= ~EXTI_FTSR_TR17;  // Rising edge trigger
 80013a8:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <RTC_intrupt+0x15c>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	4a11      	ldr	r2, [pc, #68]	@ (80013f4 <RTC_intrupt+0x15c>)
 80013ae:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80013b2:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR |= EXTI_RTSR_TR17;  // Disable rising edge trigger for line 17
 80013b4:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <RTC_intrupt+0x15c>)
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	4a0e      	ldr	r2, [pc, #56]	@ (80013f4 <RTC_intrupt+0x15c>)
 80013ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013be:	6093      	str	r3, [r2, #8]
	RTC->WPR = 0xFF;
 80013c0:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <RTC_intrupt+0x150>)
 80013c2:	22ff      	movs	r2, #255	@ 0xff
 80013c4:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR &= ~PWR_CR_DBP;
 80013c6:	4b09      	ldr	r3, [pc, #36]	@ (80013ec <RTC_intrupt+0x154>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a08      	ldr	r2, [pc, #32]	@ (80013ec <RTC_intrupt+0x154>)
 80013cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013d0:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(RTC_Alarm_IRQn, 0);
 80013d2:	2100      	movs	r1, #0
 80013d4:	2029      	movs	r0, #41	@ 0x29
 80013d6:	f7ff fc83 	bl	8000ce0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80013da:	2029      	movs	r0, #41	@ 0x29
 80013dc:	f7ff fc62 	bl	8000ca4 <__NVIC_EnableIRQ>
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd90      	pop	{r4, r7, pc}
 80013e8:	40002800 	.word	0x40002800
 80013ec:	40007000 	.word	0x40007000
 80013f0:	cccccccd 	.word	0xcccccccd
 80013f4:	40013c00 	.word	0x40013c00

080013f8 <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	 if (RTC->ISR & RTC_ISR_ALRAF_Msk) {
 80013fc:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <RTC_Alarm_IRQHandler+0x5c>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001404:	2b00      	cmp	r3, #0
 8001406:	d022      	beq.n	800144e <RTC_Alarm_IRQHandler+0x56>
		 RTC->ISR &= ~RTC_ISR_ALRAF;    // Clear alarm flag
 8001408:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <RTC_Alarm_IRQHandler+0x5c>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	4a11      	ldr	r2, [pc, #68]	@ (8001454 <RTC_Alarm_IRQHandler+0x5c>)
 800140e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001412:	60d3      	str	r3, [r2, #12]
		 EXTI->PR = EXTI_PR_PR17;
 8001414:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <RTC_Alarm_IRQHandler+0x60>)
 8001416:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800141a:	615a      	str	r2, [r3, #20]
		 if (DRIP_TOGGLE_PIN) {
 800141c:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <RTC_Alarm_IRQHandler+0x64>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2b00      	cmp	r3, #0
 8001424:	d013      	beq.n	800144e <RTC_Alarm_IRQHandler+0x56>
			 GPIOA->ODR^=(1<<(5));
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <RTC_Alarm_IRQHandler+0x68>)
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	4a0d      	ldr	r2, [pc, #52]	@ (8001460 <RTC_Alarm_IRQHandler+0x68>)
 800142c:	f083 0320 	eor.w	r3, r3, #32
 8001430:	6153      	str	r3, [r2, #20]
			 if(drip_time==10){
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <RTC_Alarm_IRQHandler+0x6c>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b0a      	cmp	r3, #10
 8001438:	d102      	bne.n	8001440 <RTC_Alarm_IRQHandler+0x48>
				 ten_or_fifteen_mins_timer(10);
 800143a:	200a      	movs	r0, #10
 800143c:	f7ff f8e6 	bl	800060c <ten_or_fifteen_mins_timer>
			 }
			 if(drip_time==15){
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <RTC_Alarm_IRQHandler+0x6c>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	d102      	bne.n	800144e <RTC_Alarm_IRQHandler+0x56>
				 ten_or_fifteen_mins_timer(15);
 8001448:	200f      	movs	r0, #15
 800144a:	f7ff f8df 	bl	800060c <ten_or_fifteen_mins_timer>
			 }
		 	 }
	 }
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40002800 	.word	0x40002800
 8001458:	40013c00 	.word	0x40013c00
 800145c:	2000007f 	.word	0x2000007f
 8001460:	40020000 	.word	0x40020000
 8001464:	20000000 	.word	0x20000000

08001468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t hours=15;
 800146e:	230f      	movs	r3, #15
 8001470:	71fb      	strb	r3, [r7, #7]
  uint8_t minutes=59;
 8001472:	233b      	movs	r3, #59	@ 0x3b
 8001474:	71bb      	strb	r3, [r7, #6]
  uint8_t seconds=00;
 8001476:	2300      	movs	r3, #0
 8001478:	717b      	strb	r3, [r7, #5]
  uint8_t hours_interupt=16;
 800147a:	2310      	movs	r3, #16
 800147c:	713b      	strb	r3, [r7, #4]
  uint8_t minutes_interupt=00;
 800147e:	2300      	movs	r3, #0
 8001480:	70fb      	strb	r3, [r7, #3]
  uint8_t seconds_interupt=00;
 8001482:	2300      	movs	r3, #0
 8001484:	70bb      	strb	r3, [r7, #2]
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001486:	f000 f869 	bl	800155c <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
    GPIO_configuration();
 800148a:	f7ff fc8b 	bl	8000da4 <GPIO_configuration>
    test_led();
 800148e:	f7ff fc67 	bl	8000d60 <test_led>
    RTC_configuration(hours,minutes,seconds);
 8001492:	797a      	ldrb	r2, [r7, #5]
 8001494:	79b9      	ldrb	r1, [r7, #6]
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fe5b 	bl	8001154 <RTC_configuration>
    RTC_intrupt(hours_interupt,minutes_interupt,seconds_interupt);
 800149e:	78ba      	ldrb	r2, [r7, #2]
 80014a0:	78f9      	ldrb	r1, [r7, #3]
 80014a2:	793b      	ldrb	r3, [r7, #4]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fef7 	bl	8001298 <RTC_intrupt>
//    gpio_usart_init();
//    usart1_init();
    //USART1_Init();
    GPIO_comm_Init();
 80014aa:	f7ff f87f 	bl	80005ac <GPIO_comm_Init>
    serial_init();
 80014ae:	f7ff fe21 	bl	80010f4 <serial_init>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80014b2:	b662      	cpsie	i
}
 80014b4:	bf00      	nop
    __enable_irq();
  /* USER CODE END 2 */
    // Enable GPIOB and I2C1 clock
    // Enable GPIOB and I2C1 clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80014b6:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <main+0xe8>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a25      	ldr	r2, [pc, #148]	@ (8001550 <main+0xe8>)
 80014bc:	f043 0302 	orr.w	r3, r3, #2
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80014c2:	4b23      	ldr	r3, [pc, #140]	@ (8001550 <main+0xe8>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	4a22      	ldr	r2, [pc, #136]	@ (8001550 <main+0xe8>)
 80014c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40

    // PB6=SCL, PB7=SDA  AF4
    GPIOB->MODER &= ~((3 << (6*2)) | (3 << (7*2)));
 80014ce:	4b21      	ldr	r3, [pc, #132]	@ (8001554 <main+0xec>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a20      	ldr	r2, [pc, #128]	@ (8001554 <main+0xec>)
 80014d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80014d8:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((2 << (6*2)) | (2 << (7*2)));
 80014da:	4b1e      	ldr	r3, [pc, #120]	@ (8001554 <main+0xec>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a1d      	ldr	r2, [pc, #116]	@ (8001554 <main+0xec>)
 80014e0:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 80014e4:	6013      	str	r3, [r2, #0]

    // Clear AFR
    GPIOB->AFR[0] &= ~((0xF << (6*4)) | (0xF << (7*4)));
 80014e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <main+0xec>)
 80014e8:	6a1b      	ldr	r3, [r3, #32]
 80014ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001554 <main+0xec>)
 80014ec:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80014f0:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  (0x4 << (6*4)) | (0x4 << (7*4));    // AF4 = I2C1
 80014f2:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <main+0xec>)
 80014f4:	6a1b      	ldr	r3, [r3, #32]
 80014f6:	4a17      	ldr	r2, [pc, #92]	@ (8001554 <main+0xec>)
 80014f8:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 80014fc:	6213      	str	r3, [r2, #32]


    // Open Drain + Pull-up
    GPIOB->OTYPER |= (1<<6) | (1<<7);
 80014fe:	4b15      	ldr	r3, [pc, #84]	@ (8001554 <main+0xec>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	4a14      	ldr	r2, [pc, #80]	@ (8001554 <main+0xec>)
 8001504:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001508:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~((3 << (6*2)) | (3 << (7*2)));
 800150a:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <main+0xec>)
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	4a11      	ldr	r2, [pc, #68]	@ (8001554 <main+0xec>)
 8001510:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001514:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  (1 << (6*2)) | (1 << (7*2));
 8001516:	4b0f      	ldr	r3, [pc, #60]	@ (8001554 <main+0xec>)
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	4a0e      	ldr	r2, [pc, #56]	@ (8001554 <main+0xec>)
 800151c:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 8001520:	60d3      	str	r3, [r2, #12]

    // I2C configuration (only works if APB1 = 16 MHz!)
    I2C1->CR1 = 0;
 8001522:	4b0d      	ldr	r3, [pc, #52]	@ (8001558 <main+0xf0>)
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
    I2C1->CR2 = 16;
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <main+0xf0>)
 800152a:	2210      	movs	r2, #16
 800152c:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 80;
 800152e:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <main+0xf0>)
 8001530:	2250      	movs	r2, #80	@ 0x50
 8001532:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 17;
 8001534:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <main+0xf0>)
 8001536:	2211      	movs	r2, #17
 8001538:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;
 800153a:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <main+0xf0>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a06      	ldr	r2, [pc, #24]	@ (8001558 <main+0xf0>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6013      	str	r3, [r2, #0]
    lcd_init();
 8001546:	f7ff fa1c 	bl	8000982 <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  process_menu();
 800154a:	f7ff fad7 	bl	8000afc <process_menu>
 800154e:	e7fc      	b.n	800154a <main+0xe2>
 8001550:	40023800 	.word	0x40023800
 8001554:	40020400 	.word	0x40020400
 8001558:	40005400 	.word	0x40005400

0800155c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b094      	sub	sp, #80	@ 0x50
 8001560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001562:	f107 0320 	add.w	r3, r7, #32
 8001566:	2230      	movs	r2, #48	@ 0x30
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f000 fe4a 	bl	8002204 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
 8001584:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <SystemClock_Config+0xb8>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001588:	4a22      	ldr	r2, [pc, #136]	@ (8001614 <SystemClock_Config+0xb8>)
 800158a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800158e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001590:	4b20      	ldr	r3, [pc, #128]	@ (8001614 <SystemClock_Config+0xb8>)
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800159c:	2300      	movs	r3, #0
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001618 <SystemClock_Config+0xbc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80015a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001618 <SystemClock_Config+0xbc>)
 80015aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	4b19      	ldr	r3, [pc, #100]	@ (8001618 <SystemClock_Config+0xbc>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015b8:	607b      	str	r3, [r7, #4]
 80015ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015bc:	2302      	movs	r3, #2
 80015be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015c0:	2301      	movs	r3, #1
 80015c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c4:	2310      	movs	r3, #16
 80015c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015cc:	f107 0320 	add.w	r3, r7, #32
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 f9d1 	bl	8001978 <HAL_RCC_OscConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80015dc:	f000 f81e 	bl	800161c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e0:	230f      	movs	r3, #15
 80015e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015e4:	2300      	movs	r3, #0
 80015e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015f4:	f107 030c 	add.w	r3, r7, #12
 80015f8:	2100      	movs	r1, #0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 fc34 	bl	8001e68 <HAL_RCC_ClockConfig>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001606:	f000 f809 	bl	800161c <Error_Handler>
  }
}
 800160a:	bf00      	nop
 800160c:	3750      	adds	r7, #80	@ 0x50
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023800 	.word	0x40023800
 8001618:	40007000 	.word	0x40007000

0800161c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001620:	b672      	cpsid	i
}
 8001622:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <Error_Handler+0x8>

08001628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <NMI_Handler+0x4>

08001630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <HardFault_Handler+0x4>

08001638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <MemManage_Handler+0x4>

08001640 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <BusFault_Handler+0x4>

08001648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <UsageFault_Handler+0x4>

08001650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800167e:	f000 f8a5 	bl	80017cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001690:	4a14      	ldr	r2, [pc, #80]	@ (80016e4 <_sbrk+0x5c>)
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <_sbrk+0x60>)
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800169c:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <_sbrk+0x64>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d102      	bne.n	80016aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a4:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <_sbrk+0x64>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	@ (80016f0 <_sbrk+0x68>)
 80016a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016aa:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d207      	bcs.n	80016c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b8:	f000 fdac 	bl	8002214 <__errno>
 80016bc:	4603      	mov	r3, r0
 80016be:	220c      	movs	r2, #12
 80016c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	e009      	b.n	80016dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c8:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ce:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	4a05      	ldr	r2, [pc, #20]	@ (80016ec <_sbrk+0x64>)
 80016d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016da:	68fb      	ldr	r3, [r7, #12]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20018000 	.word	0x20018000
 80016e8:	00000400 	.word	0x00000400
 80016ec:	20000084 	.word	0x20000084
 80016f0:	200001d8 	.word	0x200001d8

080016f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <SystemInit+0x20>)
 80016fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016fe:	4a05      	ldr	r2, [pc, #20]	@ (8001714 <SystemInit+0x20>)
 8001700:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001704:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001718:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001750 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800171c:	f7ff ffea 	bl	80016f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001720:	480c      	ldr	r0, [pc, #48]	@ (8001754 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001722:	490d      	ldr	r1, [pc, #52]	@ (8001758 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001724:	4a0d      	ldr	r2, [pc, #52]	@ (800175c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001728:	e002      	b.n	8001730 <LoopCopyDataInit>

0800172a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800172a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800172c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800172e:	3304      	adds	r3, #4

08001730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001734:	d3f9      	bcc.n	800172a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001736:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001738:	4c0a      	ldr	r4, [pc, #40]	@ (8001764 <LoopFillZerobss+0x22>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800173c:	e001      	b.n	8001742 <LoopFillZerobss>

0800173e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800173e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001740:	3204      	adds	r2, #4

08001742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001744:	d3fb      	bcc.n	800173e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001746:	f000 fd6b 	bl	8002220 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800174a:	f7ff fe8d 	bl	8001468 <main>
  bx  lr    
 800174e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001750:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001758:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800175c:	08002c68 	.word	0x08002c68
  ldr r2, =_sbss
 8001760:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001764:	200001d4 	.word	0x200001d4

08001768 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001768:	e7fe      	b.n	8001768 <ADC_IRQHandler>
	...

0800176c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001774:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <HAL_InitTick+0x54>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b12      	ldr	r3, [pc, #72]	@ (80017c4 <HAL_InitTick+0x58>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001782:	fbb3 f3f1 	udiv	r3, r3, r1
 8001786:	fbb2 f3f3 	udiv	r3, r2, r3
 800178a:	4618      	mov	r0, r3
 800178c:	f000 f8e8 	bl	8001960 <HAL_SYSTICK_Config>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e00e      	b.n	80017b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b0f      	cmp	r3, #15
 800179e:	d80a      	bhi.n	80017b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017a0:	2200      	movs	r2, #0
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	f04f 30ff 	mov.w	r0, #4294967295
 80017a8:	f000 f8be 	bl	8001928 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017ac:	4a06      	ldr	r2, [pc, #24]	@ (80017c8 <HAL_InitTick+0x5c>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	e000      	b.n	80017b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000004 	.word	0x20000004
 80017c4:	2000000c 	.word	0x2000000c
 80017c8:	20000008 	.word	0x20000008

080017cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <HAL_IncTick+0x20>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	461a      	mov	r2, r3
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <HAL_IncTick+0x24>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4413      	add	r3, r2
 80017dc:	4a04      	ldr	r2, [pc, #16]	@ (80017f0 <HAL_IncTick+0x24>)
 80017de:	6013      	str	r3, [r2, #0]
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	2000000c 	.word	0x2000000c
 80017f0:	20000088 	.word	0x20000088

080017f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return uwTick;
 80017f8:	4b03      	ldr	r3, [pc, #12]	@ (8001808 <HAL_GetTick+0x14>)
 80017fa:	681b      	ldr	r3, [r3, #0]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	20000088 	.word	0x20000088

0800180c <__NVIC_GetPriorityGrouping>:
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <__NVIC_GetPriorityGrouping+0x18>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	f003 0307 	and.w	r3, r3, #7
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_SetPriority>:
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db0a      	blt.n	8001852 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	490c      	ldr	r1, [pc, #48]	@ (8001874 <__NVIC_SetPriority+0x4c>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	440b      	add	r3, r1
 800184c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001850:	e00a      	b.n	8001868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4908      	ldr	r1, [pc, #32]	@ (8001878 <__NVIC_SetPriority+0x50>)
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	3b04      	subs	r3, #4
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	440b      	add	r3, r1
 8001866:	761a      	strb	r2, [r3, #24]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000e100 	.word	0xe000e100
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <NVIC_EncodePriority>:
{
 800187c:	b480      	push	{r7}
 800187e:	b089      	sub	sp, #36	@ 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f1c3 0307 	rsb	r3, r3, #7
 8001896:	2b04      	cmp	r3, #4
 8001898:	bf28      	it	cs
 800189a:	2304      	movcs	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d902      	bls.n	80018ac <NVIC_EncodePriority+0x30>
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3b03      	subs	r3, #3
 80018aa:	e000      	b.n	80018ae <NVIC_EncodePriority+0x32>
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	401a      	ands	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	4313      	orrs	r3, r2
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3724      	adds	r7, #36	@ 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
	...

080018e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018f4:	d301      	bcc.n	80018fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f6:	2301      	movs	r3, #1
 80018f8:	e00f      	b.n	800191a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <SysTick_Config+0x40>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3b01      	subs	r3, #1
 8001900:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001902:	210f      	movs	r1, #15
 8001904:	f04f 30ff 	mov.w	r0, #4294967295
 8001908:	f7ff ff8e 	bl	8001828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800190c:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <SysTick_Config+0x40>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001912:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <SysTick_Config+0x40>)
 8001914:	2207      	movs	r2, #7
 8001916:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	e000e010 	.word	0xe000e010

08001928 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
 8001934:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800193a:	f7ff ff67 	bl	800180c <__NVIC_GetPriorityGrouping>
 800193e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	68b9      	ldr	r1, [r7, #8]
 8001944:	6978      	ldr	r0, [r7, #20]
 8001946:	f7ff ff99 	bl	800187c <NVIC_EncodePriority>
 800194a:	4602      	mov	r2, r0
 800194c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff ff68 	bl	8001828 <__NVIC_SetPriority>
}
 8001958:	bf00      	nop
 800195a:	3718      	adds	r7, #24
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff ffbb 	bl	80018e4 <SysTick_Config>
 800196e:	4603      	mov	r3, r0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e267      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	2b00      	cmp	r3, #0
 8001994:	d075      	beq.n	8001a82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001996:	4b88      	ldr	r3, [pc, #544]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f003 030c 	and.w	r3, r3, #12
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d00c      	beq.n	80019bc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019a2:	4b85      	ldr	r3, [pc, #532]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80019aa:	2b08      	cmp	r3, #8
 80019ac:	d112      	bne.n	80019d4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ae:	4b82      	ldr	r3, [pc, #520]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019ba:	d10b      	bne.n	80019d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019bc:	4b7e      	ldr	r3, [pc, #504]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d05b      	beq.n	8001a80 <HAL_RCC_OscConfig+0x108>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d157      	bne.n	8001a80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e242      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019dc:	d106      	bne.n	80019ec <HAL_RCC_OscConfig+0x74>
 80019de:	4b76      	ldr	r3, [pc, #472]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a75      	ldr	r2, [pc, #468]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 80019e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	e01d      	b.n	8001a28 <HAL_RCC_OscConfig+0xb0>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019f4:	d10c      	bne.n	8001a10 <HAL_RCC_OscConfig+0x98>
 80019f6:	4b70      	ldr	r3, [pc, #448]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a6f      	ldr	r2, [pc, #444]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 80019fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	4b6d      	ldr	r3, [pc, #436]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a6c      	ldr	r2, [pc, #432]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	e00b      	b.n	8001a28 <HAL_RCC_OscConfig+0xb0>
 8001a10:	4b69      	ldr	r3, [pc, #420]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a68      	ldr	r2, [pc, #416]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	4b66      	ldr	r3, [pc, #408]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a65      	ldr	r2, [pc, #404]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d013      	beq.n	8001a58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a30:	f7ff fee0 	bl	80017f4 <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a38:	f7ff fedc 	bl	80017f4 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b64      	cmp	r3, #100	@ 0x64
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e207      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4a:	4b5b      	ldr	r3, [pc, #364]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f0      	beq.n	8001a38 <HAL_RCC_OscConfig+0xc0>
 8001a56:	e014      	b.n	8001a82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a58:	f7ff fecc 	bl	80017f4 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5e:	e008      	b.n	8001a72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a60:	f7ff fec8 	bl	80017f4 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b64      	cmp	r3, #100	@ 0x64
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e1f3      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a72:	4b51      	ldr	r3, [pc, #324]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1f0      	bne.n	8001a60 <HAL_RCC_OscConfig+0xe8>
 8001a7e:	e000      	b.n	8001a82 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d063      	beq.n	8001b56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a8e:	4b4a      	ldr	r3, [pc, #296]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f003 030c 	and.w	r3, r3, #12
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a9a:	4b47      	ldr	r3, [pc, #284]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001aa2:	2b08      	cmp	r3, #8
 8001aa4:	d11c      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aa6:	4b44      	ldr	r3, [pc, #272]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d116      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ab2:	4b41      	ldr	r3, [pc, #260]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d005      	beq.n	8001aca <HAL_RCC_OscConfig+0x152>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d001      	beq.n	8001aca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e1c7      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aca:	4b3b      	ldr	r3, [pc, #236]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	4937      	ldr	r1, [pc, #220]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ade:	e03a      	b.n	8001b56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d020      	beq.n	8001b2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ae8:	4b34      	ldr	r3, [pc, #208]	@ (8001bbc <HAL_RCC_OscConfig+0x244>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aee:	f7ff fe81 	bl	80017f4 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af6:	f7ff fe7d 	bl	80017f4 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e1a8      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b08:	4b2b      	ldr	r3, [pc, #172]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d0f0      	beq.n	8001af6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b14:	4b28      	ldr	r3, [pc, #160]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	4925      	ldr	r1, [pc, #148]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	600b      	str	r3, [r1, #0]
 8001b28:	e015      	b.n	8001b56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b2a:	4b24      	ldr	r3, [pc, #144]	@ (8001bbc <HAL_RCC_OscConfig+0x244>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b30:	f7ff fe60 	bl	80017f4 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b38:	f7ff fe5c 	bl	80017f4 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e187      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0308 	and.w	r3, r3, #8
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d036      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d016      	beq.n	8001b98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <HAL_RCC_OscConfig+0x248>)
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b70:	f7ff fe40 	bl	80017f4 <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b78:	f7ff fe3c 	bl	80017f4 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e167      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <HAL_RCC_OscConfig+0x240>)
 8001b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0f0      	beq.n	8001b78 <HAL_RCC_OscConfig+0x200>
 8001b96:	e01b      	b.n	8001bd0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b98:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <HAL_RCC_OscConfig+0x248>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fe29 	bl	80017f4 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba4:	e00e      	b.n	8001bc4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba6:	f7ff fe25 	bl	80017f4 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d907      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e150      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	42470000 	.word	0x42470000
 8001bc0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc4:	4b88      	ldr	r3, [pc, #544]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001bc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1ea      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f000 8097 	beq.w	8001d0c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bde:	2300      	movs	r3, #0
 8001be0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001be2:	4b81      	ldr	r3, [pc, #516]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10f      	bne.n	8001c0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	4b7d      	ldr	r3, [pc, #500]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	4a7c      	ldr	r2, [pc, #496]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bfe:	4b7a      	ldr	r3, [pc, #488]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0e:	4b77      	ldr	r3, [pc, #476]	@ (8001dec <HAL_RCC_OscConfig+0x474>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d118      	bne.n	8001c4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c1a:	4b74      	ldr	r3, [pc, #464]	@ (8001dec <HAL_RCC_OscConfig+0x474>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a73      	ldr	r2, [pc, #460]	@ (8001dec <HAL_RCC_OscConfig+0x474>)
 8001c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c26:	f7ff fde5 	bl	80017f4 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c2e:	f7ff fde1 	bl	80017f4 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e10c      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c40:	4b6a      	ldr	r3, [pc, #424]	@ (8001dec <HAL_RCC_OscConfig+0x474>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d106      	bne.n	8001c62 <HAL_RCC_OscConfig+0x2ea>
 8001c54:	4b64      	ldr	r3, [pc, #400]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c58:	4a63      	ldr	r2, [pc, #396]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c60:	e01c      	b.n	8001c9c <HAL_RCC_OscConfig+0x324>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	2b05      	cmp	r3, #5
 8001c68:	d10c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x30c>
 8001c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c6e:	4a5e      	ldr	r2, [pc, #376]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c70:	f043 0304 	orr.w	r3, r3, #4
 8001c74:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c76:	4b5c      	ldr	r3, [pc, #368]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c7a:	4a5b      	ldr	r2, [pc, #364]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c82:	e00b      	b.n	8001c9c <HAL_RCC_OscConfig+0x324>
 8001c84:	4b58      	ldr	r3, [pc, #352]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c88:	4a57      	ldr	r2, [pc, #348]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c8a:	f023 0301 	bic.w	r3, r3, #1
 8001c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c90:	4b55      	ldr	r3, [pc, #340]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c94:	4a54      	ldr	r2, [pc, #336]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001c96:	f023 0304 	bic.w	r3, r3, #4
 8001c9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d015      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca4:	f7ff fda6 	bl	80017f4 <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001caa:	e00a      	b.n	8001cc2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cac:	f7ff fda2 	bl	80017f4 <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e0cb      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc2:	4b49      	ldr	r3, [pc, #292]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0ee      	beq.n	8001cac <HAL_RCC_OscConfig+0x334>
 8001cce:	e014      	b.n	8001cfa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd0:	f7ff fd90 	bl	80017f4 <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd8:	f7ff fd8c 	bl	80017f4 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e0b5      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cee:	4b3e      	ldr	r3, [pc, #248]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1ee      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cfa:	7dfb      	ldrb	r3, [r7, #23]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d105      	bne.n	8001d0c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d00:	4b39      	ldr	r3, [pc, #228]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d04:	4a38      	ldr	r2, [pc, #224]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001d06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d0a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	f000 80a1 	beq.w	8001e58 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d16:	4b34      	ldr	r3, [pc, #208]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	2b08      	cmp	r3, #8
 8001d20:	d05c      	beq.n	8001ddc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d141      	bne.n	8001dae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d2a:	4b31      	ldr	r3, [pc, #196]	@ (8001df0 <HAL_RCC_OscConfig+0x478>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7ff fd60 	bl	80017f4 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d38:	f7ff fd5c 	bl	80017f4 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e087      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d4a:	4b27      	ldr	r3, [pc, #156]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69da      	ldr	r2, [r3, #28]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d64:	019b      	lsls	r3, r3, #6
 8001d66:	431a      	orrs	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d6c:	085b      	lsrs	r3, r3, #1
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	041b      	lsls	r3, r3, #16
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d78:	061b      	lsls	r3, r3, #24
 8001d7a:	491b      	ldr	r1, [pc, #108]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d80:	4b1b      	ldr	r3, [pc, #108]	@ (8001df0 <HAL_RCC_OscConfig+0x478>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d86:	f7ff fd35 	bl	80017f4 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8e:	f7ff fd31 	bl	80017f4 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e05c      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da0:	4b11      	ldr	r3, [pc, #68]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x416>
 8001dac:	e054      	b.n	8001e58 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dae:	4b10      	ldr	r3, [pc, #64]	@ (8001df0 <HAL_RCC_OscConfig+0x478>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff fd1e 	bl	80017f4 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbc:	f7ff fd1a 	bl	80017f4 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e045      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_RCC_OscConfig+0x470>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0x444>
 8001dda:	e03d      	b.n	8001e58 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d107      	bne.n	8001df4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e038      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40007000 	.word	0x40007000
 8001df0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001df4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e64 <HAL_RCC_OscConfig+0x4ec>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d028      	beq.n	8001e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d121      	bne.n	8001e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d11a      	bne.n	8001e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e24:	4013      	ands	r3, r2
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d111      	bne.n	8001e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3a:	085b      	lsrs	r3, r3, #1
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d107      	bne.n	8001e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d001      	beq.n	8001e58 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800

08001e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e0cc      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e7c:	4b68      	ldr	r3, [pc, #416]	@ (8002020 <HAL_RCC_ClockConfig+0x1b8>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0307 	and.w	r3, r3, #7
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d90c      	bls.n	8001ea4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8a:	4b65      	ldr	r3, [pc, #404]	@ (8002020 <HAL_RCC_ClockConfig+0x1b8>)
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	b2d2      	uxtb	r2, r2
 8001e90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e92:	4b63      	ldr	r3, [pc, #396]	@ (8002020 <HAL_RCC_ClockConfig+0x1b8>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d001      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e0b8      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d020      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d005      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ebc:	4b59      	ldr	r3, [pc, #356]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	4a58      	ldr	r2, [pc, #352]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ec6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d005      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ed4:	4b53      	ldr	r3, [pc, #332]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	4a52      	ldr	r2, [pc, #328]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001eda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ede:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee0:	4b50      	ldr	r3, [pc, #320]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	494d      	ldr	r1, [pc, #308]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d044      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d107      	bne.n	8001f16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b47      	ldr	r3, [pc, #284]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d119      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e07f      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d003      	beq.n	8001f26 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f22:	2b03      	cmp	r3, #3
 8001f24:	d107      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f26:	4b3f      	ldr	r3, [pc, #252]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d109      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e06f      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f36:	4b3b      	ldr	r3, [pc, #236]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e067      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f46:	4b37      	ldr	r3, [pc, #220]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f023 0203 	bic.w	r2, r3, #3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	4934      	ldr	r1, [pc, #208]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f58:	f7ff fc4c 	bl	80017f4 <HAL_GetTick>
 8001f5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f5e:	e00a      	b.n	8001f76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f60:	f7ff fc48 	bl	80017f4 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e04f      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f76:	4b2b      	ldr	r3, [pc, #172]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f003 020c 	and.w	r2, r3, #12
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d1eb      	bne.n	8001f60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f88:	4b25      	ldr	r3, [pc, #148]	@ (8002020 <HAL_RCC_ClockConfig+0x1b8>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0307 	and.w	r3, r3, #7
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d20c      	bcs.n	8001fb0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f96:	4b22      	ldr	r3, [pc, #136]	@ (8002020 <HAL_RCC_ClockConfig+0x1b8>)
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	b2d2      	uxtb	r2, r2
 8001f9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f9e:	4b20      	ldr	r3, [pc, #128]	@ (8002020 <HAL_RCC_ClockConfig+0x1b8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d001      	beq.n	8001fb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e032      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d008      	beq.n	8001fce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fbc:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4916      	ldr	r1, [pc, #88]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d009      	beq.n	8001fee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fda:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	490e      	ldr	r1, [pc, #56]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fee:	f000 f821 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	091b      	lsrs	r3, r3, #4
 8001ffa:	f003 030f 	and.w	r3, r3, #15
 8001ffe:	490a      	ldr	r1, [pc, #40]	@ (8002028 <HAL_RCC_ClockConfig+0x1c0>)
 8002000:	5ccb      	ldrb	r3, [r1, r3]
 8002002:	fa22 f303 	lsr.w	r3, r2, r3
 8002006:	4a09      	ldr	r2, [pc, #36]	@ (800202c <HAL_RCC_ClockConfig+0x1c4>)
 8002008:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800200a:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <HAL_RCC_ClockConfig+0x1c8>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fbac 	bl	800176c <HAL_InitTick>

  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40023c00 	.word	0x40023c00
 8002024:	40023800 	.word	0x40023800
 8002028:	08002c14 	.word	0x08002c14
 800202c:	20000004 	.word	0x20000004
 8002030:	20000008 	.word	0x20000008

08002034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002038:	b090      	sub	sp, #64	@ 0x40
 800203a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800203c:	2300      	movs	r3, #0
 800203e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002040:	2300      	movs	r3, #0
 8002042:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800204c:	4b59      	ldr	r3, [pc, #356]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f003 030c 	and.w	r3, r3, #12
 8002054:	2b08      	cmp	r3, #8
 8002056:	d00d      	beq.n	8002074 <HAL_RCC_GetSysClockFreq+0x40>
 8002058:	2b08      	cmp	r3, #8
 800205a:	f200 80a1 	bhi.w	80021a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <HAL_RCC_GetSysClockFreq+0x34>
 8002062:	2b04      	cmp	r3, #4
 8002064:	d003      	beq.n	800206e <HAL_RCC_GetSysClockFreq+0x3a>
 8002066:	e09b      	b.n	80021a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002068:	4b53      	ldr	r3, [pc, #332]	@ (80021b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800206a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800206c:	e09b      	b.n	80021a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800206e:	4b53      	ldr	r3, [pc, #332]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x188>)
 8002070:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002072:	e098      	b.n	80021a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002074:	4b4f      	ldr	r3, [pc, #316]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800207c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800207e:	4b4d      	ldr	r3, [pc, #308]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d028      	beq.n	80020dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800208a:	4b4a      	ldr	r3, [pc, #296]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	099b      	lsrs	r3, r3, #6
 8002090:	2200      	movs	r2, #0
 8002092:	623b      	str	r3, [r7, #32]
 8002094:	627a      	str	r2, [r7, #36]	@ 0x24
 8002096:	6a3b      	ldr	r3, [r7, #32]
 8002098:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800209c:	2100      	movs	r1, #0
 800209e:	4b47      	ldr	r3, [pc, #284]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x188>)
 80020a0:	fb03 f201 	mul.w	r2, r3, r1
 80020a4:	2300      	movs	r3, #0
 80020a6:	fb00 f303 	mul.w	r3, r0, r3
 80020aa:	4413      	add	r3, r2
 80020ac:	4a43      	ldr	r2, [pc, #268]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x188>)
 80020ae:	fba0 1202 	umull	r1, r2, r0, r2
 80020b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020b4:	460a      	mov	r2, r1
 80020b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80020b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020ba:	4413      	add	r3, r2
 80020bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020c0:	2200      	movs	r2, #0
 80020c2:	61bb      	str	r3, [r7, #24]
 80020c4:	61fa      	str	r2, [r7, #28]
 80020c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80020ce:	f7fe f8d7 	bl	8000280 <__aeabi_uldivmod>
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	4613      	mov	r3, r2
 80020d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020da:	e053      	b.n	8002184 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020dc:	4b35      	ldr	r3, [pc, #212]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	099b      	lsrs	r3, r3, #6
 80020e2:	2200      	movs	r2, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	617a      	str	r2, [r7, #20]
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80020ee:	f04f 0b00 	mov.w	fp, #0
 80020f2:	4652      	mov	r2, sl
 80020f4:	465b      	mov	r3, fp
 80020f6:	f04f 0000 	mov.w	r0, #0
 80020fa:	f04f 0100 	mov.w	r1, #0
 80020fe:	0159      	lsls	r1, r3, #5
 8002100:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002104:	0150      	lsls	r0, r2, #5
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	ebb2 080a 	subs.w	r8, r2, sl
 800210e:	eb63 090b 	sbc.w	r9, r3, fp
 8002112:	f04f 0200 	mov.w	r2, #0
 8002116:	f04f 0300 	mov.w	r3, #0
 800211a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800211e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002122:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002126:	ebb2 0408 	subs.w	r4, r2, r8
 800212a:	eb63 0509 	sbc.w	r5, r3, r9
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	00eb      	lsls	r3, r5, #3
 8002138:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800213c:	00e2      	lsls	r2, r4, #3
 800213e:	4614      	mov	r4, r2
 8002140:	461d      	mov	r5, r3
 8002142:	eb14 030a 	adds.w	r3, r4, sl
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	eb45 030b 	adc.w	r3, r5, fp
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	f04f 0300 	mov.w	r3, #0
 8002156:	e9d7 4500 	ldrd	r4, r5, [r7]
 800215a:	4629      	mov	r1, r5
 800215c:	028b      	lsls	r3, r1, #10
 800215e:	4621      	mov	r1, r4
 8002160:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002164:	4621      	mov	r1, r4
 8002166:	028a      	lsls	r2, r1, #10
 8002168:	4610      	mov	r0, r2
 800216a:	4619      	mov	r1, r3
 800216c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800216e:	2200      	movs	r2, #0
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	60fa      	str	r2, [r7, #12]
 8002174:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002178:	f7fe f882 	bl	8000280 <__aeabi_uldivmod>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4613      	mov	r3, r2
 8002182:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002184:	4b0b      	ldr	r3, [pc, #44]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	0c1b      	lsrs	r3, r3, #16
 800218a:	f003 0303 	and.w	r3, r3, #3
 800218e:	3301      	adds	r3, #1
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002194:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002198:	fbb2 f3f3 	udiv	r3, r2, r3
 800219c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800219e:	e002      	b.n	80021a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021a0:	4b05      	ldr	r3, [pc, #20]	@ (80021b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80021a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80021a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3740      	adds	r7, #64	@ 0x40
 80021ac:	46bd      	mov	sp, r7
 80021ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021b2:	bf00      	nop
 80021b4:	40023800 	.word	0x40023800
 80021b8:	00f42400 	.word	0x00f42400
 80021bc:	017d7840 	.word	0x017d7840

080021c0 <siprintf>:
 80021c0:	b40e      	push	{r1, r2, r3}
 80021c2:	b510      	push	{r4, lr}
 80021c4:	b09d      	sub	sp, #116	@ 0x74
 80021c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80021c8:	9002      	str	r0, [sp, #8]
 80021ca:	9006      	str	r0, [sp, #24]
 80021cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80021d0:	480a      	ldr	r0, [pc, #40]	@ (80021fc <siprintf+0x3c>)
 80021d2:	9107      	str	r1, [sp, #28]
 80021d4:	9104      	str	r1, [sp, #16]
 80021d6:	490a      	ldr	r1, [pc, #40]	@ (8002200 <siprintf+0x40>)
 80021d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80021dc:	9105      	str	r1, [sp, #20]
 80021de:	2400      	movs	r4, #0
 80021e0:	a902      	add	r1, sp, #8
 80021e2:	6800      	ldr	r0, [r0, #0]
 80021e4:	9301      	str	r3, [sp, #4]
 80021e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80021e8:	f000 f994 	bl	8002514 <_svfiprintf_r>
 80021ec:	9b02      	ldr	r3, [sp, #8]
 80021ee:	701c      	strb	r4, [r3, #0]
 80021f0:	b01d      	add	sp, #116	@ 0x74
 80021f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021f6:	b003      	add	sp, #12
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000010 	.word	0x20000010
 8002200:	ffff0208 	.word	0xffff0208

08002204 <memset>:
 8002204:	4402      	add	r2, r0
 8002206:	4603      	mov	r3, r0
 8002208:	4293      	cmp	r3, r2
 800220a:	d100      	bne.n	800220e <memset+0xa>
 800220c:	4770      	bx	lr
 800220e:	f803 1b01 	strb.w	r1, [r3], #1
 8002212:	e7f9      	b.n	8002208 <memset+0x4>

08002214 <__errno>:
 8002214:	4b01      	ldr	r3, [pc, #4]	@ (800221c <__errno+0x8>)
 8002216:	6818      	ldr	r0, [r3, #0]
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	20000010 	.word	0x20000010

08002220 <__libc_init_array>:
 8002220:	b570      	push	{r4, r5, r6, lr}
 8002222:	4d0d      	ldr	r5, [pc, #52]	@ (8002258 <__libc_init_array+0x38>)
 8002224:	4c0d      	ldr	r4, [pc, #52]	@ (800225c <__libc_init_array+0x3c>)
 8002226:	1b64      	subs	r4, r4, r5
 8002228:	10a4      	asrs	r4, r4, #2
 800222a:	2600      	movs	r6, #0
 800222c:	42a6      	cmp	r6, r4
 800222e:	d109      	bne.n	8002244 <__libc_init_array+0x24>
 8002230:	4d0b      	ldr	r5, [pc, #44]	@ (8002260 <__libc_init_array+0x40>)
 8002232:	4c0c      	ldr	r4, [pc, #48]	@ (8002264 <__libc_init_array+0x44>)
 8002234:	f000 fc64 	bl	8002b00 <_init>
 8002238:	1b64      	subs	r4, r4, r5
 800223a:	10a4      	asrs	r4, r4, #2
 800223c:	2600      	movs	r6, #0
 800223e:	42a6      	cmp	r6, r4
 8002240:	d105      	bne.n	800224e <__libc_init_array+0x2e>
 8002242:	bd70      	pop	{r4, r5, r6, pc}
 8002244:	f855 3b04 	ldr.w	r3, [r5], #4
 8002248:	4798      	blx	r3
 800224a:	3601      	adds	r6, #1
 800224c:	e7ee      	b.n	800222c <__libc_init_array+0xc>
 800224e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002252:	4798      	blx	r3
 8002254:	3601      	adds	r6, #1
 8002256:	e7f2      	b.n	800223e <__libc_init_array+0x1e>
 8002258:	08002c60 	.word	0x08002c60
 800225c:	08002c60 	.word	0x08002c60
 8002260:	08002c60 	.word	0x08002c60
 8002264:	08002c64 	.word	0x08002c64

08002268 <__retarget_lock_acquire_recursive>:
 8002268:	4770      	bx	lr

0800226a <__retarget_lock_release_recursive>:
 800226a:	4770      	bx	lr

0800226c <_free_r>:
 800226c:	b538      	push	{r3, r4, r5, lr}
 800226e:	4605      	mov	r5, r0
 8002270:	2900      	cmp	r1, #0
 8002272:	d041      	beq.n	80022f8 <_free_r+0x8c>
 8002274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002278:	1f0c      	subs	r4, r1, #4
 800227a:	2b00      	cmp	r3, #0
 800227c:	bfb8      	it	lt
 800227e:	18e4      	addlt	r4, r4, r3
 8002280:	f000 f8e0 	bl	8002444 <__malloc_lock>
 8002284:	4a1d      	ldr	r2, [pc, #116]	@ (80022fc <_free_r+0x90>)
 8002286:	6813      	ldr	r3, [r2, #0]
 8002288:	b933      	cbnz	r3, 8002298 <_free_r+0x2c>
 800228a:	6063      	str	r3, [r4, #4]
 800228c:	6014      	str	r4, [r2, #0]
 800228e:	4628      	mov	r0, r5
 8002290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002294:	f000 b8dc 	b.w	8002450 <__malloc_unlock>
 8002298:	42a3      	cmp	r3, r4
 800229a:	d908      	bls.n	80022ae <_free_r+0x42>
 800229c:	6820      	ldr	r0, [r4, #0]
 800229e:	1821      	adds	r1, r4, r0
 80022a0:	428b      	cmp	r3, r1
 80022a2:	bf01      	itttt	eq
 80022a4:	6819      	ldreq	r1, [r3, #0]
 80022a6:	685b      	ldreq	r3, [r3, #4]
 80022a8:	1809      	addeq	r1, r1, r0
 80022aa:	6021      	streq	r1, [r4, #0]
 80022ac:	e7ed      	b.n	800228a <_free_r+0x1e>
 80022ae:	461a      	mov	r2, r3
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	b10b      	cbz	r3, 80022b8 <_free_r+0x4c>
 80022b4:	42a3      	cmp	r3, r4
 80022b6:	d9fa      	bls.n	80022ae <_free_r+0x42>
 80022b8:	6811      	ldr	r1, [r2, #0]
 80022ba:	1850      	adds	r0, r2, r1
 80022bc:	42a0      	cmp	r0, r4
 80022be:	d10b      	bne.n	80022d8 <_free_r+0x6c>
 80022c0:	6820      	ldr	r0, [r4, #0]
 80022c2:	4401      	add	r1, r0
 80022c4:	1850      	adds	r0, r2, r1
 80022c6:	4283      	cmp	r3, r0
 80022c8:	6011      	str	r1, [r2, #0]
 80022ca:	d1e0      	bne.n	800228e <_free_r+0x22>
 80022cc:	6818      	ldr	r0, [r3, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	6053      	str	r3, [r2, #4]
 80022d2:	4408      	add	r0, r1
 80022d4:	6010      	str	r0, [r2, #0]
 80022d6:	e7da      	b.n	800228e <_free_r+0x22>
 80022d8:	d902      	bls.n	80022e0 <_free_r+0x74>
 80022da:	230c      	movs	r3, #12
 80022dc:	602b      	str	r3, [r5, #0]
 80022de:	e7d6      	b.n	800228e <_free_r+0x22>
 80022e0:	6820      	ldr	r0, [r4, #0]
 80022e2:	1821      	adds	r1, r4, r0
 80022e4:	428b      	cmp	r3, r1
 80022e6:	bf04      	itt	eq
 80022e8:	6819      	ldreq	r1, [r3, #0]
 80022ea:	685b      	ldreq	r3, [r3, #4]
 80022ec:	6063      	str	r3, [r4, #4]
 80022ee:	bf04      	itt	eq
 80022f0:	1809      	addeq	r1, r1, r0
 80022f2:	6021      	streq	r1, [r4, #0]
 80022f4:	6054      	str	r4, [r2, #4]
 80022f6:	e7ca      	b.n	800228e <_free_r+0x22>
 80022f8:	bd38      	pop	{r3, r4, r5, pc}
 80022fa:	bf00      	nop
 80022fc:	200001d0 	.word	0x200001d0

08002300 <sbrk_aligned>:
 8002300:	b570      	push	{r4, r5, r6, lr}
 8002302:	4e0f      	ldr	r6, [pc, #60]	@ (8002340 <sbrk_aligned+0x40>)
 8002304:	460c      	mov	r4, r1
 8002306:	6831      	ldr	r1, [r6, #0]
 8002308:	4605      	mov	r5, r0
 800230a:	b911      	cbnz	r1, 8002312 <sbrk_aligned+0x12>
 800230c:	f000 fba4 	bl	8002a58 <_sbrk_r>
 8002310:	6030      	str	r0, [r6, #0]
 8002312:	4621      	mov	r1, r4
 8002314:	4628      	mov	r0, r5
 8002316:	f000 fb9f 	bl	8002a58 <_sbrk_r>
 800231a:	1c43      	adds	r3, r0, #1
 800231c:	d103      	bne.n	8002326 <sbrk_aligned+0x26>
 800231e:	f04f 34ff 	mov.w	r4, #4294967295
 8002322:	4620      	mov	r0, r4
 8002324:	bd70      	pop	{r4, r5, r6, pc}
 8002326:	1cc4      	adds	r4, r0, #3
 8002328:	f024 0403 	bic.w	r4, r4, #3
 800232c:	42a0      	cmp	r0, r4
 800232e:	d0f8      	beq.n	8002322 <sbrk_aligned+0x22>
 8002330:	1a21      	subs	r1, r4, r0
 8002332:	4628      	mov	r0, r5
 8002334:	f000 fb90 	bl	8002a58 <_sbrk_r>
 8002338:	3001      	adds	r0, #1
 800233a:	d1f2      	bne.n	8002322 <sbrk_aligned+0x22>
 800233c:	e7ef      	b.n	800231e <sbrk_aligned+0x1e>
 800233e:	bf00      	nop
 8002340:	200001cc 	.word	0x200001cc

08002344 <_malloc_r>:
 8002344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002348:	1ccd      	adds	r5, r1, #3
 800234a:	f025 0503 	bic.w	r5, r5, #3
 800234e:	3508      	adds	r5, #8
 8002350:	2d0c      	cmp	r5, #12
 8002352:	bf38      	it	cc
 8002354:	250c      	movcc	r5, #12
 8002356:	2d00      	cmp	r5, #0
 8002358:	4606      	mov	r6, r0
 800235a:	db01      	blt.n	8002360 <_malloc_r+0x1c>
 800235c:	42a9      	cmp	r1, r5
 800235e:	d904      	bls.n	800236a <_malloc_r+0x26>
 8002360:	230c      	movs	r3, #12
 8002362:	6033      	str	r3, [r6, #0]
 8002364:	2000      	movs	r0, #0
 8002366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800236a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002440 <_malloc_r+0xfc>
 800236e:	f000 f869 	bl	8002444 <__malloc_lock>
 8002372:	f8d8 3000 	ldr.w	r3, [r8]
 8002376:	461c      	mov	r4, r3
 8002378:	bb44      	cbnz	r4, 80023cc <_malloc_r+0x88>
 800237a:	4629      	mov	r1, r5
 800237c:	4630      	mov	r0, r6
 800237e:	f7ff ffbf 	bl	8002300 <sbrk_aligned>
 8002382:	1c43      	adds	r3, r0, #1
 8002384:	4604      	mov	r4, r0
 8002386:	d158      	bne.n	800243a <_malloc_r+0xf6>
 8002388:	f8d8 4000 	ldr.w	r4, [r8]
 800238c:	4627      	mov	r7, r4
 800238e:	2f00      	cmp	r7, #0
 8002390:	d143      	bne.n	800241a <_malloc_r+0xd6>
 8002392:	2c00      	cmp	r4, #0
 8002394:	d04b      	beq.n	800242e <_malloc_r+0xea>
 8002396:	6823      	ldr	r3, [r4, #0]
 8002398:	4639      	mov	r1, r7
 800239a:	4630      	mov	r0, r6
 800239c:	eb04 0903 	add.w	r9, r4, r3
 80023a0:	f000 fb5a 	bl	8002a58 <_sbrk_r>
 80023a4:	4581      	cmp	r9, r0
 80023a6:	d142      	bne.n	800242e <_malloc_r+0xea>
 80023a8:	6821      	ldr	r1, [r4, #0]
 80023aa:	1a6d      	subs	r5, r5, r1
 80023ac:	4629      	mov	r1, r5
 80023ae:	4630      	mov	r0, r6
 80023b0:	f7ff ffa6 	bl	8002300 <sbrk_aligned>
 80023b4:	3001      	adds	r0, #1
 80023b6:	d03a      	beq.n	800242e <_malloc_r+0xea>
 80023b8:	6823      	ldr	r3, [r4, #0]
 80023ba:	442b      	add	r3, r5
 80023bc:	6023      	str	r3, [r4, #0]
 80023be:	f8d8 3000 	ldr.w	r3, [r8]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	bb62      	cbnz	r2, 8002420 <_malloc_r+0xdc>
 80023c6:	f8c8 7000 	str.w	r7, [r8]
 80023ca:	e00f      	b.n	80023ec <_malloc_r+0xa8>
 80023cc:	6822      	ldr	r2, [r4, #0]
 80023ce:	1b52      	subs	r2, r2, r5
 80023d0:	d420      	bmi.n	8002414 <_malloc_r+0xd0>
 80023d2:	2a0b      	cmp	r2, #11
 80023d4:	d917      	bls.n	8002406 <_malloc_r+0xc2>
 80023d6:	1961      	adds	r1, r4, r5
 80023d8:	42a3      	cmp	r3, r4
 80023da:	6025      	str	r5, [r4, #0]
 80023dc:	bf18      	it	ne
 80023de:	6059      	strne	r1, [r3, #4]
 80023e0:	6863      	ldr	r3, [r4, #4]
 80023e2:	bf08      	it	eq
 80023e4:	f8c8 1000 	streq.w	r1, [r8]
 80023e8:	5162      	str	r2, [r4, r5]
 80023ea:	604b      	str	r3, [r1, #4]
 80023ec:	4630      	mov	r0, r6
 80023ee:	f000 f82f 	bl	8002450 <__malloc_unlock>
 80023f2:	f104 000b 	add.w	r0, r4, #11
 80023f6:	1d23      	adds	r3, r4, #4
 80023f8:	f020 0007 	bic.w	r0, r0, #7
 80023fc:	1ac2      	subs	r2, r0, r3
 80023fe:	bf1c      	itt	ne
 8002400:	1a1b      	subne	r3, r3, r0
 8002402:	50a3      	strne	r3, [r4, r2]
 8002404:	e7af      	b.n	8002366 <_malloc_r+0x22>
 8002406:	6862      	ldr	r2, [r4, #4]
 8002408:	42a3      	cmp	r3, r4
 800240a:	bf0c      	ite	eq
 800240c:	f8c8 2000 	streq.w	r2, [r8]
 8002410:	605a      	strne	r2, [r3, #4]
 8002412:	e7eb      	b.n	80023ec <_malloc_r+0xa8>
 8002414:	4623      	mov	r3, r4
 8002416:	6864      	ldr	r4, [r4, #4]
 8002418:	e7ae      	b.n	8002378 <_malloc_r+0x34>
 800241a:	463c      	mov	r4, r7
 800241c:	687f      	ldr	r7, [r7, #4]
 800241e:	e7b6      	b.n	800238e <_malloc_r+0x4a>
 8002420:	461a      	mov	r2, r3
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	42a3      	cmp	r3, r4
 8002426:	d1fb      	bne.n	8002420 <_malloc_r+0xdc>
 8002428:	2300      	movs	r3, #0
 800242a:	6053      	str	r3, [r2, #4]
 800242c:	e7de      	b.n	80023ec <_malloc_r+0xa8>
 800242e:	230c      	movs	r3, #12
 8002430:	6033      	str	r3, [r6, #0]
 8002432:	4630      	mov	r0, r6
 8002434:	f000 f80c 	bl	8002450 <__malloc_unlock>
 8002438:	e794      	b.n	8002364 <_malloc_r+0x20>
 800243a:	6005      	str	r5, [r0, #0]
 800243c:	e7d6      	b.n	80023ec <_malloc_r+0xa8>
 800243e:	bf00      	nop
 8002440:	200001d0 	.word	0x200001d0

08002444 <__malloc_lock>:
 8002444:	4801      	ldr	r0, [pc, #4]	@ (800244c <__malloc_lock+0x8>)
 8002446:	f7ff bf0f 	b.w	8002268 <__retarget_lock_acquire_recursive>
 800244a:	bf00      	nop
 800244c:	200001c8 	.word	0x200001c8

08002450 <__malloc_unlock>:
 8002450:	4801      	ldr	r0, [pc, #4]	@ (8002458 <__malloc_unlock+0x8>)
 8002452:	f7ff bf0a 	b.w	800226a <__retarget_lock_release_recursive>
 8002456:	bf00      	nop
 8002458:	200001c8 	.word	0x200001c8

0800245c <__ssputs_r>:
 800245c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002460:	688e      	ldr	r6, [r1, #8]
 8002462:	461f      	mov	r7, r3
 8002464:	42be      	cmp	r6, r7
 8002466:	680b      	ldr	r3, [r1, #0]
 8002468:	4682      	mov	sl, r0
 800246a:	460c      	mov	r4, r1
 800246c:	4690      	mov	r8, r2
 800246e:	d82d      	bhi.n	80024cc <__ssputs_r+0x70>
 8002470:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002474:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002478:	d026      	beq.n	80024c8 <__ssputs_r+0x6c>
 800247a:	6965      	ldr	r5, [r4, #20]
 800247c:	6909      	ldr	r1, [r1, #16]
 800247e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002482:	eba3 0901 	sub.w	r9, r3, r1
 8002486:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800248a:	1c7b      	adds	r3, r7, #1
 800248c:	444b      	add	r3, r9
 800248e:	106d      	asrs	r5, r5, #1
 8002490:	429d      	cmp	r5, r3
 8002492:	bf38      	it	cc
 8002494:	461d      	movcc	r5, r3
 8002496:	0553      	lsls	r3, r2, #21
 8002498:	d527      	bpl.n	80024ea <__ssputs_r+0x8e>
 800249a:	4629      	mov	r1, r5
 800249c:	f7ff ff52 	bl	8002344 <_malloc_r>
 80024a0:	4606      	mov	r6, r0
 80024a2:	b360      	cbz	r0, 80024fe <__ssputs_r+0xa2>
 80024a4:	6921      	ldr	r1, [r4, #16]
 80024a6:	464a      	mov	r2, r9
 80024a8:	f000 fae6 	bl	8002a78 <memcpy>
 80024ac:	89a3      	ldrh	r3, [r4, #12]
 80024ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80024b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024b6:	81a3      	strh	r3, [r4, #12]
 80024b8:	6126      	str	r6, [r4, #16]
 80024ba:	6165      	str	r5, [r4, #20]
 80024bc:	444e      	add	r6, r9
 80024be:	eba5 0509 	sub.w	r5, r5, r9
 80024c2:	6026      	str	r6, [r4, #0]
 80024c4:	60a5      	str	r5, [r4, #8]
 80024c6:	463e      	mov	r6, r7
 80024c8:	42be      	cmp	r6, r7
 80024ca:	d900      	bls.n	80024ce <__ssputs_r+0x72>
 80024cc:	463e      	mov	r6, r7
 80024ce:	6820      	ldr	r0, [r4, #0]
 80024d0:	4632      	mov	r2, r6
 80024d2:	4641      	mov	r1, r8
 80024d4:	f000 faa6 	bl	8002a24 <memmove>
 80024d8:	68a3      	ldr	r3, [r4, #8]
 80024da:	1b9b      	subs	r3, r3, r6
 80024dc:	60a3      	str	r3, [r4, #8]
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	4433      	add	r3, r6
 80024e2:	6023      	str	r3, [r4, #0]
 80024e4:	2000      	movs	r0, #0
 80024e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024ea:	462a      	mov	r2, r5
 80024ec:	f000 fad2 	bl	8002a94 <_realloc_r>
 80024f0:	4606      	mov	r6, r0
 80024f2:	2800      	cmp	r0, #0
 80024f4:	d1e0      	bne.n	80024b8 <__ssputs_r+0x5c>
 80024f6:	6921      	ldr	r1, [r4, #16]
 80024f8:	4650      	mov	r0, sl
 80024fa:	f7ff feb7 	bl	800226c <_free_r>
 80024fe:	230c      	movs	r3, #12
 8002500:	f8ca 3000 	str.w	r3, [sl]
 8002504:	89a3      	ldrh	r3, [r4, #12]
 8002506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800250a:	81a3      	strh	r3, [r4, #12]
 800250c:	f04f 30ff 	mov.w	r0, #4294967295
 8002510:	e7e9      	b.n	80024e6 <__ssputs_r+0x8a>
	...

08002514 <_svfiprintf_r>:
 8002514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002518:	4698      	mov	r8, r3
 800251a:	898b      	ldrh	r3, [r1, #12]
 800251c:	061b      	lsls	r3, r3, #24
 800251e:	b09d      	sub	sp, #116	@ 0x74
 8002520:	4607      	mov	r7, r0
 8002522:	460d      	mov	r5, r1
 8002524:	4614      	mov	r4, r2
 8002526:	d510      	bpl.n	800254a <_svfiprintf_r+0x36>
 8002528:	690b      	ldr	r3, [r1, #16]
 800252a:	b973      	cbnz	r3, 800254a <_svfiprintf_r+0x36>
 800252c:	2140      	movs	r1, #64	@ 0x40
 800252e:	f7ff ff09 	bl	8002344 <_malloc_r>
 8002532:	6028      	str	r0, [r5, #0]
 8002534:	6128      	str	r0, [r5, #16]
 8002536:	b930      	cbnz	r0, 8002546 <_svfiprintf_r+0x32>
 8002538:	230c      	movs	r3, #12
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	b01d      	add	sp, #116	@ 0x74
 8002542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002546:	2340      	movs	r3, #64	@ 0x40
 8002548:	616b      	str	r3, [r5, #20]
 800254a:	2300      	movs	r3, #0
 800254c:	9309      	str	r3, [sp, #36]	@ 0x24
 800254e:	2320      	movs	r3, #32
 8002550:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002554:	f8cd 800c 	str.w	r8, [sp, #12]
 8002558:	2330      	movs	r3, #48	@ 0x30
 800255a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80026f8 <_svfiprintf_r+0x1e4>
 800255e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002562:	f04f 0901 	mov.w	r9, #1
 8002566:	4623      	mov	r3, r4
 8002568:	469a      	mov	sl, r3
 800256a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800256e:	b10a      	cbz	r2, 8002574 <_svfiprintf_r+0x60>
 8002570:	2a25      	cmp	r2, #37	@ 0x25
 8002572:	d1f9      	bne.n	8002568 <_svfiprintf_r+0x54>
 8002574:	ebba 0b04 	subs.w	fp, sl, r4
 8002578:	d00b      	beq.n	8002592 <_svfiprintf_r+0x7e>
 800257a:	465b      	mov	r3, fp
 800257c:	4622      	mov	r2, r4
 800257e:	4629      	mov	r1, r5
 8002580:	4638      	mov	r0, r7
 8002582:	f7ff ff6b 	bl	800245c <__ssputs_r>
 8002586:	3001      	adds	r0, #1
 8002588:	f000 80a7 	beq.w	80026da <_svfiprintf_r+0x1c6>
 800258c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800258e:	445a      	add	r2, fp
 8002590:	9209      	str	r2, [sp, #36]	@ 0x24
 8002592:	f89a 3000 	ldrb.w	r3, [sl]
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 809f 	beq.w	80026da <_svfiprintf_r+0x1c6>
 800259c:	2300      	movs	r3, #0
 800259e:	f04f 32ff 	mov.w	r2, #4294967295
 80025a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80025a6:	f10a 0a01 	add.w	sl, sl, #1
 80025aa:	9304      	str	r3, [sp, #16]
 80025ac:	9307      	str	r3, [sp, #28]
 80025ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80025b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80025b4:	4654      	mov	r4, sl
 80025b6:	2205      	movs	r2, #5
 80025b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025bc:	484e      	ldr	r0, [pc, #312]	@ (80026f8 <_svfiprintf_r+0x1e4>)
 80025be:	f7fd fe0f 	bl	80001e0 <memchr>
 80025c2:	9a04      	ldr	r2, [sp, #16]
 80025c4:	b9d8      	cbnz	r0, 80025fe <_svfiprintf_r+0xea>
 80025c6:	06d0      	lsls	r0, r2, #27
 80025c8:	bf44      	itt	mi
 80025ca:	2320      	movmi	r3, #32
 80025cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80025d0:	0711      	lsls	r1, r2, #28
 80025d2:	bf44      	itt	mi
 80025d4:	232b      	movmi	r3, #43	@ 0x2b
 80025d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80025da:	f89a 3000 	ldrb.w	r3, [sl]
 80025de:	2b2a      	cmp	r3, #42	@ 0x2a
 80025e0:	d015      	beq.n	800260e <_svfiprintf_r+0xfa>
 80025e2:	9a07      	ldr	r2, [sp, #28]
 80025e4:	4654      	mov	r4, sl
 80025e6:	2000      	movs	r0, #0
 80025e8:	f04f 0c0a 	mov.w	ip, #10
 80025ec:	4621      	mov	r1, r4
 80025ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025f2:	3b30      	subs	r3, #48	@ 0x30
 80025f4:	2b09      	cmp	r3, #9
 80025f6:	d94b      	bls.n	8002690 <_svfiprintf_r+0x17c>
 80025f8:	b1b0      	cbz	r0, 8002628 <_svfiprintf_r+0x114>
 80025fa:	9207      	str	r2, [sp, #28]
 80025fc:	e014      	b.n	8002628 <_svfiprintf_r+0x114>
 80025fe:	eba0 0308 	sub.w	r3, r0, r8
 8002602:	fa09 f303 	lsl.w	r3, r9, r3
 8002606:	4313      	orrs	r3, r2
 8002608:	9304      	str	r3, [sp, #16]
 800260a:	46a2      	mov	sl, r4
 800260c:	e7d2      	b.n	80025b4 <_svfiprintf_r+0xa0>
 800260e:	9b03      	ldr	r3, [sp, #12]
 8002610:	1d19      	adds	r1, r3, #4
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	9103      	str	r1, [sp, #12]
 8002616:	2b00      	cmp	r3, #0
 8002618:	bfbb      	ittet	lt
 800261a:	425b      	neglt	r3, r3
 800261c:	f042 0202 	orrlt.w	r2, r2, #2
 8002620:	9307      	strge	r3, [sp, #28]
 8002622:	9307      	strlt	r3, [sp, #28]
 8002624:	bfb8      	it	lt
 8002626:	9204      	strlt	r2, [sp, #16]
 8002628:	7823      	ldrb	r3, [r4, #0]
 800262a:	2b2e      	cmp	r3, #46	@ 0x2e
 800262c:	d10a      	bne.n	8002644 <_svfiprintf_r+0x130>
 800262e:	7863      	ldrb	r3, [r4, #1]
 8002630:	2b2a      	cmp	r3, #42	@ 0x2a
 8002632:	d132      	bne.n	800269a <_svfiprintf_r+0x186>
 8002634:	9b03      	ldr	r3, [sp, #12]
 8002636:	1d1a      	adds	r2, r3, #4
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	9203      	str	r2, [sp, #12]
 800263c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002640:	3402      	adds	r4, #2
 8002642:	9305      	str	r3, [sp, #20]
 8002644:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002708 <_svfiprintf_r+0x1f4>
 8002648:	7821      	ldrb	r1, [r4, #0]
 800264a:	2203      	movs	r2, #3
 800264c:	4650      	mov	r0, sl
 800264e:	f7fd fdc7 	bl	80001e0 <memchr>
 8002652:	b138      	cbz	r0, 8002664 <_svfiprintf_r+0x150>
 8002654:	9b04      	ldr	r3, [sp, #16]
 8002656:	eba0 000a 	sub.w	r0, r0, sl
 800265a:	2240      	movs	r2, #64	@ 0x40
 800265c:	4082      	lsls	r2, r0
 800265e:	4313      	orrs	r3, r2
 8002660:	3401      	adds	r4, #1
 8002662:	9304      	str	r3, [sp, #16]
 8002664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002668:	4824      	ldr	r0, [pc, #144]	@ (80026fc <_svfiprintf_r+0x1e8>)
 800266a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800266e:	2206      	movs	r2, #6
 8002670:	f7fd fdb6 	bl	80001e0 <memchr>
 8002674:	2800      	cmp	r0, #0
 8002676:	d036      	beq.n	80026e6 <_svfiprintf_r+0x1d2>
 8002678:	4b21      	ldr	r3, [pc, #132]	@ (8002700 <_svfiprintf_r+0x1ec>)
 800267a:	bb1b      	cbnz	r3, 80026c4 <_svfiprintf_r+0x1b0>
 800267c:	9b03      	ldr	r3, [sp, #12]
 800267e:	3307      	adds	r3, #7
 8002680:	f023 0307 	bic.w	r3, r3, #7
 8002684:	3308      	adds	r3, #8
 8002686:	9303      	str	r3, [sp, #12]
 8002688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800268a:	4433      	add	r3, r6
 800268c:	9309      	str	r3, [sp, #36]	@ 0x24
 800268e:	e76a      	b.n	8002566 <_svfiprintf_r+0x52>
 8002690:	fb0c 3202 	mla	r2, ip, r2, r3
 8002694:	460c      	mov	r4, r1
 8002696:	2001      	movs	r0, #1
 8002698:	e7a8      	b.n	80025ec <_svfiprintf_r+0xd8>
 800269a:	2300      	movs	r3, #0
 800269c:	3401      	adds	r4, #1
 800269e:	9305      	str	r3, [sp, #20]
 80026a0:	4619      	mov	r1, r3
 80026a2:	f04f 0c0a 	mov.w	ip, #10
 80026a6:	4620      	mov	r0, r4
 80026a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026ac:	3a30      	subs	r2, #48	@ 0x30
 80026ae:	2a09      	cmp	r2, #9
 80026b0:	d903      	bls.n	80026ba <_svfiprintf_r+0x1a6>
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0c6      	beq.n	8002644 <_svfiprintf_r+0x130>
 80026b6:	9105      	str	r1, [sp, #20]
 80026b8:	e7c4      	b.n	8002644 <_svfiprintf_r+0x130>
 80026ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80026be:	4604      	mov	r4, r0
 80026c0:	2301      	movs	r3, #1
 80026c2:	e7f0      	b.n	80026a6 <_svfiprintf_r+0x192>
 80026c4:	ab03      	add	r3, sp, #12
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	462a      	mov	r2, r5
 80026ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002704 <_svfiprintf_r+0x1f0>)
 80026cc:	a904      	add	r1, sp, #16
 80026ce:	4638      	mov	r0, r7
 80026d0:	f3af 8000 	nop.w
 80026d4:	1c42      	adds	r2, r0, #1
 80026d6:	4606      	mov	r6, r0
 80026d8:	d1d6      	bne.n	8002688 <_svfiprintf_r+0x174>
 80026da:	89ab      	ldrh	r3, [r5, #12]
 80026dc:	065b      	lsls	r3, r3, #25
 80026de:	f53f af2d 	bmi.w	800253c <_svfiprintf_r+0x28>
 80026e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80026e4:	e72c      	b.n	8002540 <_svfiprintf_r+0x2c>
 80026e6:	ab03      	add	r3, sp, #12
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	462a      	mov	r2, r5
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <_svfiprintf_r+0x1f0>)
 80026ee:	a904      	add	r1, sp, #16
 80026f0:	4638      	mov	r0, r7
 80026f2:	f000 f879 	bl	80027e8 <_printf_i>
 80026f6:	e7ed      	b.n	80026d4 <_svfiprintf_r+0x1c0>
 80026f8:	08002c24 	.word	0x08002c24
 80026fc:	08002c2e 	.word	0x08002c2e
 8002700:	00000000 	.word	0x00000000
 8002704:	0800245d 	.word	0x0800245d
 8002708:	08002c2a 	.word	0x08002c2a

0800270c <_printf_common>:
 800270c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002710:	4616      	mov	r6, r2
 8002712:	4698      	mov	r8, r3
 8002714:	688a      	ldr	r2, [r1, #8]
 8002716:	690b      	ldr	r3, [r1, #16]
 8002718:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800271c:	4293      	cmp	r3, r2
 800271e:	bfb8      	it	lt
 8002720:	4613      	movlt	r3, r2
 8002722:	6033      	str	r3, [r6, #0]
 8002724:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002728:	4607      	mov	r7, r0
 800272a:	460c      	mov	r4, r1
 800272c:	b10a      	cbz	r2, 8002732 <_printf_common+0x26>
 800272e:	3301      	adds	r3, #1
 8002730:	6033      	str	r3, [r6, #0]
 8002732:	6823      	ldr	r3, [r4, #0]
 8002734:	0699      	lsls	r1, r3, #26
 8002736:	bf42      	ittt	mi
 8002738:	6833      	ldrmi	r3, [r6, #0]
 800273a:	3302      	addmi	r3, #2
 800273c:	6033      	strmi	r3, [r6, #0]
 800273e:	6825      	ldr	r5, [r4, #0]
 8002740:	f015 0506 	ands.w	r5, r5, #6
 8002744:	d106      	bne.n	8002754 <_printf_common+0x48>
 8002746:	f104 0a19 	add.w	sl, r4, #25
 800274a:	68e3      	ldr	r3, [r4, #12]
 800274c:	6832      	ldr	r2, [r6, #0]
 800274e:	1a9b      	subs	r3, r3, r2
 8002750:	42ab      	cmp	r3, r5
 8002752:	dc26      	bgt.n	80027a2 <_printf_common+0x96>
 8002754:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002758:	6822      	ldr	r2, [r4, #0]
 800275a:	3b00      	subs	r3, #0
 800275c:	bf18      	it	ne
 800275e:	2301      	movne	r3, #1
 8002760:	0692      	lsls	r2, r2, #26
 8002762:	d42b      	bmi.n	80027bc <_printf_common+0xb0>
 8002764:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002768:	4641      	mov	r1, r8
 800276a:	4638      	mov	r0, r7
 800276c:	47c8      	blx	r9
 800276e:	3001      	adds	r0, #1
 8002770:	d01e      	beq.n	80027b0 <_printf_common+0xa4>
 8002772:	6823      	ldr	r3, [r4, #0]
 8002774:	6922      	ldr	r2, [r4, #16]
 8002776:	f003 0306 	and.w	r3, r3, #6
 800277a:	2b04      	cmp	r3, #4
 800277c:	bf02      	ittt	eq
 800277e:	68e5      	ldreq	r5, [r4, #12]
 8002780:	6833      	ldreq	r3, [r6, #0]
 8002782:	1aed      	subeq	r5, r5, r3
 8002784:	68a3      	ldr	r3, [r4, #8]
 8002786:	bf0c      	ite	eq
 8002788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800278c:	2500      	movne	r5, #0
 800278e:	4293      	cmp	r3, r2
 8002790:	bfc4      	itt	gt
 8002792:	1a9b      	subgt	r3, r3, r2
 8002794:	18ed      	addgt	r5, r5, r3
 8002796:	2600      	movs	r6, #0
 8002798:	341a      	adds	r4, #26
 800279a:	42b5      	cmp	r5, r6
 800279c:	d11a      	bne.n	80027d4 <_printf_common+0xc8>
 800279e:	2000      	movs	r0, #0
 80027a0:	e008      	b.n	80027b4 <_printf_common+0xa8>
 80027a2:	2301      	movs	r3, #1
 80027a4:	4652      	mov	r2, sl
 80027a6:	4641      	mov	r1, r8
 80027a8:	4638      	mov	r0, r7
 80027aa:	47c8      	blx	r9
 80027ac:	3001      	adds	r0, #1
 80027ae:	d103      	bne.n	80027b8 <_printf_common+0xac>
 80027b0:	f04f 30ff 	mov.w	r0, #4294967295
 80027b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027b8:	3501      	adds	r5, #1
 80027ba:	e7c6      	b.n	800274a <_printf_common+0x3e>
 80027bc:	18e1      	adds	r1, r4, r3
 80027be:	1c5a      	adds	r2, r3, #1
 80027c0:	2030      	movs	r0, #48	@ 0x30
 80027c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80027c6:	4422      	add	r2, r4
 80027c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80027cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80027d0:	3302      	adds	r3, #2
 80027d2:	e7c7      	b.n	8002764 <_printf_common+0x58>
 80027d4:	2301      	movs	r3, #1
 80027d6:	4622      	mov	r2, r4
 80027d8:	4641      	mov	r1, r8
 80027da:	4638      	mov	r0, r7
 80027dc:	47c8      	blx	r9
 80027de:	3001      	adds	r0, #1
 80027e0:	d0e6      	beq.n	80027b0 <_printf_common+0xa4>
 80027e2:	3601      	adds	r6, #1
 80027e4:	e7d9      	b.n	800279a <_printf_common+0x8e>
	...

080027e8 <_printf_i>:
 80027e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027ec:	7e0f      	ldrb	r7, [r1, #24]
 80027ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80027f0:	2f78      	cmp	r7, #120	@ 0x78
 80027f2:	4691      	mov	r9, r2
 80027f4:	4680      	mov	r8, r0
 80027f6:	460c      	mov	r4, r1
 80027f8:	469a      	mov	sl, r3
 80027fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80027fe:	d807      	bhi.n	8002810 <_printf_i+0x28>
 8002800:	2f62      	cmp	r7, #98	@ 0x62
 8002802:	d80a      	bhi.n	800281a <_printf_i+0x32>
 8002804:	2f00      	cmp	r7, #0
 8002806:	f000 80d1 	beq.w	80029ac <_printf_i+0x1c4>
 800280a:	2f58      	cmp	r7, #88	@ 0x58
 800280c:	f000 80b8 	beq.w	8002980 <_printf_i+0x198>
 8002810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002818:	e03a      	b.n	8002890 <_printf_i+0xa8>
 800281a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800281e:	2b15      	cmp	r3, #21
 8002820:	d8f6      	bhi.n	8002810 <_printf_i+0x28>
 8002822:	a101      	add	r1, pc, #4	@ (adr r1, 8002828 <_printf_i+0x40>)
 8002824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002828:	08002881 	.word	0x08002881
 800282c:	08002895 	.word	0x08002895
 8002830:	08002811 	.word	0x08002811
 8002834:	08002811 	.word	0x08002811
 8002838:	08002811 	.word	0x08002811
 800283c:	08002811 	.word	0x08002811
 8002840:	08002895 	.word	0x08002895
 8002844:	08002811 	.word	0x08002811
 8002848:	08002811 	.word	0x08002811
 800284c:	08002811 	.word	0x08002811
 8002850:	08002811 	.word	0x08002811
 8002854:	08002993 	.word	0x08002993
 8002858:	080028bf 	.word	0x080028bf
 800285c:	0800294d 	.word	0x0800294d
 8002860:	08002811 	.word	0x08002811
 8002864:	08002811 	.word	0x08002811
 8002868:	080029b5 	.word	0x080029b5
 800286c:	08002811 	.word	0x08002811
 8002870:	080028bf 	.word	0x080028bf
 8002874:	08002811 	.word	0x08002811
 8002878:	08002811 	.word	0x08002811
 800287c:	08002955 	.word	0x08002955
 8002880:	6833      	ldr	r3, [r6, #0]
 8002882:	1d1a      	adds	r2, r3, #4
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6032      	str	r2, [r6, #0]
 8002888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800288c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002890:	2301      	movs	r3, #1
 8002892:	e09c      	b.n	80029ce <_printf_i+0x1e6>
 8002894:	6833      	ldr	r3, [r6, #0]
 8002896:	6820      	ldr	r0, [r4, #0]
 8002898:	1d19      	adds	r1, r3, #4
 800289a:	6031      	str	r1, [r6, #0]
 800289c:	0606      	lsls	r6, r0, #24
 800289e:	d501      	bpl.n	80028a4 <_printf_i+0xbc>
 80028a0:	681d      	ldr	r5, [r3, #0]
 80028a2:	e003      	b.n	80028ac <_printf_i+0xc4>
 80028a4:	0645      	lsls	r5, r0, #25
 80028a6:	d5fb      	bpl.n	80028a0 <_printf_i+0xb8>
 80028a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80028ac:	2d00      	cmp	r5, #0
 80028ae:	da03      	bge.n	80028b8 <_printf_i+0xd0>
 80028b0:	232d      	movs	r3, #45	@ 0x2d
 80028b2:	426d      	negs	r5, r5
 80028b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80028b8:	4858      	ldr	r0, [pc, #352]	@ (8002a1c <_printf_i+0x234>)
 80028ba:	230a      	movs	r3, #10
 80028bc:	e011      	b.n	80028e2 <_printf_i+0xfa>
 80028be:	6821      	ldr	r1, [r4, #0]
 80028c0:	6833      	ldr	r3, [r6, #0]
 80028c2:	0608      	lsls	r0, r1, #24
 80028c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80028c8:	d402      	bmi.n	80028d0 <_printf_i+0xe8>
 80028ca:	0649      	lsls	r1, r1, #25
 80028cc:	bf48      	it	mi
 80028ce:	b2ad      	uxthmi	r5, r5
 80028d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80028d2:	4852      	ldr	r0, [pc, #328]	@ (8002a1c <_printf_i+0x234>)
 80028d4:	6033      	str	r3, [r6, #0]
 80028d6:	bf14      	ite	ne
 80028d8:	230a      	movne	r3, #10
 80028da:	2308      	moveq	r3, #8
 80028dc:	2100      	movs	r1, #0
 80028de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80028e2:	6866      	ldr	r6, [r4, #4]
 80028e4:	60a6      	str	r6, [r4, #8]
 80028e6:	2e00      	cmp	r6, #0
 80028e8:	db05      	blt.n	80028f6 <_printf_i+0x10e>
 80028ea:	6821      	ldr	r1, [r4, #0]
 80028ec:	432e      	orrs	r6, r5
 80028ee:	f021 0104 	bic.w	r1, r1, #4
 80028f2:	6021      	str	r1, [r4, #0]
 80028f4:	d04b      	beq.n	800298e <_printf_i+0x1a6>
 80028f6:	4616      	mov	r6, r2
 80028f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80028fc:	fb03 5711 	mls	r7, r3, r1, r5
 8002900:	5dc7      	ldrb	r7, [r0, r7]
 8002902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002906:	462f      	mov	r7, r5
 8002908:	42bb      	cmp	r3, r7
 800290a:	460d      	mov	r5, r1
 800290c:	d9f4      	bls.n	80028f8 <_printf_i+0x110>
 800290e:	2b08      	cmp	r3, #8
 8002910:	d10b      	bne.n	800292a <_printf_i+0x142>
 8002912:	6823      	ldr	r3, [r4, #0]
 8002914:	07df      	lsls	r7, r3, #31
 8002916:	d508      	bpl.n	800292a <_printf_i+0x142>
 8002918:	6923      	ldr	r3, [r4, #16]
 800291a:	6861      	ldr	r1, [r4, #4]
 800291c:	4299      	cmp	r1, r3
 800291e:	bfde      	ittt	le
 8002920:	2330      	movle	r3, #48	@ 0x30
 8002922:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002926:	f106 36ff 	addle.w	r6, r6, #4294967295
 800292a:	1b92      	subs	r2, r2, r6
 800292c:	6122      	str	r2, [r4, #16]
 800292e:	f8cd a000 	str.w	sl, [sp]
 8002932:	464b      	mov	r3, r9
 8002934:	aa03      	add	r2, sp, #12
 8002936:	4621      	mov	r1, r4
 8002938:	4640      	mov	r0, r8
 800293a:	f7ff fee7 	bl	800270c <_printf_common>
 800293e:	3001      	adds	r0, #1
 8002940:	d14a      	bne.n	80029d8 <_printf_i+0x1f0>
 8002942:	f04f 30ff 	mov.w	r0, #4294967295
 8002946:	b004      	add	sp, #16
 8002948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800294c:	6823      	ldr	r3, [r4, #0]
 800294e:	f043 0320 	orr.w	r3, r3, #32
 8002952:	6023      	str	r3, [r4, #0]
 8002954:	4832      	ldr	r0, [pc, #200]	@ (8002a20 <_printf_i+0x238>)
 8002956:	2778      	movs	r7, #120	@ 0x78
 8002958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800295c:	6823      	ldr	r3, [r4, #0]
 800295e:	6831      	ldr	r1, [r6, #0]
 8002960:	061f      	lsls	r7, r3, #24
 8002962:	f851 5b04 	ldr.w	r5, [r1], #4
 8002966:	d402      	bmi.n	800296e <_printf_i+0x186>
 8002968:	065f      	lsls	r7, r3, #25
 800296a:	bf48      	it	mi
 800296c:	b2ad      	uxthmi	r5, r5
 800296e:	6031      	str	r1, [r6, #0]
 8002970:	07d9      	lsls	r1, r3, #31
 8002972:	bf44      	itt	mi
 8002974:	f043 0320 	orrmi.w	r3, r3, #32
 8002978:	6023      	strmi	r3, [r4, #0]
 800297a:	b11d      	cbz	r5, 8002984 <_printf_i+0x19c>
 800297c:	2310      	movs	r3, #16
 800297e:	e7ad      	b.n	80028dc <_printf_i+0xf4>
 8002980:	4826      	ldr	r0, [pc, #152]	@ (8002a1c <_printf_i+0x234>)
 8002982:	e7e9      	b.n	8002958 <_printf_i+0x170>
 8002984:	6823      	ldr	r3, [r4, #0]
 8002986:	f023 0320 	bic.w	r3, r3, #32
 800298a:	6023      	str	r3, [r4, #0]
 800298c:	e7f6      	b.n	800297c <_printf_i+0x194>
 800298e:	4616      	mov	r6, r2
 8002990:	e7bd      	b.n	800290e <_printf_i+0x126>
 8002992:	6833      	ldr	r3, [r6, #0]
 8002994:	6825      	ldr	r5, [r4, #0]
 8002996:	6961      	ldr	r1, [r4, #20]
 8002998:	1d18      	adds	r0, r3, #4
 800299a:	6030      	str	r0, [r6, #0]
 800299c:	062e      	lsls	r6, r5, #24
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	d501      	bpl.n	80029a6 <_printf_i+0x1be>
 80029a2:	6019      	str	r1, [r3, #0]
 80029a4:	e002      	b.n	80029ac <_printf_i+0x1c4>
 80029a6:	0668      	lsls	r0, r5, #25
 80029a8:	d5fb      	bpl.n	80029a2 <_printf_i+0x1ba>
 80029aa:	8019      	strh	r1, [r3, #0]
 80029ac:	2300      	movs	r3, #0
 80029ae:	6123      	str	r3, [r4, #16]
 80029b0:	4616      	mov	r6, r2
 80029b2:	e7bc      	b.n	800292e <_printf_i+0x146>
 80029b4:	6833      	ldr	r3, [r6, #0]
 80029b6:	1d1a      	adds	r2, r3, #4
 80029b8:	6032      	str	r2, [r6, #0]
 80029ba:	681e      	ldr	r6, [r3, #0]
 80029bc:	6862      	ldr	r2, [r4, #4]
 80029be:	2100      	movs	r1, #0
 80029c0:	4630      	mov	r0, r6
 80029c2:	f7fd fc0d 	bl	80001e0 <memchr>
 80029c6:	b108      	cbz	r0, 80029cc <_printf_i+0x1e4>
 80029c8:	1b80      	subs	r0, r0, r6
 80029ca:	6060      	str	r0, [r4, #4]
 80029cc:	6863      	ldr	r3, [r4, #4]
 80029ce:	6123      	str	r3, [r4, #16]
 80029d0:	2300      	movs	r3, #0
 80029d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80029d6:	e7aa      	b.n	800292e <_printf_i+0x146>
 80029d8:	6923      	ldr	r3, [r4, #16]
 80029da:	4632      	mov	r2, r6
 80029dc:	4649      	mov	r1, r9
 80029de:	4640      	mov	r0, r8
 80029e0:	47d0      	blx	sl
 80029e2:	3001      	adds	r0, #1
 80029e4:	d0ad      	beq.n	8002942 <_printf_i+0x15a>
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	079b      	lsls	r3, r3, #30
 80029ea:	d413      	bmi.n	8002a14 <_printf_i+0x22c>
 80029ec:	68e0      	ldr	r0, [r4, #12]
 80029ee:	9b03      	ldr	r3, [sp, #12]
 80029f0:	4298      	cmp	r0, r3
 80029f2:	bfb8      	it	lt
 80029f4:	4618      	movlt	r0, r3
 80029f6:	e7a6      	b.n	8002946 <_printf_i+0x15e>
 80029f8:	2301      	movs	r3, #1
 80029fa:	4632      	mov	r2, r6
 80029fc:	4649      	mov	r1, r9
 80029fe:	4640      	mov	r0, r8
 8002a00:	47d0      	blx	sl
 8002a02:	3001      	adds	r0, #1
 8002a04:	d09d      	beq.n	8002942 <_printf_i+0x15a>
 8002a06:	3501      	adds	r5, #1
 8002a08:	68e3      	ldr	r3, [r4, #12]
 8002a0a:	9903      	ldr	r1, [sp, #12]
 8002a0c:	1a5b      	subs	r3, r3, r1
 8002a0e:	42ab      	cmp	r3, r5
 8002a10:	dcf2      	bgt.n	80029f8 <_printf_i+0x210>
 8002a12:	e7eb      	b.n	80029ec <_printf_i+0x204>
 8002a14:	2500      	movs	r5, #0
 8002a16:	f104 0619 	add.w	r6, r4, #25
 8002a1a:	e7f5      	b.n	8002a08 <_printf_i+0x220>
 8002a1c:	08002c35 	.word	0x08002c35
 8002a20:	08002c46 	.word	0x08002c46

08002a24 <memmove>:
 8002a24:	4288      	cmp	r0, r1
 8002a26:	b510      	push	{r4, lr}
 8002a28:	eb01 0402 	add.w	r4, r1, r2
 8002a2c:	d902      	bls.n	8002a34 <memmove+0x10>
 8002a2e:	4284      	cmp	r4, r0
 8002a30:	4623      	mov	r3, r4
 8002a32:	d807      	bhi.n	8002a44 <memmove+0x20>
 8002a34:	1e43      	subs	r3, r0, #1
 8002a36:	42a1      	cmp	r1, r4
 8002a38:	d008      	beq.n	8002a4c <memmove+0x28>
 8002a3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002a42:	e7f8      	b.n	8002a36 <memmove+0x12>
 8002a44:	4402      	add	r2, r0
 8002a46:	4601      	mov	r1, r0
 8002a48:	428a      	cmp	r2, r1
 8002a4a:	d100      	bne.n	8002a4e <memmove+0x2a>
 8002a4c:	bd10      	pop	{r4, pc}
 8002a4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a56:	e7f7      	b.n	8002a48 <memmove+0x24>

08002a58 <_sbrk_r>:
 8002a58:	b538      	push	{r3, r4, r5, lr}
 8002a5a:	4d06      	ldr	r5, [pc, #24]	@ (8002a74 <_sbrk_r+0x1c>)
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	4604      	mov	r4, r0
 8002a60:	4608      	mov	r0, r1
 8002a62:	602b      	str	r3, [r5, #0]
 8002a64:	f7fe fe10 	bl	8001688 <_sbrk>
 8002a68:	1c43      	adds	r3, r0, #1
 8002a6a:	d102      	bne.n	8002a72 <_sbrk_r+0x1a>
 8002a6c:	682b      	ldr	r3, [r5, #0]
 8002a6e:	b103      	cbz	r3, 8002a72 <_sbrk_r+0x1a>
 8002a70:	6023      	str	r3, [r4, #0]
 8002a72:	bd38      	pop	{r3, r4, r5, pc}
 8002a74:	200001c4 	.word	0x200001c4

08002a78 <memcpy>:
 8002a78:	440a      	add	r2, r1
 8002a7a:	4291      	cmp	r1, r2
 8002a7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a80:	d100      	bne.n	8002a84 <memcpy+0xc>
 8002a82:	4770      	bx	lr
 8002a84:	b510      	push	{r4, lr}
 8002a86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a8e:	4291      	cmp	r1, r2
 8002a90:	d1f9      	bne.n	8002a86 <memcpy+0xe>
 8002a92:	bd10      	pop	{r4, pc}

08002a94 <_realloc_r>:
 8002a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a98:	4607      	mov	r7, r0
 8002a9a:	4614      	mov	r4, r2
 8002a9c:	460d      	mov	r5, r1
 8002a9e:	b921      	cbnz	r1, 8002aaa <_realloc_r+0x16>
 8002aa0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	f7ff bc4d 	b.w	8002344 <_malloc_r>
 8002aaa:	b92a      	cbnz	r2, 8002ab8 <_realloc_r+0x24>
 8002aac:	f7ff fbde 	bl	800226c <_free_r>
 8002ab0:	4625      	mov	r5, r4
 8002ab2:	4628      	mov	r0, r5
 8002ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ab8:	f000 f81a 	bl	8002af0 <_malloc_usable_size_r>
 8002abc:	4284      	cmp	r4, r0
 8002abe:	4606      	mov	r6, r0
 8002ac0:	d802      	bhi.n	8002ac8 <_realloc_r+0x34>
 8002ac2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002ac6:	d8f4      	bhi.n	8002ab2 <_realloc_r+0x1e>
 8002ac8:	4621      	mov	r1, r4
 8002aca:	4638      	mov	r0, r7
 8002acc:	f7ff fc3a 	bl	8002344 <_malloc_r>
 8002ad0:	4680      	mov	r8, r0
 8002ad2:	b908      	cbnz	r0, 8002ad8 <_realloc_r+0x44>
 8002ad4:	4645      	mov	r5, r8
 8002ad6:	e7ec      	b.n	8002ab2 <_realloc_r+0x1e>
 8002ad8:	42b4      	cmp	r4, r6
 8002ada:	4622      	mov	r2, r4
 8002adc:	4629      	mov	r1, r5
 8002ade:	bf28      	it	cs
 8002ae0:	4632      	movcs	r2, r6
 8002ae2:	f7ff ffc9 	bl	8002a78 <memcpy>
 8002ae6:	4629      	mov	r1, r5
 8002ae8:	4638      	mov	r0, r7
 8002aea:	f7ff fbbf 	bl	800226c <_free_r>
 8002aee:	e7f1      	b.n	8002ad4 <_realloc_r+0x40>

08002af0 <_malloc_usable_size_r>:
 8002af0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002af4:	1f18      	subs	r0, r3, #4
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	bfbc      	itt	lt
 8002afa:	580b      	ldrlt	r3, [r1, r0]
 8002afc:	18c0      	addlt	r0, r0, r3
 8002afe:	4770      	bx	lr

08002b00 <_init>:
 8002b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b02:	bf00      	nop
 8002b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b06:	bc08      	pop	{r3}
 8002b08:	469e      	mov	lr, r3
 8002b0a:	4770      	bx	lr

08002b0c <_fini>:
 8002b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b0e:	bf00      	nop
 8002b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b12:	bc08      	pop	{r3}
 8002b14:	469e      	mov	lr, r3
 8002b16:	4770      	bx	lr
