$version Generated by VerilatedVcd $end
$date Tue Oct 20 15:25:33 2020
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 $ Din $end
  $var wire  1 % clk $end
  $var wire  1 # error $end
  $var wire  1 & reset $end
  $scope module serial $end
   $var wire  3 * D0_is_1 [2:0] $end
   $var wire  3 + D0_is_not_1 [2:0] $end
   $var wire  3 , D1_is_1 [2:0] $end
   $var wire  3 - D1_is_not_1 [2:0] $end
   $var wire  1 $ Din $end
   $var wire  3 ) Start [2:0] $end
   $var wire  1 % clk $end
   $var wire  3 ' current_state [2:0] $end
   $var wire  1 # error $end
   $var wire  3 ( next_state [2:0] $end
   $var wire  1 & reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#18
0#
1$
0%
1&
b000 '
b001 (
b000 )
b001 *
b010 +
b011 ,
b100 -
#20
1%
b001 '
b011 (
#25
0%
#28
0$
b100 (
#30
1%
b100 '
b000 (
#35
0%
#38
#40
1%
b000 '
b010 (
#45
0%
#48
1$
b001 (
#50
1%
b001 '
b011 (
#55
0%
#58
#60
1#
1%
b011 '
b000 (
#65
0%
#68
#70
0#
1%
b000 '
b001 (
#75
0%
#78
0$
b010 (
#80
1%
b010 '
b100 (
#85
0%
#88
#90
1%
b100 '
b000 (
#95
0%
#98
1$
#100
1%
b000 '
b001 (
#105
0%
#108
#110
1%
b001 '
b011 (
#115
0%
#118
0$
b100 (
#120
1%
b100 '
b000 (
#125
0%
#128
#130
1%
b000 '
b010 (
#135
0%
#138
1$
b001 (
#140
1%
b001 '
b011 (
#145
0%
#148
#150
1#
1%
b011 '
b000 (
#155
0%
#158
#160
0#
1%
b000 '
b001 (
#165
0%
#168
#170
1%
b001 '
b011 (
#175
0%
#178
#180
1#
1%
b011 '
b000 (
#185
0%
#188
#190
0#
1%
b000 '
b001 (
#195
0%
#198
#200
1%
b001 '
b011 (
#205
0%
#208
0$
b100 (
#210
1%
b100 '
b000 (
#215
0%
#218
#220
1%
b000 '
b010 (
#225
0%
