#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd16700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd16890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd092d0 .functor NOT 1, L_0xd64550, C4<0>, C4<0>, C4<0>;
L_0xd64330 .functor XOR 2, L_0xd641d0, L_0xd64290, C4<00>, C4<00>;
L_0xd64440 .functor XOR 2, L_0xd64330, L_0xd643a0, C4<00>, C4<00>;
v0xd5fe30_0 .net *"_ivl_10", 1 0, L_0xd643a0;  1 drivers
v0xd5ff30_0 .net *"_ivl_12", 1 0, L_0xd64440;  1 drivers
v0xd60010_0 .net *"_ivl_2", 1 0, L_0xd631f0;  1 drivers
v0xd600d0_0 .net *"_ivl_4", 1 0, L_0xd641d0;  1 drivers
v0xd601b0_0 .net *"_ivl_6", 1 0, L_0xd64290;  1 drivers
v0xd602e0_0 .net *"_ivl_8", 1 0, L_0xd64330;  1 drivers
v0xd603c0_0 .net "a", 0 0, v0xd5cf60_0;  1 drivers
v0xd60460_0 .net "b", 0 0, v0xd5d000_0;  1 drivers
v0xd60500_0 .net "c", 0 0, v0xd5d0a0_0;  1 drivers
v0xd605a0_0 .var "clk", 0 0;
v0xd60640_0 .net "d", 0 0, v0xd5d1e0_0;  1 drivers
v0xd606e0_0 .net "out_pos_dut", 0 0, L_0xd64050;  1 drivers
v0xd60780_0 .net "out_pos_ref", 0 0, L_0xd61cb0;  1 drivers
v0xd60820_0 .net "out_sop_dut", 0 0, L_0xd62c10;  1 drivers
v0xd608c0_0 .net "out_sop_ref", 0 0, L_0xd37710;  1 drivers
v0xd60960_0 .var/2u "stats1", 223 0;
v0xd60a00_0 .var/2u "strobe", 0 0;
v0xd60aa0_0 .net "tb_match", 0 0, L_0xd64550;  1 drivers
v0xd60b70_0 .net "tb_mismatch", 0 0, L_0xd092d0;  1 drivers
v0xd60c10_0 .net "wavedrom_enable", 0 0, v0xd5d4b0_0;  1 drivers
v0xd60ce0_0 .net "wavedrom_title", 511 0, v0xd5d550_0;  1 drivers
L_0xd631f0 .concat [ 1 1 0 0], L_0xd61cb0, L_0xd37710;
L_0xd641d0 .concat [ 1 1 0 0], L_0xd61cb0, L_0xd37710;
L_0xd64290 .concat [ 1 1 0 0], L_0xd64050, L_0xd62c10;
L_0xd643a0 .concat [ 1 1 0 0], L_0xd61cb0, L_0xd37710;
L_0xd64550 .cmp/eeq 2, L_0xd631f0, L_0xd64440;
S_0xd16a20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd16890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd096b0 .functor AND 1, v0xd5d0a0_0, v0xd5d1e0_0, C4<1>, C4<1>;
L_0xd09a90 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd09e70 .functor NOT 1, v0xd5d000_0, C4<0>, C4<0>, C4<0>;
L_0xd0a0f0 .functor AND 1, L_0xd09a90, L_0xd09e70, C4<1>, C4<1>;
L_0xd21310 .functor AND 1, L_0xd0a0f0, v0xd5d0a0_0, C4<1>, C4<1>;
L_0xd37710 .functor OR 1, L_0xd096b0, L_0xd21310, C4<0>, C4<0>;
L_0xd61130 .functor NOT 1, v0xd5d000_0, C4<0>, C4<0>, C4<0>;
L_0xd611a0 .functor OR 1, L_0xd61130, v0xd5d1e0_0, C4<0>, C4<0>;
L_0xd612b0 .functor AND 1, v0xd5d0a0_0, L_0xd611a0, C4<1>, C4<1>;
L_0xd61370 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd61440 .functor OR 1, L_0xd61370, v0xd5d000_0, C4<0>, C4<0>;
L_0xd614b0 .functor AND 1, L_0xd612b0, L_0xd61440, C4<1>, C4<1>;
L_0xd61630 .functor NOT 1, v0xd5d000_0, C4<0>, C4<0>, C4<0>;
L_0xd616a0 .functor OR 1, L_0xd61630, v0xd5d1e0_0, C4<0>, C4<0>;
L_0xd615c0 .functor AND 1, v0xd5d0a0_0, L_0xd616a0, C4<1>, C4<1>;
L_0xd61830 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd61930 .functor OR 1, L_0xd61830, v0xd5d1e0_0, C4<0>, C4<0>;
L_0xd619f0 .functor AND 1, L_0xd615c0, L_0xd61930, C4<1>, C4<1>;
L_0xd61ba0 .functor XNOR 1, L_0xd614b0, L_0xd619f0, C4<0>, C4<0>;
v0xd08c00_0 .net *"_ivl_0", 0 0, L_0xd096b0;  1 drivers
v0xd09000_0 .net *"_ivl_12", 0 0, L_0xd61130;  1 drivers
v0xd093e0_0 .net *"_ivl_14", 0 0, L_0xd611a0;  1 drivers
v0xd097c0_0 .net *"_ivl_16", 0 0, L_0xd612b0;  1 drivers
v0xd09ba0_0 .net *"_ivl_18", 0 0, L_0xd61370;  1 drivers
v0xd09f80_0 .net *"_ivl_2", 0 0, L_0xd09a90;  1 drivers
v0xd0a200_0 .net *"_ivl_20", 0 0, L_0xd61440;  1 drivers
v0xd5b4d0_0 .net *"_ivl_24", 0 0, L_0xd61630;  1 drivers
v0xd5b5b0_0 .net *"_ivl_26", 0 0, L_0xd616a0;  1 drivers
v0xd5b690_0 .net *"_ivl_28", 0 0, L_0xd615c0;  1 drivers
v0xd5b770_0 .net *"_ivl_30", 0 0, L_0xd61830;  1 drivers
v0xd5b850_0 .net *"_ivl_32", 0 0, L_0xd61930;  1 drivers
v0xd5b930_0 .net *"_ivl_36", 0 0, L_0xd61ba0;  1 drivers
L_0x7f5818564018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd5b9f0_0 .net *"_ivl_38", 0 0, L_0x7f5818564018;  1 drivers
v0xd5bad0_0 .net *"_ivl_4", 0 0, L_0xd09e70;  1 drivers
v0xd5bbb0_0 .net *"_ivl_6", 0 0, L_0xd0a0f0;  1 drivers
v0xd5bc90_0 .net *"_ivl_8", 0 0, L_0xd21310;  1 drivers
v0xd5bd70_0 .net "a", 0 0, v0xd5cf60_0;  alias, 1 drivers
v0xd5be30_0 .net "b", 0 0, v0xd5d000_0;  alias, 1 drivers
v0xd5bef0_0 .net "c", 0 0, v0xd5d0a0_0;  alias, 1 drivers
v0xd5bfb0_0 .net "d", 0 0, v0xd5d1e0_0;  alias, 1 drivers
v0xd5c070_0 .net "out_pos", 0 0, L_0xd61cb0;  alias, 1 drivers
v0xd5c130_0 .net "out_sop", 0 0, L_0xd37710;  alias, 1 drivers
v0xd5c1f0_0 .net "pos0", 0 0, L_0xd614b0;  1 drivers
v0xd5c2b0_0 .net "pos1", 0 0, L_0xd619f0;  1 drivers
L_0xd61cb0 .functor MUXZ 1, L_0x7f5818564018, L_0xd614b0, L_0xd61ba0, C4<>;
S_0xd5c430 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd16890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd5cf60_0 .var "a", 0 0;
v0xd5d000_0 .var "b", 0 0;
v0xd5d0a0_0 .var "c", 0 0;
v0xd5d140_0 .net "clk", 0 0, v0xd605a0_0;  1 drivers
v0xd5d1e0_0 .var "d", 0 0;
v0xd5d2d0_0 .var/2u "fail", 0 0;
v0xd5d370_0 .var/2u "fail1", 0 0;
v0xd5d410_0 .net "tb_match", 0 0, L_0xd64550;  alias, 1 drivers
v0xd5d4b0_0 .var "wavedrom_enable", 0 0;
v0xd5d550_0 .var "wavedrom_title", 511 0;
E_0xd15070/0 .event negedge, v0xd5d140_0;
E_0xd15070/1 .event posedge, v0xd5d140_0;
E_0xd15070 .event/or E_0xd15070/0, E_0xd15070/1;
S_0xd5c760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd5c430;
 .timescale -12 -12;
v0xd5c9a0_0 .var/2s "i", 31 0;
E_0xd14f10 .event posedge, v0xd5d140_0;
S_0xd5caa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd5c430;
 .timescale -12 -12;
v0xd5cca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd5cd80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd5c430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd5d730 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd16890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd61e60 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd61ef0 .functor NOT 1, v0xd5d000_0, C4<0>, C4<0>, C4<0>;
L_0xd62090 .functor AND 1, L_0xd61e60, L_0xd61ef0, C4<1>, C4<1>;
L_0xd621a0 .functor NOT 1, v0xd5d0a0_0, C4<0>, C4<0>, C4<0>;
L_0xd62350 .functor AND 1, L_0xd62090, L_0xd621a0, C4<1>, C4<1>;
L_0xd62460 .functor AND 1, L_0xd62350, v0xd5d1e0_0, C4<1>, C4<1>;
L_0xd62670 .functor AND 1, v0xd5cf60_0, v0xd5d000_0, C4<1>, C4<1>;
L_0xd627f0 .functor NOT 1, v0xd5d0a0_0, C4<0>, C4<0>, C4<0>;
L_0xd628b0 .functor AND 1, L_0xd62670, L_0xd627f0, C4<1>, C4<1>;
L_0xd629c0 .functor AND 1, L_0xd628b0, v0xd5d1e0_0, C4<1>, C4<1>;
L_0xd62ae0 .functor OR 1, L_0xd62460, L_0xd629c0, C4<0>, C4<0>;
L_0xd62ba0 .functor AND 1, v0xd5cf60_0, v0xd5d000_0, C4<1>, C4<1>;
L_0xd62c80 .functor AND 1, L_0xd62ba0, v0xd5d0a0_0, C4<1>, C4<1>;
L_0xd62d40 .functor AND 1, L_0xd62c80, v0xd5d1e0_0, C4<1>, C4<1>;
L_0xd62c10 .functor OR 1, L_0xd62ae0, L_0xd62d40, C4<0>, C4<0>;
L_0xd62f70 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd63070 .functor NOT 1, v0xd5d000_0, C4<0>, C4<0>, C4<0>;
L_0xd630e0 .functor OR 1, L_0xd62f70, L_0xd63070, C4<0>, C4<0>;
L_0xd63290 .functor NOT 1, v0xd5d0a0_0, C4<0>, C4<0>, C4<0>;
L_0xd63300 .functor OR 1, L_0xd630e0, L_0xd63290, C4<0>, C4<0>;
L_0xd634c0 .functor OR 1, L_0xd63300, v0xd5d1e0_0, C4<0>, C4<0>;
L_0xd63580 .functor NOT 1, v0xd5d000_0, C4<0>, C4<0>, C4<0>;
L_0xd636b0 .functor OR 1, v0xd5cf60_0, L_0xd63580, C4<0>, C4<0>;
L_0xd63770 .functor NOT 1, v0xd5d0a0_0, C4<0>, C4<0>, C4<0>;
L_0xd638b0 .functor OR 1, L_0xd636b0, L_0xd63770, C4<0>, C4<0>;
L_0xd639c0 .functor OR 1, L_0xd638b0, v0xd5d1e0_0, C4<0>, C4<0>;
L_0xd63b60 .functor AND 1, L_0xd634c0, L_0xd639c0, C4<1>, C4<1>;
L_0xd63c70 .functor OR 1, v0xd5cf60_0, v0xd5d000_0, C4<0>, C4<0>;
L_0xd63dd0 .functor OR 1, L_0xd63c70, v0xd5d0a0_0, C4<0>, C4<0>;
L_0xd63e90 .functor OR 1, L_0xd63dd0, v0xd5d1e0_0, C4<0>, C4<0>;
L_0xd64050 .functor AND 1, L_0xd63b60, L_0xd63e90, C4<1>, C4<1>;
v0xd5d8f0_0 .net *"_ivl_0", 0 0, L_0xd61e60;  1 drivers
v0xd5d9d0_0 .net *"_ivl_10", 0 0, L_0xd62460;  1 drivers
v0xd5dab0_0 .net *"_ivl_12", 0 0, L_0xd62670;  1 drivers
v0xd5dba0_0 .net *"_ivl_14", 0 0, L_0xd627f0;  1 drivers
v0xd5dc80_0 .net *"_ivl_16", 0 0, L_0xd628b0;  1 drivers
v0xd5ddb0_0 .net *"_ivl_18", 0 0, L_0xd629c0;  1 drivers
v0xd5de90_0 .net *"_ivl_2", 0 0, L_0xd61ef0;  1 drivers
v0xd5df70_0 .net *"_ivl_20", 0 0, L_0xd62ae0;  1 drivers
v0xd5e050_0 .net *"_ivl_22", 0 0, L_0xd62ba0;  1 drivers
v0xd5e1c0_0 .net *"_ivl_24", 0 0, L_0xd62c80;  1 drivers
v0xd5e2a0_0 .net *"_ivl_26", 0 0, L_0xd62d40;  1 drivers
v0xd5e380_0 .net *"_ivl_30", 0 0, L_0xd62f70;  1 drivers
v0xd5e460_0 .net *"_ivl_32", 0 0, L_0xd63070;  1 drivers
v0xd5e540_0 .net *"_ivl_34", 0 0, L_0xd630e0;  1 drivers
v0xd5e620_0 .net *"_ivl_36", 0 0, L_0xd63290;  1 drivers
v0xd5e700_0 .net *"_ivl_38", 0 0, L_0xd63300;  1 drivers
v0xd5e7e0_0 .net *"_ivl_4", 0 0, L_0xd62090;  1 drivers
v0xd5e9d0_0 .net *"_ivl_40", 0 0, L_0xd634c0;  1 drivers
v0xd5eab0_0 .net *"_ivl_42", 0 0, L_0xd63580;  1 drivers
v0xd5eb90_0 .net *"_ivl_44", 0 0, L_0xd636b0;  1 drivers
v0xd5ec70_0 .net *"_ivl_46", 0 0, L_0xd63770;  1 drivers
v0xd5ed50_0 .net *"_ivl_48", 0 0, L_0xd638b0;  1 drivers
v0xd5ee30_0 .net *"_ivl_50", 0 0, L_0xd639c0;  1 drivers
v0xd5ef10_0 .net *"_ivl_52", 0 0, L_0xd63b60;  1 drivers
v0xd5eff0_0 .net *"_ivl_54", 0 0, L_0xd63c70;  1 drivers
v0xd5f0d0_0 .net *"_ivl_56", 0 0, L_0xd63dd0;  1 drivers
v0xd5f1b0_0 .net *"_ivl_58", 0 0, L_0xd63e90;  1 drivers
v0xd5f290_0 .net *"_ivl_6", 0 0, L_0xd621a0;  1 drivers
v0xd5f370_0 .net *"_ivl_8", 0 0, L_0xd62350;  1 drivers
v0xd5f450_0 .net "a", 0 0, v0xd5cf60_0;  alias, 1 drivers
v0xd5f4f0_0 .net "b", 0 0, v0xd5d000_0;  alias, 1 drivers
v0xd5f5e0_0 .net "c", 0 0, v0xd5d0a0_0;  alias, 1 drivers
v0xd5f6d0_0 .net "d", 0 0, v0xd5d1e0_0;  alias, 1 drivers
v0xd5f9d0_0 .net "out_pos", 0 0, L_0xd64050;  alias, 1 drivers
v0xd5fa90_0 .net "out_sop", 0 0, L_0xd62c10;  alias, 1 drivers
S_0xd5fc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd16890;
 .timescale -12 -12;
E_0xcfe9f0 .event anyedge, v0xd60a00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd60a00_0;
    %nor/r;
    %assign/vec4 v0xd60a00_0, 0;
    %wait E_0xcfe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd5c430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd5c430;
T_4 ;
    %wait E_0xd15070;
    %load/vec4 v0xd5d410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5d2d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd5c430;
T_5 ;
    %wait E_0xd14f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %wait E_0xd14f10;
    %load/vec4 v0xd5d2d0_0;
    %store/vec4 v0xd5d370_0, 0, 1;
    %fork t_1, S_0xd5c760;
    %jmp t_0;
    .scope S_0xd5c760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5c9a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd5c9a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd14f10;
    %load/vec4 v0xd5c9a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5c9a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd5c9a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd5c430;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd15070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd5d1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5d000_0, 0;
    %assign/vec4 v0xd5cf60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd5d2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd5d370_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd16890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd605a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd60a00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd16890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd605a0_0;
    %inv;
    %store/vec4 v0xd605a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd16890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5d140_0, v0xd60b70_0, v0xd603c0_0, v0xd60460_0, v0xd60500_0, v0xd60640_0, v0xd608c0_0, v0xd60820_0, v0xd60780_0, v0xd606e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd16890;
T_9 ;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd60960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd16890;
T_10 ;
    %wait E_0xd15070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd60960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd60960_0, 4, 32;
    %load/vec4 v0xd60aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd60960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd60960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd60960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd608c0_0;
    %load/vec4 v0xd608c0_0;
    %load/vec4 v0xd60820_0;
    %xor;
    %load/vec4 v0xd608c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd60960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd60960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd60780_0;
    %load/vec4 v0xd60780_0;
    %load/vec4 v0xd606e0_0;
    %xor;
    %load/vec4 v0xd60780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd60960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd60960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd60960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter1/response2/top_module.sv";
