

================================================================
== Vitis HLS Report for 'radix_sort_bin_batch_26_1_Pipeline_initialization'
================================================================
* Date:           Mon Apr 24 09:08:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- initialization  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|        9|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      242|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U878  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_101_p2          |         +|   0|  0|  25|          18|           1|
    |add_ln21_fu_128_p2          |         +|   0|  0|  26|          19|          18|
    |bucket_sizes_fu_153_p2      |         +|   0|  0|  39|          32|           1|
    |icmp_ln20_fu_95_p2          |      icmp|   0|  0|  13|          18|          18|
    |bucket_sizes_356_fu_159_p3  |    select|   0|  0|  32|           1|          32|
    |bucket_sizes_357_fu_167_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 169|          90|         104|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_46    |   9|          2|   18|         36|
    |bucket_sizes_661_out_o   |  14|          3|   32|         96|
    |bucket_sizes_out_o       |  14|          3|   32|         96|
    |j_fu_44                  |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  64|         14|  102|        268|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_46_reg_194             |  18|   0|   18|          0|
    |j_fu_44                  |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  radix_sort_bin_batch.26.1_Pipeline_initialization|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  radix_sort_bin_batch.26.1_Pipeline_initialization|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  radix_sort_bin_batch.26.1_Pipeline_initialization|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  radix_sort_bin_batch.26.1_Pipeline_initialization|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  radix_sort_bin_batch.26.1_Pipeline_initialization|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  radix_sort_bin_batch.26.1_Pipeline_initialization|  return value|
|bucket_address0                |  out|   19|   ap_memory|                                             bucket|         array|
|bucket_ce0                     |  out|    1|   ap_memory|                                             bucket|         array|
|bucket_we0                     |  out|    1|   ap_memory|                                             bucket|         array|
|bucket_d0                      |  out|   32|   ap_memory|                                             bucket|         array|
|input_25_address0              |  out|   18|   ap_memory|                                           input_25|         array|
|input_25_ce0                   |  out|    1|   ap_memory|                                           input_25|         array|
|input_25_q0                    |   in|   32|   ap_memory|                                           input_25|         array|
|bucket_sizes_661_out_i         |   in|   32|     ap_ovld|                               bucket_sizes_661_out|       pointer|
|bucket_sizes_661_out_o         |  out|   32|     ap_ovld|                               bucket_sizes_661_out|       pointer|
|bucket_sizes_661_out_o_ap_vld  |  out|    1|     ap_ovld|                               bucket_sizes_661_out|       pointer|
|bucket_sizes_out_i             |   in|   32|     ap_ovld|                                   bucket_sizes_out|       pointer|
|bucket_sizes_out_o             |  out|   32|     ap_ovld|                                   bucket_sizes_out|       pointer|
|bucket_sizes_out_o_ap_vld      |  out|    1|     ap_ovld|                                   bucket_sizes_out|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_25, void @empty_26, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_661_out"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_out"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_46 = load i18 %j" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 11 'load' 'j_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%icmp_ln20 = icmp_eq  i18 %j_46, i18 156250" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 13 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 156250, i64 156250, i64 156250"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln20 = add i18 %j_46, i18 1" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 15 'add' 'add_ln20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split.i, void %bucket_pointer_initialization.i.preheader.exitStub" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 16 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_cast_i = zext i18 %j_46" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 17 'zext' 'j_cast_i' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_25_addr = getelementptr i32 %input_25, i64 0, i64 %j_cast_i" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 18 'getelementptr' 'input_25_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.24ns)   --->   "%input_25_load = load i18 %input_25_addr" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 19 'load' 'input_25_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156250> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln20 = store i18 %add_ln20, i18 %j" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 20 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bucket_sizes_out_load = load i32 %bucket_sizes_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:23]   --->   Operation 21 'load' 'bucket_sizes_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bucket_sizes_661_out_load = load i32 %bucket_sizes_661_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:23]   --->   Operation 22 'load' 'bucket_sizes_661_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i18 %j_46" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 23 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%add_ln21 = add i19 %zext_ln21, i19 156250" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 24 'add' 'add_ln21' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln21_45 = zext i19 %add_ln21" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 25 'zext' 'zext_ln21_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln21_45" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 26 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [sort_seperate_bucket/multi_radix_bin_kmerge.c:12]   --->   Operation 27 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.24ns)   --->   "%input_25_load = load i18 %input_25_addr" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 28 'load' 'input_25_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156250> <RAM>
ST_2 : Operation 29 [1/1] (1.24ns)   --->   "%store_ln21 = store i32 %input_25_load, i19 %bucket_addr" [sort_seperate_bucket/multi_radix_bin_kmerge.c:21]   --->   Operation 29 'store' 'store_ln21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %input_25_load" [sort_seperate_bucket/multi_radix_bin_kmerge.c:23]   --->   Operation 30 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %bucket_sizes_out_load, i32 %bucket_sizes_661_out_load, i1 %trunc_ln23" [sort_seperate_bucket/multi_radix_bin_kmerge.c:23]   --->   Operation 31 'mux' 'tmp_i' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.88ns)   --->   "%bucket_sizes = add i32 %tmp_i, i32 1" [sort_seperate_bucket/multi_radix_bin_kmerge.c:23]   --->   Operation 32 'add' 'bucket_sizes' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.22ns)   --->   "%bucket_sizes_356 = select i1 %trunc_ln23, i32 %bucket_sizes, i32 %bucket_sizes_661_out_load" [sort_seperate_bucket/multi_radix_bin_kmerge.c:23]   --->   Operation 33 'select' 'bucket_sizes_356' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.22ns)   --->   "%bucket_sizes_357 = select i1 %trunc_ln23, i32 %bucket_sizes_out_load, i32 %bucket_sizes" [sort_seperate_bucket/multi_radix_bin_kmerge.c:23]   --->   Operation 34 'select' 'bucket_sizes_357' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln20 = store i32 %bucket_sizes_356, i32 %bucket_sizes_661_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 35 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln20 = store i32 %bucket_sizes_357, i32 %bucket_sizes_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 36 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i" [sort_seperate_bucket/multi_radix_bin_kmerge.c:20]   --->   Operation 37 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bucket]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bucket_sizes_661_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 010]
specinterface_ln0         (specinterface    ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
j_46                      (load             ) [ 011]
specpipeline_ln0          (specpipeline     ) [ 000]
icmp_ln20                 (icmp             ) [ 010]
empty                     (speclooptripcount) [ 000]
add_ln20                  (add              ) [ 000]
br_ln20                   (br               ) [ 000]
j_cast_i                  (zext             ) [ 000]
input_25_addr             (getelementptr    ) [ 011]
store_ln20                (store            ) [ 000]
bucket_sizes_out_load     (load             ) [ 000]
bucket_sizes_661_out_load (load             ) [ 000]
zext_ln21                 (zext             ) [ 000]
add_ln21                  (add              ) [ 000]
zext_ln21_45              (zext             ) [ 000]
bucket_addr               (getelementptr    ) [ 000]
specloopname_ln12         (specloopname     ) [ 000]
input_25_load             (load             ) [ 000]
store_ln21                (store            ) [ 000]
trunc_ln23                (trunc            ) [ 000]
tmp_i                     (mux              ) [ 000]
bucket_sizes              (add              ) [ 000]
bucket_sizes_356          (select           ) [ 000]
bucket_sizes_357          (select           ) [ 000]
store_ln20                (store            ) [ 000]
store_ln20                (store            ) [ 000]
br_ln20                   (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bucket">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_sizes_661_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_661_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_sizes_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="input_25_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="18" slack="0"/>
<pin id="52" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_25_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="18" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_25_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="bucket_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="19" slack="0"/>
<pin id="65" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln21_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="19" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="18" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_46_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_46/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln20_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="18" slack="0"/>
<pin id="97" dir="0" index="1" bw="18" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln20_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="18" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_cast_i_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="18" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln20_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="18" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bucket_sizes_out_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_out_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="bucket_sizes_661_out_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_661_out_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln21_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="18" slack="1"/>
<pin id="127" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln21_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="18" slack="0"/>
<pin id="130" dir="0" index="1" bw="19" slack="0"/>
<pin id="131" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln21_45_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="19" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_45/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln23_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_i_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="1" slack="0"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bucket_sizes_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bucket_sizes/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bucket_sizes_356_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bucket_sizes_356/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="bucket_sizes_357_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bucket_sizes_357/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln20_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln20_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="j_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="18" slack="0"/>
<pin id="189" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_46_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="18" slack="1"/>
<pin id="196" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="j_46 "/>
</bind>
</comp>

<comp id="202" class="1005" name="input_25_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="1"/>
<pin id="204" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_25_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="34" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="55" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="92" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="116"><net_src comp="101" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="142"><net_src comp="55" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="117" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="121" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="139" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="121" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="139" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="117" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="153" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="159" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="167" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="44" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="197"><net_src comp="92" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="205"><net_src comp="48" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket | {2 }
	Port: input_25 | {}
	Port: bucket_sizes_661_out | {1 2 }
	Port: bucket_sizes_out | {1 2 }
 - Input state : 
	Port: radix_sort_bin_batch.26.1_Pipeline_initialization : input_25 | {1 2 }
	Port: radix_sort_bin_batch.26.1_Pipeline_initialization : bucket_sizes_661_out | {2 }
	Port: radix_sort_bin_batch.26.1_Pipeline_initialization : bucket_sizes_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_46 : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		j_cast_i : 2
		input_25_addr : 3
		input_25_load : 4
		store_ln20 : 3
	State 2
		add_ln21 : 1
		zext_ln21_45 : 2
		bucket_addr : 3
		store_ln21 : 4
		trunc_ln23 : 1
		tmp_i : 2
		bucket_sizes : 3
		bucket_sizes_356 : 4
		bucket_sizes_357 : 4
		store_ln20 : 5
		store_ln20 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln20_fu_101     |    0    |    25   |
|    add   |     add_ln21_fu_128     |    0    |    26   |
|          |   bucket_sizes_fu_153   |    0    |    39   |
|----------|-------------------------|---------|---------|
|  select  | bucket_sizes_356_fu_159 |    0    |    32   |
|          | bucket_sizes_357_fu_167 |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln20_fu_95     |    0    |    13   |
|----------|-------------------------|---------|---------|
|    mux   |       tmp_i_fu_143      |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |     j_cast_i_fu_107     |    0    |    0    |
|   zext   |     zext_ln21_fu_125    |    0    |    0    |
|          |   zext_ln21_45_fu_134   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln23_fu_139    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   176   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|input_25_addr_reg_202|   18   |
|     j_46_reg_194    |   18   |
|      j_reg_187      |   18   |
+---------------------+--------+
|        Total        |   54   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   54   |   185  |
+-----------+--------+--------+--------+
