Library ieee;
use ieee.std_logic_1164.all;
use work.Pacotedeff.all;

entity Atividade1 is
port( D, CLK: in std_logic;
		Q: out std_logic_vector (2 downto 0);