<stg><name>neural_network_Pipeline_VITIS_LOOP_92_9</name>


<trans_list>

<trans id="166" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %tile_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tile_1

]]></Node>
<StgValue><ssdm name="tile_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %cmp131_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp131

]]></Node>
<StgValue><ssdm name="cmp131_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body130:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130:1 %icmp_ln92 = icmp_eq  i4 %i_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130:2 %add_ln92 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body130:3 %br_ln92 = br i1 %icmp_ln92, void %for.body130.split_ifconv, void %for.inc162.exitStub

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:11 %zext_ln92 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="cmp131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:15 %layer2_bias_addr = getelementptr i11 %layer2_bias, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="layer2_bias_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="cmp131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:16 %layer2_bias_load = load i4 %layer2_bias_addr

]]></Node>
<StgValue><ssdm name="layer2_bias_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:20 %layer2_weight_tile_addr = getelementptr i13 %layer2_weight_tile, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:21 %layer2_weight_tile_1_addr = getelementptr i13 %layer2_weight_tile_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:22 %layer2_weight_tile_2_addr = getelementptr i13 %layer2_weight_tile_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:23 %layer2_weight_tile_3_addr = getelementptr i13 %layer2_weight_tile_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:24 %layer2_weight_tile_load = load i4 %layer2_weight_tile_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:25 %layer2_weight_tile_1_load = load i4 %layer2_weight_tile_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:26 %layer2_weight_tile_2_load = load i4 %layer2_weight_tile_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_2_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:27 %layer2_weight_tile_3_load = load i4 %layer2_weight_tile_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body130.split_ifconv:28 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %tile_1_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:29 %zext_ln96 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:30 %layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="layer1_output_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:31 %layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="layer1_output_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:32 %layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="layer1_output_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body130.split_ifconv:33 %layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="layer1_output_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:34 %layer1_output_load = load i4 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:35 %layer1_output_1_load = load i4 %layer1_output_1_addr

]]></Node>
<StgValue><ssdm name="layer1_output_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:36 %layer1_output_2_load = load i4 %layer1_output_2_addr

]]></Node>
<StgValue><ssdm name="layer1_output_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:37 %layer1_output_3_load = load i4 %layer1_output_3_addr

]]></Node>
<StgValue><ssdm name="layer1_output_3_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body130.split_ifconv:102 %store_ln92 = store i4 %add_ln92, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="cmp131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:16 %layer2_bias_load = load i4 %layer2_bias_addr

]]></Node>
<StgValue><ssdm name="layer2_bias_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:24 %layer2_weight_tile_load = load i4 %layer2_weight_tile_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:25 %layer2_weight_tile_1_load = load i4 %layer2_weight_tile_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:26 %layer2_weight_tile_2_load = load i4 %layer2_weight_tile_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_2_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:27 %layer2_weight_tile_3_load = load i4 %layer2_weight_tile_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weight_tile_3_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:34 %layer1_output_load = load i4 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:35 %layer1_output_1_load = load i4 %layer1_output_1_addr

]]></Node>
<StgValue><ssdm name="layer1_output_1_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:36 %layer1_output_2_load = load i4 %layer1_output_2_addr

]]></Node>
<StgValue><ssdm name="layer1_output_2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="4">
<![CDATA[
for.body130.split_ifconv:37 %layer1_output_3_load = load i4 %layer1_output_3_addr

]]></Node>
<StgValue><ssdm name="layer1_output_3_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="15">
<![CDATA[
for.body130.split_ifconv:38 %zext_ln96_1 = zext i15 %layer1_output_load

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="13">
<![CDATA[
for.body130.split_ifconv:39 %sext_ln96 = sext i13 %layer2_weight_tile_load

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:40 %mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:40 %mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="15">
<![CDATA[
for.body130.split_ifconv:44 %zext_ln96_2 = zext i15 %layer1_output_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="13">
<![CDATA[
for.body130.split_ifconv:45 %sext_ln96_1 = sext i13 %layer2_weight_tile_1_load

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:46 %mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:1 %conv_i_i_le16_out_load = load i16 %conv_i_i_le16_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le16_out_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:2 %conv_i_i_le18_out_load = load i16 %conv_i_i_le18_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le18_out_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:3 %conv_i_i_le20_out_load = load i16 %conv_i_i_le20_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le20_out_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:4 %conv_i_i_le22_out_load = load i16 %conv_i_i_le22_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le22_out_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:5 %conv_i_i_le24_out_load = load i16 %conv_i_i_le24_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le24_out_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:6 %conv_i_i_le26_out_load = load i16 %conv_i_i_le26_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le26_out_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:7 %conv_i_i_le28_out_load = load i16 %conv_i_i_le28_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le28_out_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:8 %conv_i_i_le30_out_load = load i16 %conv_i_i_le30_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le30_out_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:9 %conv_i_i_le32_out_load = load i16 %conv_i_i_le32_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le32_out_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:10 %conv_i_i_le34_out_load = load i16 %conv_i_i_le34_out

]]></Node>
<StgValue><ssdm name="conv_i_i_le34_out_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="cmp131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="11">
<![CDATA[
for.body130.split_ifconv:17 %sext_ln94 = sext i11 %layer2_bias_load

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="cmp131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
for.body130.split_ifconv:18 %tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.10i16.i4, i16 %conv_i_i_le16_out_load, i16 %conv_i_i_le18_out_load, i16 %conv_i_i_le20_out_load, i16 %conv_i_i_le22_out_load, i16 %conv_i_i_le24_out_load, i16 %conv_i_i_le26_out_load, i16 %conv_i_i_le28_out_load, i16 %conv_i_i_le30_out_load, i16 %conv_i_i_le32_out_load, i16 %conv_i_i_le34_out_load, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:40 %mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:41 %empty = select i1 %cmp131_read, i16 %sext_ln94, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body130.split_ifconv:42 %shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %empty, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:43 %add_ln96 = add i24 %shl_ln1, i24 %mul_ln96

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:46 %mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="15">
<![CDATA[
for.body130.split_ifconv:50 %zext_ln96_3 = zext i15 %layer1_output_2_load

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="13">
<![CDATA[
for.body130.split_ifconv:51 %sext_ln96_2 = sext i13 %layer2_weight_tile_2_load

]]></Node>
<StgValue><ssdm name="sext_ln96_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:52 %mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
for.inc162.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="78" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:43 %add_ln96 = add i24 %shl_ln1, i24 %mul_ln96

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:46 %mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body130.split_ifconv:47 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body130.split_ifconv:48 %shl_ln96_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln96_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:49 %add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:52 %mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="15">
<![CDATA[
for.body130.split_ifconv:56 %zext_ln96_4 = zext i15 %layer1_output_3_load

]]></Node>
<StgValue><ssdm name="zext_ln96_4"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="13">
<![CDATA[
for.body130.split_ifconv:57 %sext_ln96_3 = sext i13 %layer2_weight_tile_3_load

]]></Node>
<StgValue><ssdm name="sext_ln96_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:58 %mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="87" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:49 %add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:52 %mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body130.split_ifconv:53 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body130.split_ifconv:54 %shl_ln96_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln96_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:55 %add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:58 %mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="93" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:55 %add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:58 %mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body130.split_ifconv:59 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body130.split_ifconv:60 %shl_ln96_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln96_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:61 %add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3

]]></Node>
<StgValue><ssdm name="add_ln96_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16">
<![CDATA[
for.body130.split_ifconv:0 %p_0_0_0114_i3_out_load = load i16 %p_0_0_0114_i3_out

]]></Node>
<StgValue><ssdm name="p_0_0_0114_i3_out_load"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body130.split_ifconv:12 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body130.split_ifconv:13 %speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln92"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body130.split_ifconv:14 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:19 %layer2_output_1 = select i1 %cmp131_read, i16 %p_0_0_0114_i3_out_load, i16 %conv_i_i_le16_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body130.split_ifconv:61 %add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3

]]></Node>
<StgValue><ssdm name="add_ln96_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body130.split_ifconv:62 %trunc_ln96_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln96_3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:63 %icmp_ln98 = icmp_eq  i4 %i_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:64 %icmp_ln98_1 = icmp_eq  i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln98_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:65 %icmp_ln98_2 = icmp_eq  i4 %i_1, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln98_2"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:66 %icmp_ln98_3 = icmp_eq  i4 %i_1, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln98_3"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:67 %icmp_ln98_4 = icmp_eq  i4 %i_1, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln98_4"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:68 %icmp_ln98_5 = icmp_eq  i4 %i_1, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln98_5"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:69 %icmp_ln98_6 = icmp_eq  i4 %i_1, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln98_6"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:70 %icmp_ln98_7 = icmp_eq  i4 %i_1, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln98_7"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body130.split_ifconv:71 %icmp_ln98_8 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln98_8"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:72 %or_ln98 = or i1 %icmp_ln98, i1 %icmp_ln98_1

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:73 %or_ln98_1 = or i1 %icmp_ln98_2, i1 %icmp_ln98_3

]]></Node>
<StgValue><ssdm name="or_ln98_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:74 %or_ln98_2 = or i1 %or_ln98_1, i1 %or_ln98

]]></Node>
<StgValue><ssdm name="or_ln98_2"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:75 %or_ln98_3 = or i1 %icmp_ln98_4, i1 %icmp_ln98_5

]]></Node>
<StgValue><ssdm name="or_ln98_3"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:76 %or_ln98_4 = or i1 %icmp_ln98_7, i1 %icmp_ln98_8

]]></Node>
<StgValue><ssdm name="or_ln98_4"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:77 %or_ln98_5 = or i1 %or_ln98_4, i1 %icmp_ln98_6

]]></Node>
<StgValue><ssdm name="or_ln98_5"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:78 %or_ln98_6 = or i1 %or_ln98_5, i1 %or_ln98_3

]]></Node>
<StgValue><ssdm name="or_ln98_6"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body130.split_ifconv:79 %or_ln98_7 = or i1 %or_ln98_6, i1 %or_ln98_2

]]></Node>
<StgValue><ssdm name="or_ln98_7"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:80 %layer2_output = select i1 %or_ln98_7, i16 %conv_i_i_le34_out_load, i16 %trunc_ln96_3

]]></Node>
<StgValue><ssdm name="layer2_output"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:81 %layer2_output_2 = select i1 %icmp_ln98_8, i16 %trunc_ln96_3, i16 %conv_i_i_le32_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_2"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:82 %layer2_output_3 = select i1 %icmp_ln98_7, i16 %trunc_ln96_3, i16 %conv_i_i_le30_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_3"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:83 %layer2_output_4 = select i1 %icmp_ln98_6, i16 %trunc_ln96_3, i16 %conv_i_i_le28_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_4"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:84 %layer2_output_5 = select i1 %icmp_ln98_5, i16 %trunc_ln96_3, i16 %conv_i_i_le26_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_5"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:85 %layer2_output_6 = select i1 %icmp_ln98_4, i16 %trunc_ln96_3, i16 %conv_i_i_le24_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_6"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:86 %layer2_output_7 = select i1 %icmp_ln98_3, i16 %trunc_ln96_3, i16 %conv_i_i_le22_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_7"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:87 %layer2_output_8 = select i1 %icmp_ln98_2, i16 %trunc_ln96_3, i16 %conv_i_i_le20_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_8"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:88 %layer2_output_9 = select i1 %icmp_ln98_1, i16 %trunc_ln96_3, i16 %conv_i_i_le18_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_9"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:89 %layer2_output_10 = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %conv_i_i_le16_out_load

]]></Node>
<StgValue><ssdm name="layer2_output_10"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body130.split_ifconv:90 %max_val = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %layer2_output_1

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:91 %store_ln92 = store i16 %layer2_output, i16 %conv_i_i_le34_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:92 %store_ln92 = store i16 %layer2_output_2, i16 %conv_i_i_le32_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:93 %store_ln92 = store i16 %layer2_output_3, i16 %conv_i_i_le30_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:94 %store_ln92 = store i16 %layer2_output_4, i16 %conv_i_i_le28_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:95 %store_ln92 = store i16 %layer2_output_5, i16 %conv_i_i_le26_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:96 %store_ln92 = store i16 %layer2_output_6, i16 %conv_i_i_le24_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:97 %store_ln92 = store i16 %layer2_output_7, i16 %conv_i_i_le22_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:98 %store_ln92 = store i16 %layer2_output_8, i16 %conv_i_i_le20_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:99 %store_ln92 = store i16 %layer2_output_9, i16 %conv_i_i_le18_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:100 %store_ln92 = store i16 %layer2_output_10, i16 %conv_i_i_le16_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body130.split_ifconv:101 %store_ln92 = store i16 %max_val, i16 %p_0_0_0114_i3_out

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
for.body130.split_ifconv:103 %br_ln92 = br void %for.body130

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
