Classic Timing Analyzer report for DE2Bot
Thu Nov 13 03:19:08 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                         ; To                                                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 7.514 ns                                       ; SONAR_ECHO                                                                                                                   ; SONAR:inst54|SONAR_INT                                                                                                              ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 13.715 ns                                      ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                               ; HEX1[2]                                                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 11.979 ns                                      ; PWR_FAIL                                                                                                                     ; LEDG[8]                                                                                                                             ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 2.078 ns                                       ; SW[3]                                                                                                                        ; DIG_IN:inst5|B_DI[3]                                                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -0.514 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                            ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk1   ; 194          ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.746 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                             ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 11.250 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[15]                                                                                                       ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 62.599 ns ; 14.73 MHz ( period = 67.901 ns )  ; 188.61 MHz ( period = 5.302 ns )               ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                            ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                           ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                  ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -2.513 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3] ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 69           ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.719 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                           ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 30           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.534 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                              ;                                                                                                                                     ;                                              ;                                              ; 293          ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 62.599 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 5.078 ns                ;
; 62.599 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 5.078 ns                ;
; 62.599 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 5.078 ns                ;
; 62.599 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 5.078 ns                ;
; 62.599 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 5.078 ns                ;
; 62.599 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 5.078 ns                ;
; 62.599 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 5.078 ns                ;
; 62.878 ns                               ; 199.08 MHz ( period = 5.023 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 4.799 ns                ;
; 62.879 ns                               ; 199.12 MHz ( period = 5.022 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 4.798 ns                ;
; 63.241 ns                               ; 214.59 MHz ( period = 4.660 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 4.436 ns                ;
; 63.285 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 4.393 ns                ;
; 63.329 ns                               ; 218.72 MHz ( period = 4.572 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 4.349 ns                ;
; 63.387 ns                               ; 221.53 MHz ( period = 4.514 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 4.300 ns                ;
; 63.409 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 4.268 ns                ;
; 63.456 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 4.222 ns                ;
; 63.506 ns                               ; 227.53 MHz ( period = 4.395 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 4.141 ns                ;
; 63.506 ns                               ; 227.53 MHz ( period = 4.395 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 4.141 ns                ;
; 63.506 ns                               ; 227.53 MHz ( period = 4.395 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 4.141 ns                ;
; 63.506 ns                               ; 227.53 MHz ( period = 4.395 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 4.141 ns                ;
; 63.514 ns                               ; 227.95 MHz ( period = 4.387 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 4.163 ns                ;
; 63.528 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.658 ns                 ; 4.130 ns                ;
; 63.578 ns                               ; 231.32 MHz ( period = 4.323 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 4.100 ns                ;
; 63.709 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.938 ns                ;
; 63.709 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.938 ns                ;
; 63.709 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.938 ns                ;
; 63.709 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.938 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.904 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.904 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.904 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.904 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.899 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.899 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.899 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.899 ns                ;
; 63.762 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.885 ns                ;
; 63.762 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.885 ns                ;
; 63.762 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.885 ns                ;
; 63.762 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.885 ns                ;
; 63.778 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.869 ns                ;
; 63.778 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.869 ns                ;
; 63.778 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.869 ns                ;
; 63.778 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.869 ns                ;
; 63.779 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.868 ns                ;
; 63.779 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.868 ns                ;
; 63.779 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.868 ns                ;
; 63.779 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.868 ns                ;
; 63.781 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.866 ns                ;
; 63.781 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.866 ns                ;
; 63.781 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.866 ns                ;
; 63.781 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.647 ns                 ; 3.866 ns                ;
; 63.792 ns                               ; 243.37 MHz ( period = 4.109 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.886 ns                ;
; 63.795 ns                               ; 243.55 MHz ( period = 4.106 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.883 ns                ;
; 63.795 ns                               ; 243.55 MHz ( period = 4.106 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.893 ns                ;
; 63.836 ns                               ; 246.00 MHz ( period = 4.065 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.842 ns                ;
; 63.839 ns                               ; 246.18 MHz ( period = 4.062 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.839 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.824 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.824 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.824 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.824 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.824 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.824 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.824 ns                ;
; 63.898 ns                               ; 249.81 MHz ( period = 4.003 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.780 ns                ;
; 63.898 ns                               ; 249.81 MHz ( period = 4.003 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.780 ns                ;
; 63.898 ns                               ; 249.81 MHz ( period = 4.003 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.780 ns                ;
; 63.898 ns                               ; 249.81 MHz ( period = 4.003 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.780 ns                ;
; 63.898 ns                               ; 249.81 MHz ( period = 4.003 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.780 ns                ;
; 63.898 ns                               ; 249.81 MHz ( period = 4.003 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.780 ns                ;
; 63.898 ns                               ; 249.81 MHz ( period = 4.003 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.780 ns                ;
; 63.920 ns                               ; 251.19 MHz ( period = 3.981 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.758 ns                ;
; 63.936 ns                               ; 252.21 MHz ( period = 3.965 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.659 ns                 ; 3.723 ns                ;
; 63.944 ns                               ; 252.72 MHz ( period = 3.957 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.734 ns                ;
; 63.946 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.732 ns                ;
; 63.961 ns                               ; 253.81 MHz ( period = 3.940 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.727 ns                ;
; 63.963 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.715 ns                ;
; 63.964 ns                               ; 254.00 MHz ( period = 3.937 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.714 ns                ;
; 63.966 ns                               ; 254.13 MHz ( period = 3.935 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.712 ns                ;
; 63.988 ns                               ; 255.56 MHz ( period = 3.913 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.690 ns                ;
; 63.988 ns                               ; 255.56 MHz ( period = 3.913 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.700 ns                ;
; 63.990 ns                               ; 255.69 MHz ( period = 3.911 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.688 ns                ;
; 64.015 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.673 ns                ;
; 64.022 ns                               ; 257.80 MHz ( period = 3.879 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.666 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.653 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.653 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.653 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.653 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.653 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.653 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.653 ns                ;
; 64.059 ns                               ; 260.28 MHz ( period = 3.842 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.627 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.623 ns                ;
; 64.085 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.593 ns                ;
; 64.088 ns                               ; 262.26 MHz ( period = 3.813 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.590 ns                ;
; 64.091 ns                               ; 262.47 MHz ( period = 3.810 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.587 ns                ;
; 64.106 ns                               ; 263.50 MHz ( period = 3.795 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.580 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.578 ns                ;
; 64.115 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.562 ns                ;
; 64.115 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.563 ns                ;
; 64.117 ns                               ; 264.27 MHz ( period = 3.784 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.561 ns                ;
; 64.118 ns                               ; 264.34 MHz ( period = 3.783 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.570 ns                ;
; 64.129 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.659 ns                 ; 3.530 ns                ;
; 64.147 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.531 ns                ;
; 64.147 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.531 ns                ;
; 64.147 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.531 ns                ;
; 64.147 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.531 ns                ;
; 64.147 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.531 ns                ;
; 64.147 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.531 ns                ;
; 64.147 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.531 ns                ;
; 64.194 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.658 ns                 ; 3.464 ns                ;
; 64.195 ns                               ; 269.83 MHz ( period = 3.706 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.658 ns                 ; 3.463 ns                ;
; 64.213 ns                               ; 271.15 MHz ( period = 3.688 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.465 ns                ;
; 64.237 ns                               ; 272.93 MHz ( period = 3.664 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.441 ns                ;
; 64.239 ns                               ; 273.07 MHz ( period = 3.662 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.439 ns                ;
; 64.264 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.424 ns                ;
; 64.355 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.333 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.398 ns                               ; 285.47 MHz ( period = 3.503 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.294 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.265 ns                ;
; 64.434 ns                               ; 288.43 MHz ( period = 3.467 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.258 ns                ;
; 64.444 ns                               ; 289.27 MHz ( period = 3.457 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.243 ns                ;
; 64.452 ns                               ; 289.94 MHz ( period = 3.449 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.240 ns                ;
; 64.459 ns                               ; 290.53 MHz ( period = 3.442 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.233 ns                ;
; 64.467 ns                               ; 291.21 MHz ( period = 3.434 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.220 ns                ;
; 64.477 ns                               ; 292.06 MHz ( period = 3.424 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.215 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.208 ns                ;
; 64.502 ns                               ; 294.20 MHz ( period = 3.399 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.190 ns                ;
; 64.514 ns                               ; 295.25 MHz ( period = 3.387 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.173 ns                ;
; 64.516 ns                               ; 295.42 MHz ( period = 3.385 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.171 ns                ;
; 64.530 ns                               ; 296.65 MHz ( period = 3.371 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.162 ns                ;
; 64.555 ns                               ; 298.86 MHz ( period = 3.346 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.137 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.104 ns                ;
; 64.602 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.659 ns                 ; 3.057 ns                ;
; 64.603 ns                               ; 303.21 MHz ( period = 3.298 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.659 ns                 ; 3.056 ns                ;
; 64.622 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.055 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.052 ns                ;
; 64.638 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.040 ns                ;
; 64.660 ns                               ; 308.55 MHz ( period = 3.241 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.027 ns                ;
; 64.665 ns                               ; 309.02 MHz ( period = 3.236 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.013 ns                ;
; 64.676 ns                               ; 310.08 MHz ( period = 3.225 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.016 ns                ;
; 64.682 ns                               ; 310.66 MHz ( period = 3.219 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.996 ns                ;
; 64.693 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.993 ns                ;
; 64.694 ns                               ; 311.82 MHz ( period = 3.207 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.992 ns                ;
; 64.696 ns                               ; 312.01 MHz ( period = 3.205 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.990 ns                ;
; 64.701 ns                               ; 312.50 MHz ( period = 3.200 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.991 ns                ;
; 64.707 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.980 ns                ;
; 64.709 ns                               ; 313.28 MHz ( period = 3.192 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.969 ns                ;
; 64.709 ns                               ; 313.28 MHz ( period = 3.192 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.978 ns                ;
; 64.712 ns                               ; 313.58 MHz ( period = 3.189 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.975 ns                ;
; 64.767 ns                               ; 319.08 MHz ( period = 3.134 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.925 ns                ;
; 64.774 ns                               ; 319.80 MHz ( period = 3.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.903 ns                ;
; 64.776 ns                               ; 320.00 MHz ( period = 3.125 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.916 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.915 ns                ;
; 64.792 ns                               ; 321.65 MHz ( period = 3.109 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.900 ns                ;
; 64.795 ns                               ; 321.96 MHz ( period = 3.106 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.659 ns                 ; 2.864 ns                ;
; 64.796 ns                               ; 322.06 MHz ( period = 3.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.659 ns                 ; 2.863 ns                ;
; 64.809 ns                               ; 323.42 MHz ( period = 3.092 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.869 ns                ;
; 64.813 ns                               ; 323.83 MHz ( period = 3.088 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.865 ns                ;
; 64.830 ns                               ; 325.63 MHz ( period = 3.071 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.862 ns                ;
; 64.831 ns                               ; 325.73 MHz ( period = 3.070 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.861 ns                ;
; 64.836 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.842 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.855 ns                ;
; 64.838 ns                               ; 326.48 MHz ( period = 3.063 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.854 ns                ;
; 64.847 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.840 ns                ;
; 64.847 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.840 ns                ;
; 64.847 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.840 ns                ;
; 64.847 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.840 ns                ;
; 64.852 ns                               ; 327.98 MHz ( period = 3.049 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.836 ns                ;
; 64.857 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.821 ns                ;
; 64.880 ns                               ; 331.02 MHz ( period = 3.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.812 ns                ;
; 64.881 ns                               ; 331.13 MHz ( period = 3.020 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.811 ns                ;
; 64.892 ns                               ; 332.34 MHz ( period = 3.009 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.800 ns                ;
; 64.917 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.775 ns                ;
; 64.931 ns                               ; 336.70 MHz ( period = 2.970 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.747 ns                ;
; 64.933 ns                               ; 336.93 MHz ( period = 2.968 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.759 ns                ;
; 64.934 ns                               ; 337.04 MHz ( period = 2.967 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.758 ns                ;
; 64.951 ns                               ; 338.98 MHz ( period = 2.950 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.736 ns                ;
; 64.958 ns                               ; 339.79 MHz ( period = 2.943 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.720 ns                ;
; 64.984 ns                               ; 342.82 MHz ( period = 2.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 2.694 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a7~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a6~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a5~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a4~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a3~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a2~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a1~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.995 ns                               ; 344.12 MHz ( period = 2.906 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.696 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.668 ns                 ; 2.668 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.668 ns                 ; 2.668 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.668 ns                 ; 2.668 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.668 ns                 ; 2.668 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.668 ns                 ; 2.668 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.668 ns                 ; 2.668 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.668 ns                 ; 2.668 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg5 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.669 ns                 ; 2.669 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.669 ns                 ; 2.669 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.669 ns                 ; 2.669 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.669 ns                 ; 2.669 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.669 ns                 ; 2.669 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.669 ns                 ; 2.669 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                        ;                                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 11.250 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 8.516 ns                ;
; 11.330 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 5.742 ns                ;
; 11.661 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[0][15]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.097 ns                 ; 5.436 ns                ;
; 11.731 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.667 ns                ;
; 11.761 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.637 ns                ;
; 11.796 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.970 ns                ;
; 11.850 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.548 ns                ;
; 11.909 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[0][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 5.183 ns                ;
; 11.911 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.487 ns                ;
; 11.937 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 5.135 ns                ;
; 12.006 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.760 ns                ;
; 12.060 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.338 ns                ;
; 12.073 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.325 ns                ;
; 12.088 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.678 ns                ;
; 12.142 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.256 ns                ;
; 12.165 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.233 ns                ;
; 12.192 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.574 ns                ;
; 12.195 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.571 ns                ;
; 12.201 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.197 ns                ;
; 12.206 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.192 ns                ;
; 12.213 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.185 ns                ;
; 12.218 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.548 ns                ;
; 12.246 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.152 ns                ;
; 12.249 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.149 ns                ;
; 12.252 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[0][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 4.840 ns                ;
; 12.267 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[0][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 4.825 ns                ;
; 12.292 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[0][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 4.800 ns                ;
; 12.324 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.074 ns                ;
; 12.334 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.432 ns                ;
; 12.356 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[0][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 4.736 ns                ;
; 12.375 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.023 ns                ;
; 12.388 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 8.010 ns                ;
; 12.442 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.956 ns                ;
; 12.445 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.953 ns                ;
; 12.457 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.941 ns                ;
; 12.457 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.941 ns                ;
; 12.476 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.922 ns                ;
; 12.485 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.913 ns                ;
; 12.549 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.217 ns                ;
; 12.561 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.837 ns                ;
; 12.563 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.203 ns                ;
; 12.564 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.834 ns                ;
; 12.565 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.201 ns                ;
; 12.579 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[0][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.099 ns                 ; 4.520 ns                ;
; 12.604 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.794 ns                ;
; 12.617 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 4.455 ns                ;
; 12.619 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.779 ns                ;
; 12.652 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.746 ns                ;
; 12.658 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 4.414 ns                ;
; 12.667 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.731 ns                ;
; 12.677 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.089 ns                ;
; 12.682 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.084 ns                ;
; 12.686 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.712 ns                ;
; 12.699 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.699 ns                ;
; 12.703 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.695 ns                ;
; 12.723 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.675 ns                ;
; 12.729 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.669 ns                ;
; 12.731 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.667 ns                ;
; 12.734 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.664 ns                ;
; 12.741 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 7.025 ns                ;
; 12.742 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[0][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 4.350 ns                ;
; 12.745 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.653 ns                ;
; 12.749 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.649 ns                ;
; 12.757 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.641 ns                ;
; 12.768 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.630 ns                ;
; 12.795 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.603 ns                ;
; 12.814 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.584 ns                ;
; 12.836 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.930 ns                ;
; 12.838 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.560 ns                ;
; 12.841 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.557 ns                ;
; 12.853 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.545 ns                ;
; 12.856 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.542 ns                ;
; 12.872 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.526 ns                ;
; 12.875 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.523 ns                ;
; 12.879 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.519 ns                ;
; 12.890 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.508 ns                ;
; 12.892 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.874 ns                ;
; 12.896 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.502 ns                ;
; 12.933 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.465 ns                ;
; 12.934 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.464 ns                ;
; 12.955 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.443 ns                ;
; 12.967 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.431 ns                ;
; 12.974 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.792 ns                ;
; 12.979 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[0][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 4.113 ns                ;
; 12.980 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.418 ns                ;
; 12.991 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.407 ns                ;
; 12.995 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.403 ns                ;
; 12.998 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.768 ns                ;
; 13.000 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.398 ns                ;
; 13.003 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.395 ns                ;
; 13.014 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.384 ns                ;
; 13.015 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.383 ns                ;
; 13.016 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.750 ns                ;
; 13.030 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.368 ns                ;
; 13.037 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.361 ns                ;
; 13.041 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.357 ns                ;
; 13.044 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[0][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 4.048 ns                ;
; 13.046 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.352 ns                ;
; 13.049 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.349 ns                ;
; 13.060 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.338 ns                ;
; 13.068 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 4.004 ns                ;
; 13.070 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.328 ns                ;
; 13.078 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.688 ns                ;
; 13.081 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.685 ns                ;
; 13.110 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.288 ns                ;
; 13.119 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.279 ns                ;
; 13.122 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.276 ns                ;
; 13.141 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.257 ns                ;
; 13.142 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.256 ns                ;
; 13.144 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.254 ns                ;
; 13.153 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.245 ns                ;
; 13.156 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.242 ns                ;
; 13.168 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.602 ns                ;
; 13.169 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.229 ns                ;
; 13.170 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.600 ns                ;
; 13.174 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.596 ns                ;
; 13.174 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.224 ns                ;
; 13.181 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.217 ns                ;
; 13.196 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.574 ns                ;
; 13.201 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.197 ns                ;
; 13.203 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 3.869 ns                ;
; 13.205 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.193 ns                ;
; 13.207 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[0][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.099 ns                 ; 3.892 ns                ;
; 13.210 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.188 ns                ;
; 13.211 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.187 ns                ;
; 13.220 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.546 ns                ;
; 13.226 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.172 ns                ;
; 13.245 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.153 ns                ;
; 13.261 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.137 ns                ;
; 13.272 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[0][14]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.099 ns                 ; 3.827 ns                ;
; 13.283 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.115 ns                ;
; 13.283 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.115 ns                ;
; 13.284 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 3.788 ns                ;
; 13.292 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.106 ns                ;
; 13.295 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.103 ns                ;
; 13.307 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.072 ns                 ; 3.765 ns                ;
; 13.309 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.461 ns                ;
; 13.310 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.460 ns                ;
; 13.312 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.458 ns                ;
; 13.323 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.447 ns                ;
; 13.323 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.075 ns                ;
; 13.338 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.060 ns                ;
; 13.357 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.041 ns                ;
; 13.372 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.026 ns                ;
; 13.373 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.025 ns                ;
; 13.385 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.013 ns                ;
; 13.387 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.011 ns                ;
; 13.387 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.011 ns                ;
; 13.390 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 7.008 ns                ;
; 13.402 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.996 ns                ;
; 13.413 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.985 ns                ;
; 13.421 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.977 ns                ;
; 13.431 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.339 ns                ;
; 13.432 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.338 ns                ;
; 13.451 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.315 ns                ;
; 13.453 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.945 ns                ;
; 13.453 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[0][13]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.099 ns                 ; 3.646 ns                ;
; 13.479 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.919 ns                ;
; 13.482 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.916 ns                ;
; 13.485 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.913 ns                ;
; 13.492 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.906 ns                ;
; 13.497 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.901 ns                ;
; 13.500 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.898 ns                ;
; 13.505 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.893 ns                ;
; 13.509 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.889 ns                ;
; 13.512 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.886 ns                ;
; 13.514 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.884 ns                ;
; 13.516 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.882 ns                ;
; 13.526 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.872 ns                ;
; 13.529 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.869 ns                ;
; 13.531 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.235 ns                ;
; 13.549 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.849 ns                ;
; 13.563 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.203 ns                ;
; 13.604 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.794 ns                ;
; 13.623 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.775 ns                ;
; 13.626 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.772 ns                ;
; 13.627 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.139 ns                ;
; 13.634 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[0][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.092 ns                 ; 3.458 ns                ;
; 13.638 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.760 ns                ;
; 13.641 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.129 ns                ;
; 13.642 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.128 ns                ;
; 13.644 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.754 ns                ;
; 13.646 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[0][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.099 ns                 ; 3.453 ns                ;
; 13.659 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.739 ns                ;
; 13.662 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.736 ns                ;
; 13.668 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.730 ns                ;
; 13.677 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.721 ns                ;
; 13.690 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.708 ns                ;
; 13.696 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.702 ns                ;
; 13.702 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.696 ns                ;
; 13.712 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.058 ns                ;
; 13.712 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.058 ns                ;
; 13.714 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.056 ns                ;
; 13.714 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.056 ns                ;
; 13.720 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.050 ns                ;
; 13.722 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.048 ns                ;
; 13.722 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.766 ns                 ; 6.044 ns                ;
; 13.723 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.047 ns                ;
; 13.724 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.770 ns                 ; 6.046 ns                ;
; 13.744 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.398 ns                 ; 6.654 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.514 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.575 ns               ;
; -0.514 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.575 ns               ;
; -0.511 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.572 ns               ;
; -0.511 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.572 ns               ;
; -0.510 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.571 ns               ;
; -0.509 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.570 ns               ;
; -0.509 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.570 ns               ;
; -0.508 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.569 ns               ;
; -0.506 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.196 ns               ;
; -0.506 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.196 ns               ;
; -0.498 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.550 ns               ;
; -0.497 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.549 ns               ;
; -0.497 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.549 ns               ;
; -0.496 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.186 ns               ;
; -0.495 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.547 ns               ;
; -0.493 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.545 ns               ;
; -0.474 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.521 ns               ;
; -0.473 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.520 ns               ;
; -0.460 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.521 ns               ;
; -0.460 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.521 ns               ;
; -0.457 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.518 ns               ;
; -0.457 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.518 ns               ;
; -0.456 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.517 ns               ;
; -0.455 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.516 ns               ;
; -0.455 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.516 ns               ;
; -0.454 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.515 ns               ;
; -0.444 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.496 ns               ;
; -0.443 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.495 ns               ;
; -0.443 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.495 ns               ;
; -0.441 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.493 ns               ;
; -0.441 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.131 ns               ;
; -0.441 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.131 ns               ;
; -0.439 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.491 ns               ;
; -0.431 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.121 ns               ;
; -0.420 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.467 ns               ;
; -0.419 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.466 ns               ;
; -0.405 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.095 ns               ;
; -0.405 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.095 ns               ;
; -0.395 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 39.085 ns               ;
; -0.393 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.454 ns               ;
; -0.393 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.454 ns               ;
; -0.390 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.451 ns               ;
; -0.390 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.451 ns               ;
; -0.389 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.450 ns               ;
; -0.388 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.449 ns               ;
; -0.388 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.449 ns               ;
; -0.387 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.448 ns               ;
; -0.377 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.429 ns               ;
; -0.376 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.428 ns               ;
; -0.376 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.428 ns               ;
; -0.374 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.426 ns               ;
; -0.372 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.424 ns               ;
; -0.353 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.400 ns               ;
; -0.352 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.399 ns               ;
; -0.318 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.379 ns               ;
; -0.318 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.379 ns               ;
; -0.315 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.376 ns               ;
; -0.315 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.376 ns               ;
; -0.314 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.375 ns               ;
; -0.313 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.374 ns               ;
; -0.313 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.374 ns               ;
; -0.312 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.373 ns               ;
; -0.302 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.354 ns               ;
; -0.301 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.353 ns               ;
; -0.301 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.353 ns               ;
; -0.299 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.351 ns               ;
; -0.299 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.989 ns               ;
; -0.299 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.989 ns               ;
; -0.297 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.349 ns               ;
; -0.289 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.979 ns               ;
; -0.278 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.325 ns               ;
; -0.277 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.324 ns               ;
; -0.264 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.954 ns               ;
; -0.264 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.954 ns               ;
; -0.254 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.944 ns               ;
; -0.239 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.929 ns               ;
; -0.239 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.929 ns               ;
; -0.233 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.923 ns               ;
; -0.221 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.911 ns               ;
; -0.219 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.909 ns               ;
; -0.219 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.909 ns               ;
; -0.206 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.895 ns               ;
; -0.205 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.894 ns               ;
; -0.201 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.890 ns               ;
; -0.193 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.883 ns               ;
; -0.193 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.883 ns               ;
; -0.189 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.674 ns                 ; 38.863 ns               ;
; -0.183 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.873 ns               ;
; -0.176 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.237 ns               ;
; -0.176 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.237 ns               ;
; -0.174 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.864 ns               ;
; -0.174 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.864 ns               ;
; -0.173 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.234 ns               ;
; -0.173 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.234 ns               ;
; -0.172 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.233 ns               ;
; -0.171 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.232 ns               ;
; -0.171 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.232 ns               ;
; -0.170 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.231 ns               ;
; -0.168 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.858 ns               ;
; -0.160 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.212 ns               ;
; -0.159 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.211 ns               ;
; -0.159 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.211 ns               ;
; -0.157 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.209 ns               ;
; -0.156 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.846 ns               ;
; -0.155 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.207 ns               ;
; -0.154 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.844 ns               ;
; -0.154 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.844 ns               ;
; -0.146 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.207 ns               ;
; -0.146 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.207 ns               ;
; -0.143 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.204 ns               ;
; -0.143 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.204 ns               ;
; -0.142 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.203 ns               ;
; -0.141 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.202 ns               ;
; -0.141 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.202 ns               ;
; -0.141 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.830 ns               ;
; -0.140 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.201 ns               ;
; -0.140 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.829 ns               ;
; -0.138 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.828 ns               ;
; -0.138 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.828 ns               ;
; -0.136 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.183 ns               ;
; -0.136 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.825 ns               ;
; -0.135 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.182 ns               ;
; -0.132 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.822 ns               ;
; -0.130 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.182 ns               ;
; -0.129 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.181 ns               ;
; -0.129 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.181 ns               ;
; -0.127 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.179 ns               ;
; -0.125 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.177 ns               ;
; -0.124 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.674 ns                 ; 38.798 ns               ;
; -0.120 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.810 ns               ;
; -0.118 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.808 ns               ;
; -0.118 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.808 ns               ;
; -0.106 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.153 ns               ;
; -0.105 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.152 ns               ;
; -0.105 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.795 ns               ;
; -0.105 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.794 ns               ;
; -0.105 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.795 ns               ;
; -0.104 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.793 ns               ;
; -0.100 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.789 ns               ;
; -0.095 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.785 ns               ;
; -0.090 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.780 ns               ;
; -0.090 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.780 ns               ;
; -0.088 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.674 ns                 ; 38.762 ns               ;
; -0.080 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.770 ns               ;
; -0.075 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.127 ns               ;
; -0.075 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.127 ns               ;
; -0.074 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.126 ns               ;
; -0.074 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.126 ns               ;
; -0.073 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.125 ns               ;
; -0.070 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.122 ns               ;
; -0.070 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.122 ns               ;
; -0.069 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.121 ns               ;
; -0.050 ns                               ; 24.97 MHz ( period = 40.050 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.833 ns               ;
; -0.050 ns                               ; 24.97 MHz ( period = 40.050 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.833 ns               ;
; -0.047 ns                               ; 24.97 MHz ( period = 40.047 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.830 ns               ;
; -0.047 ns                               ; 24.97 MHz ( period = 40.047 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.830 ns               ;
; -0.046 ns                               ; 24.97 MHz ( period = 40.046 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.829 ns               ;
; -0.045 ns                               ; 24.97 MHz ( period = 40.045 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.828 ns               ;
; -0.045 ns                               ; 24.97 MHz ( period = 40.045 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.828 ns               ;
; -0.044 ns                               ; 24.97 MHz ( period = 40.044 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.783 ns                 ; 39.827 ns               ;
; -0.034 ns                               ; 24.98 MHz ( period = 40.034 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.774 ns                 ; 39.808 ns               ;
; -0.033 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.094 ns               ;
; -0.033 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.094 ns               ;
; -0.033 ns                               ; 24.98 MHz ( period = 40.033 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.774 ns                 ; 39.807 ns               ;
; -0.033 ns                               ; 24.98 MHz ( period = 40.033 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.774 ns                 ; 39.807 ns               ;
; -0.032 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.722 ns               ;
; -0.032 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.722 ns               ;
; -0.031 ns                               ; 24.98 MHz ( period = 40.031 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.774 ns                 ; 39.805 ns               ;
; -0.030 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.091 ns               ;
; -0.030 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.091 ns               ;
; -0.029 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.090 ns               ;
; -0.029 ns                               ; 24.98 MHz ( period = 40.029 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.774 ns                 ; 39.803 ns               ;
; -0.028 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.089 ns               ;
; -0.028 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.089 ns               ;
; -0.027 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.061 ns                 ; 39.088 ns               ;
; -0.026 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.716 ns               ;
; -0.021 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.073 ns               ;
; -0.021 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.073 ns               ;
; -0.020 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.072 ns               ;
; -0.020 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.072 ns               ;
; -0.019 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.071 ns               ;
; -0.017 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.069 ns               ;
; -0.016 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.068 ns               ;
; -0.016 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.068 ns               ;
; -0.016 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.068 ns               ;
; -0.016 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.068 ns               ;
; -0.015 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.067 ns               ;
; -0.014 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.066 ns               ;
; -0.014 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.704 ns               ;
; -0.012 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.052 ns                 ; 39.064 ns               ;
; -0.012 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.702 ns               ;
; -0.012 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.702 ns               ;
; -0.010 ns                               ; 24.99 MHz ( period = 40.010 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.769 ns                 ; 39.779 ns               ;
; -0.009 ns                               ; 24.99 MHz ( period = 40.009 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.769 ns                 ; 39.778 ns               ;
; 0.001 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.688 ns               ;
; 0.002 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.687 ns               ;
; 0.003 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.687 ns               ;
; 0.003 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.690 ns                 ; 38.687 ns               ;
; 0.006 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.689 ns                 ; 38.683 ns               ;
; 0.007 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.047 ns                 ; 39.040 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.746 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 5.639 ns                ;
; 0.780 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 5.605 ns                ;
; 0.813 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 5.554 ns                ;
; 0.848 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 5.519 ns                ;
; 0.853 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.523 ns                ;
; 0.880 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.496 ns                ;
; 0.939 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 5.436 ns                ;
; 0.949 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 5.436 ns                ;
; 0.969 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 5.406 ns                ;
; 1.024 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 5.343 ns                ;
; 1.031 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.345 ns                ;
; 1.036 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 5.349 ns                ;
; 1.055 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.321 ns                ;
; 1.074 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.302 ns                ;
; 1.113 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 5.262 ns                ;
; 1.117 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 5.258 ns                ;
; 1.125 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 5.242 ns                ;
; 1.146 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 5.229 ns                ;
; 1.156 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.220 ns                ;
; 1.162 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.386 ns                  ; 5.224 ns                ;
; 1.220 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 5.147 ns                ;
; 1.239 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.137 ns                ;
; 1.245 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 5.130 ns                ;
; 1.289 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 5.086 ns                ;
; 1.345 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 5.031 ns                ;
; 1.426 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.375 ns                  ; 4.949 ns                ;
; 1.686 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.369 ns                  ; 4.683 ns                ;
; 1.753 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.390 ns                  ; 4.637 ns                ;
; 1.782 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 4.603 ns                ;
; 1.936 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.386 ns                  ; 4.450 ns                ;
; 1.990 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 4.395 ns                ;
; 1.991 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.371 ns                  ; 4.380 ns                ;
; 1.996 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 4.371 ns                ;
; 2.014 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 4.353 ns                ;
; 2.033 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.386 ns                  ; 4.353 ns                ;
; 2.095 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.367 ns                  ; 4.272 ns                ;
; 2.113 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 4.272 ns                ;
; 2.285 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.394 ns                  ; 4.109 ns                ;
; 2.312 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 4.073 ns                ;
; 2.456 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.394 ns                  ; 3.938 ns                ;
; 2.466 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.381 ns                  ; 3.915 ns                ;
; 2.484 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 3.892 ns                ;
; 2.589 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 3.812 ns                ;
; 2.649 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.371 ns                  ; 3.722 ns                ;
; 2.805 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.385 ns                  ; 3.580 ns                ;
; 2.811 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 3.565 ns                ;
; 2.844 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.394 ns                  ; 3.550 ns                ;
; 2.927 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.381 ns                  ; 3.454 ns                ;
; 3.029 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 3.347 ns                ;
; 3.221 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 3.155 ns                ;
; 3.544 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.394 ns                  ; 2.850 ns                ;
; 3.879 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.376 ns                  ; 2.497 ns                ;
; 6.585 ns                                ; 292.83 MHz ( period = 3.415 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 3.200 ns                ;
; 6.658 ns                                ; 299.22 MHz ( period = 3.342 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 3.124 ns                ;
; 6.661 ns                                ; 299.49 MHz ( period = 3.339 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 3.121 ns                ;
; 6.895 ns                                ; 322.06 MHz ( period = 3.105 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.890 ns                ;
; 6.960 ns                                ; 328.95 MHz ( period = 3.040 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.822 ns                ;
; 7.008 ns                                ; 334.22 MHz ( period = 2.992 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.774 ns                ;
; 7.047 ns                                ; 338.64 MHz ( period = 2.953 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.738 ns                ;
; 7.071 ns                                ; 341.41 MHz ( period = 2.929 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.711 ns                ;
; 7.097 ns                                ; 344.47 MHz ( period = 2.903 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.685 ns                ;
; 7.175 ns                                ; 353.98 MHz ( period = 2.825 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.607 ns                ;
; 7.177 ns                                ; 354.23 MHz ( period = 2.823 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.605 ns                ;
; 7.179 ns                                ; 354.48 MHz ( period = 2.821 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.606 ns                ;
; 7.252 ns                                ; 363.90 MHz ( period = 2.748 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.533 ns                ;
; 7.310 ns                                ; 371.75 MHz ( period = 2.690 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.475 ns                ;
; 7.320 ns                                ; 373.13 MHz ( period = 2.680 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.462 ns                ;
; 7.325 ns                                ; 373.83 MHz ( period = 2.675 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.457 ns                ;
; 7.380 ns                                ; 381.68 MHz ( period = 2.620 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 2.402 ns                ;
; 7.406 ns                                ; 385.51 MHz ( period = 2.594 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.379 ns                ;
; 7.422 ns                                ; 387.90 MHz ( period = 2.578 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.363 ns                ;
; 7.431 ns                                ; 389.26 MHz ( period = 2.569 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.354 ns                ;
; 7.522 ns                                ; 403.55 MHz ( period = 2.478 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.263 ns                ;
; 7.524 ns                                ; 403.88 MHz ( period = 2.476 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.261 ns                ;
; 7.674 ns                                ; 429.92 MHz ( period = 2.326 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.111 ns                ;
; 7.737 ns                                ; 441.89 MHz ( period = 2.263 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.049 ns                ;
; 7.776 ns                                ; 449.64 MHz ( period = 2.224 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.010 ns                ;
; 7.808 ns                                ; 456.20 MHz ( period = 2.192 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.978 ns                ;
; 7.811 ns                                ; 456.83 MHz ( period = 2.189 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.975 ns                ;
; 7.847 ns                                ; 464.47 MHz ( period = 2.153 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.939 ns                ;
; 7.851 ns                                ; 465.33 MHz ( period = 2.149 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.935 ns                ;
; 7.861 ns                                ; 467.51 MHz ( period = 2.139 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.782 ns                  ; 1.921 ns                ;
; 7.878 ns                                ; 471.25 MHz ( period = 2.122 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.908 ns                ;
; 7.879 ns                                ; 471.48 MHz ( period = 2.121 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.907 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.918 ns                                ; 480.31 MHz ( period = 2.082 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.868 ns                ;
; 7.922 ns                                ; 481.23 MHz ( period = 2.078 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.864 ns                ;
; 7.945 ns                                ; 486.62 MHz ( period = 2.055 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.841 ns                ;
; 7.949 ns                                ; 487.57 MHz ( period = 2.051 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.837 ns                ;
; 7.950 ns                                ; 487.80 MHz ( period = 2.050 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.836 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.985 ns                                ; 496.28 MHz ( period = 2.015 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.801 ns                ;
; 7.989 ns                                ; 497.27 MHz ( period = 2.011 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.797 ns                ;
; 7.993 ns                                ; 498.26 MHz ( period = 2.007 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.793 ns                ;
; 8.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.770 ns                ;
; 8.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.766 ns                ;
; 8.021 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.765 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.056 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.730 ns                ;
; 8.060 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.726 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.722 ns                ;
; 8.087 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.699 ns                ;
; 8.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.695 ns                ;
; 8.092 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.694 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.120 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.666 ns                ;
; 8.127 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.659 ns                ;
; 8.131 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.655 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.135 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.651 ns                ;
; 8.158 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.628 ns                ;
; 8.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.624 ns                ;
; 8.163 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.623 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.198 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.588 ns                ;
; 8.202 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.584 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.206 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.580 ns                ;
; 8.229 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.557 ns                ;
; 8.231 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.555 ns                ;
; 8.233 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.553 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.269 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.517 ns                ;
; 8.273 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.513 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.509 ns                ;
; 8.300 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.486 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.304 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.482 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.322 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.464 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.340 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.446 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.361 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.425 ns                ;
; 8.371 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.415 ns                ;
; 8.372 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.414 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.379 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.407 ns                ;
; 8.393 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.393 ns                ;
; 8.396 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.390 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.411 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.375 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.432 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.354 ns                ;
; 8.435 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.351 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.463 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.323 ns                ;
; 8.464 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.322 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.482 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.304 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.503 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.283 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.530 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.256 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.535 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.251 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.187 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.741 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.713 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.680 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.499 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.807 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.064 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.007 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.532 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.567 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.569 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.572 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.634 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.675 ns                 ;
; 0.639 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.680 ns                 ;
; 0.640 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.681 ns                 ;
; 0.641 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.682 ns                 ;
; 0.641 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.682 ns                 ;
; 0.642 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.683 ns                 ;
; 0.649 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.651 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.652 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.693 ns                 ;
; 0.652 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.693 ns                 ;
; 0.653 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.659 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.663 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.671 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.673 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.718 ns                 ;
; 0.675 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.681 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.697 ns                 ;
; 0.686 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.702 ns                 ;
; 0.689 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.705 ns                 ;
; 0.696 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.702 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.718 ns                 ;
; 0.705 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.720 ns                 ;
; 0.732 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.747 ns                 ;
; 0.753 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.013 ns                  ; 0.740 ns                 ;
; 0.775 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.791 ns                 ;
; 0.777 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.793 ns                 ;
; 0.788 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.799 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.805 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.825 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.818 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.822 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.826 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.882 ns                 ;
; 0.838 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.840 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.851 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.854 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.864 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.879 ns                 ;
; 0.865 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.868 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.869 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.869 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.872 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.888 ns                 ;
; 0.889 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.905 ns                 ;
; 0.902 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.013 ns                  ; 0.889 ns                 ;
; 0.928 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.944 ns                 ;
; 0.932 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.948 ns                 ;
; 0.934 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.950 ns                 ;
; 0.941 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.957 ns                 ;
; 0.942 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.961 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.960 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.984 ns                 ;
; 0.950 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.965 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.969 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.969 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.969 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.991 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.003 ns                 ;
; 0.968 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.006 ns                 ;
; 0.992 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.008 ns                 ;
; 0.997 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 1.042 ns                 ;
; 0.998 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 1.043 ns                 ;
; 1.017 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.012 ns                  ; 1.005 ns                 ;
; 1.047 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.063 ns                 ;
; 1.051 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.067 ns                 ;
; 1.056 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.013 ns                  ; 1.043 ns                 ;
; 1.061 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.077 ns                 ;
; 1.078 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.094 ns                 ;
; 1.080 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.096 ns                 ;
; 1.081 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.097 ns                 ;
; 1.081 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.097 ns                 ;
; 1.082 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.098 ns                 ;
; 1.083 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.099 ns                 ;
; 1.083 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.099 ns                 ;
; 1.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.100 ns                 ;
; 1.086 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.102 ns                 ;
; 1.086 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.102 ns                 ;
; 1.086 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.102 ns                 ;
; 1.087 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.103 ns                 ;
; 1.091 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.106 ns                 ;
; 1.097 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.113 ns                 ;
; 1.108 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.124 ns                 ;
; 1.112 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 1.157 ns                 ;
; 1.123 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.144 ns                 ;
; 1.135 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.012 ns                  ; 1.123 ns                 ;
; 1.142 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.157 ns                 ;
; 1.142 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.157 ns                 ;
; 1.142 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.157 ns                 ;
; 1.142 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.157 ns                 ;
; 1.142 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.157 ns                 ;
; 1.146 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 1.211 ns                 ;
; 1.150 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.166 ns                 ;
; 1.168 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.184 ns                 ;
; 1.168 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 1.233 ns                 ;
; 1.174 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 1.239 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.513 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.310 ns                 ;
; -2.507 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.316 ns                 ;
; -2.492 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.331 ns                 ;
; -2.482 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.341 ns                 ;
; -2.473 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.350 ns                 ;
; -2.468 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.355 ns                 ;
; -2.457 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.366 ns                 ;
; -2.455 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.368 ns                 ;
; -2.304 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 1.548 ns                 ;
; -2.303 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 1.549 ns                 ;
; -2.134 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.689 ns                 ;
; -2.130 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.693 ns                 ;
; -2.109 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.714 ns                 ;
; -2.096 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.727 ns                 ;
; -2.085 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.738 ns                 ;
; -2.080 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.743 ns                 ;
; -2.063 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.760 ns                 ;
; -2.059 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.764 ns                 ;
; -2.025 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.798 ns                 ;
; -2.009 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.814 ns                 ;
; -1.997 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.826 ns                 ;
; -1.992 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.831 ns                 ;
; -1.938 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.885 ns                 ;
; -1.926 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.897 ns                 ;
; -1.921 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.902 ns                 ;
; -1.920 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 1.932 ns                 ;
; -1.872 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 1.980 ns                 ;
; -1.855 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 1.968 ns                 ;
; -1.850 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.002 ns                 ;
; -1.849 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.003 ns                 ;
; -1.801 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.051 ns                 ;
; -1.784 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 2.039 ns                 ;
; -1.779 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.073 ns                 ;
; -1.778 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.074 ns                 ;
; -1.730 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.122 ns                 ;
; -1.708 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.144 ns                 ;
; -1.659 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.193 ns                 ;
; -1.637 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.852 ns                   ; 2.215 ns                 ;
; -1.346 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.601 ns                   ; 2.255 ns                 ;
; -1.330 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.602 ns                   ; 2.272 ns                 ;
; -1.328 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.600 ns                   ; 2.272 ns                 ;
; -1.089 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.630 ns                   ; 2.541 ns                 ;
; -0.985 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.602 ns                   ; 2.617 ns                 ;
; -0.983 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.600 ns                   ; 2.617 ns                 ;
; -0.924 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.407 ns                 ;
; -0.924 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.407 ns                 ;
; -0.924 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.407 ns                 ;
; -0.924 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.407 ns                 ;
; -0.924 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                        ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.407 ns                 ;
; -0.897 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.601 ns                   ; 2.704 ns                 ;
; -0.785 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.546 ns                 ;
; -0.783 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.548 ns                 ;
; -0.774 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.557 ns                 ;
; -0.750 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.630 ns                   ; 2.880 ns                 ;
; -0.534 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.147 ns                   ; 2.613 ns                 ;
; -0.514 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.680 ns                   ; 3.166 ns                 ;
; -0.502 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.829 ns                 ;
; -0.501 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.830 ns                 ;
; -0.475 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.856 ns                 ;
; -0.449 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.690 ns                   ; 3.241 ns                 ;
; -0.383 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 0.948 ns                 ;
; -0.375 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.658 ns                   ; 3.283 ns                 ;
; -0.122 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                           ; LEDS:inst58|BLED[1]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.079 ns                 ;
; -0.108 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 1.223 ns                 ;
; -0.103 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                           ; LEDS:inst58|BLED[9]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.098 ns                 ;
; -0.078 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 1.253 ns                 ;
; -0.056 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.331 ns                   ; 1.275 ns                 ;
; -0.039 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                           ; LEDS:inst59|BLED[1]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.111 ns                   ; 3.072 ns                 ;
; -0.006 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                           ; LEDS:inst59|BLED[9]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.111 ns                   ; 3.105 ns                 ;
; 0.040 ns                                ; DIG_IN:inst5|B_DI[7]                                                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.643 ns                   ; 3.683 ns                 ;
; 0.062 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.196 ns                   ; 3.258 ns                 ;
; 0.097 ns                                ; DIG_IN:inst6|B_DI[12]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.658 ns                   ; 3.755 ns                 ;
; 0.123 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[1]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.276 ns                   ; 3.399 ns                 ;
; 0.136 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.196 ns                   ; 3.332 ns                 ;
; 0.152 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.179 ns                   ; 3.331 ns                 ;
; 0.219 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                           ; SLCD:inst55|data_in[9]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 3.515 ns                 ;
; 0.268 ns                                ; DIG_IN:inst6|B_DI[14]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[14]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.723 ns                   ; 3.991 ns                 ;
; 0.270 ns                                ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[10]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.682 ns                   ; 3.952 ns                 ;
; 0.290 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.019 ns                   ; 4.309 ns                 ;
; 0.290 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.019 ns                   ; 4.309 ns                 ;
; 0.290 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.019 ns                   ; 4.309 ns                 ;
; 0.290 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.019 ns                   ; 4.309 ns                 ;
; 0.290 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.019 ns                   ; 4.309 ns                 ;
; 0.290 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.019 ns                   ; 4.309 ns                 ;
; 0.308 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[9]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.276 ns                   ; 3.584 ns                 ;
; 0.308 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.225 ns                   ; 3.533 ns                 ;
; 0.313 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.276 ns                   ; 3.589 ns                 ;
; 0.330 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.575 ns                   ; 3.905 ns                 ;
; 0.335 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                           ; SLCD:inst55|data_in[1]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 3.631 ns                 ;
; 0.358 ns                                ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; SLCD:inst55|data_in[10]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.702 ns                   ; 4.060 ns                 ;
; 0.364 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                           ; LEDS:inst59|BLED[2]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.111 ns                   ; 3.475 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a1                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a1                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a2                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a0                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a3                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[4]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[3]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[2]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[0]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[0]                                                                                                                                         ; SCOMP:inst8|IIE[0]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[1]                                                                                                                                         ; SCOMP:inst8|IIE[1]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[2]                                                                                                                                         ; SCOMP:inst8|IIE[2]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[3]                                                                                                                                         ; SCOMP:inst8|IIE[3]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|GIE                                                                                                                                            ; SCOMP:inst8|GIE                                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|MW                                                                                                                                             ; SCOMP:inst8|MW                                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.395 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.585 ns                   ; 3.980 ns                 ;
; 0.406 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.353 ns                   ; 3.759 ns                 ;
; 0.460 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; LEDS:inst58|BLED[7]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.089 ns                 ;
; 0.464 ns                                ; SONAR:inst54|SONAR_RESULT[12][7]                                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.449 ns                   ; 2.913 ns                 ;
; 0.469 ns                                ; DIG_IN:inst6|B_DI[7]                                                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.553 ns                   ; 4.022 ns                 ;
; 0.497 ns                                ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; LEDS:inst58|BLED[10]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.607 ns                   ; 4.104 ns                 ;
; 0.514 ns                                ; SCOMP:inst8|PC_SAVED[0]                                                                                                                                    ; SCOMP:inst8|PC[0]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.515 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe17a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe18a[6] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.518 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_ed9:dffpipe19|dffe20a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_ed9:dffpipe19|dffe21a[0]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe17a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe18a[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; DIG_IN:inst5|B_DI[12]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.643 ns                   ; 4.165 ns                 ;
; 0.522 ns                                ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe17a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe18a[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe17a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe18a[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; SCOMP:inst8|PC_SAVED[7]                                                                                                                                    ; SCOMP:inst8|PC[7]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; SCOMP:inst8|PC[1]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; LEDS:inst58|BLED[7]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.639 ns                   ; 4.164 ns                 ;
; 0.525 ns                                ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; SCOMP:inst8|PC_STACK[6][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; SCOMP:inst8|PC_STACK[6][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[0]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.196 ns                   ; 3.723 ns                 ;
; 0.527 ns                                ; SCOMP:inst8|PC[2]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC[9]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC[8]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC[7]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16|dffe18a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[4]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[0][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|IR[9]                                                                                                                                          ; SCOMP:inst8|IR[9]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_ed9:dffpipe19|dffe20a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_ed9:dffpipe19|dffe21a[3]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|sub_parity10a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[6][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[6][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[6][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[3][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC_STACK[2][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[6][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[0][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.126 ns                   ; 3.663 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC_STACK[0][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[6][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[6][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[6][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[5][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[1][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[3][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[5]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|sub_parity12a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|parity11                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|parity11                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[0]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst8|PC_STACK[6][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[5]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst8|PC_STACK[1][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[0][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; SCOMP:inst8|PC_STACK[6][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SCOMP:inst8|PC_STACK[3][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; SCOMP:inst8|PC_STACK[1][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; SCOMP:inst8|PC_STACK[2][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|delayed_wrptr_g[0]                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|sub_parity12a0                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|delayed_wrptr_g[1]                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|sub_parity10a[0]                  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|parity9                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdptr_g[6]                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a3                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.565 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a1                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.565 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.231 ns                   ; 3.796 ns                 ;
; 0.568 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|counter8a1                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p|sub_parity10a[0]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.569 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.248 ns                   ; 3.817 ns                 ;
; 0.570 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.586 ns                 ;
; 0.581 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.181 ns                   ; 3.762 ns                 ;
; 0.593 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.219 ns                   ; 3.812 ns                 ;
; 0.599 ns                                ; DIG_IN:inst6|B_DI[7]                                                                                                                                       ; LEDS:inst58|BLED[7]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.607 ns                   ; 4.206 ns                 ;
; 0.606 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.138 ns                   ; 3.744 ns                 ;
; 0.614 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                           ; LEDS:inst58|BLED[8]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.815 ns                 ;
; 0.620 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                           ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.225 ns                   ; 3.845 ns                 ;
; 0.633 ns                                ; SCOMP:inst8|PC[0]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.649 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.719 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.586 ns                   ; 0.867 ns                 ;
; -1.601 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.581 ns                   ; 0.980 ns                 ;
; -1.373 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.176 ns                 ;
; -1.367 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.185 ns                 ;
; -1.367 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.182 ns                 ;
; -1.366 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.186 ns                 ;
; -1.365 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.187 ns                 ;
; -1.362 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.190 ns                 ;
; -1.361 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.188 ns                 ;
; -1.359 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.190 ns                 ;
; -1.355 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.197 ns                 ;
; -1.352 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.197 ns                 ;
; -1.344 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.205 ns                 ;
; -1.143 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.406 ns                 ;
; -1.140 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.412 ns                 ;
; -1.122 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.430 ns                 ;
; -0.996 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.551 ns                   ; 1.555 ns                 ;
; -0.993 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.551 ns                   ; 1.558 ns                 ;
; -0.975 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|scl_req                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 1.575 ns                 ;
; -0.964 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.585 ns                 ;
; -0.962 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.587 ns                 ;
; -0.844 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.705 ns                 ;
; -0.841 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.552 ns                   ; 1.711 ns                 ;
; -0.692 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 1.857 ns                 ;
; -0.681 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.551 ns                   ; 1.870 ns                 ;
; -0.395 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|scl_req                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.551 ns                   ; 2.156 ns                 ;
; -0.292 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 0.800 ns                 ;
; -0.290 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.963 ns                   ; 0.673 ns                 ;
; -0.251 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.924 ns                   ; 0.673 ns                 ;
; -0.020 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.start                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.072 ns                 ;
; 0.057 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.149 ns                 ;
; 0.059 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.151 ns                 ;
; 0.063 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.155 ns                 ;
; 0.063 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.155 ns                 ;
; 0.065 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.157 ns                 ;
; 0.066 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.159 ns                 ;
; 0.071 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.163 ns                 ;
; 0.097 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.189 ns                 ;
; 0.121 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; ODOMETRY:inst53|RPOS[10]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.082 ns                   ; 1.203 ns                 ;
; 0.133 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; ODOMETRY:inst53|RPOS[15]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.053 ns                   ; 1.186 ns                 ;
; 0.147 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; ODOMETRY:inst53|RPOS[14]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.053 ns                   ; 1.200 ns                 ;
; 0.153 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; ODOMETRY:inst53|RPOS[2]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.060 ns                   ; 1.213 ns                 ;
; 0.254 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; ODOMETRY:inst53|RPOS[1]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.060 ns                   ; 1.314 ns                 ;
; 0.261 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; ODOMETRY:inst53|RPOS[5]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.060 ns                   ; 1.321 ns                 ;
; 0.272 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.510 ns                 ;
; 0.284 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; ODOMETRY:inst53|RPOS[4]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.060 ns                   ; 1.344 ns                 ;
; 0.290 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; ODOMETRY:inst53|RPOS[0]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.089 ns                   ; 1.379 ns                 ;
; 0.294 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.095 ns                   ; 1.389 ns                 ;
; 0.302 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; ODOMETRY:inst53|RPOS[13]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.053 ns                   ; 1.355 ns                 ;
; 0.349 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; ODOMETRY:inst53|LPOS[15]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.880 ns                   ; 1.229 ns                 ;
; 0.372 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.092 ns                   ; 1.464 ns                 ;
; 0.372 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.610 ns                 ;
; 0.379 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 2.928 ns                 ;
; 0.387 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; ODOMETRY:inst53|RPOS[6]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.060 ns                   ; 1.447 ns                 ;
; 0.390 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; ODOMETRY:inst53|RPOS[11]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.053 ns                   ; 1.443 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CTIMER:inst21|INT                                                                                                               ; CTIMER:inst21|INT                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|PING_DONE                                                                                                          ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                                                                                                           ; TIMER:inst20|COUNT[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.409 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; ODOMETRY:inst53|LPOS[4]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.903 ns                   ; 1.312 ns                 ;
; 0.425 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; ODOMETRY:inst53|LPOS[2]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.903 ns                   ; 1.328 ns                 ;
; 0.425 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; ODOMETRY:inst53|LPOS[6]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.903 ns                   ; 1.328 ns                 ;
; 0.440 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 2.990 ns                 ;
; 0.442 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; ODOMETRY:inst53|LPOS[5]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.903 ns                   ; 1.345 ns                 ;
; 0.443 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; ODOMETRY:inst53|LPOS[8]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.903 ns                   ; 1.346 ns                 ;
; 0.447 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 2.997 ns                 ;
; 0.457 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; ODOMETRY:inst53|LPOS[0]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.903 ns                   ; 1.360 ns                 ;
; 0.460 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; ODOMETRY:inst53|RPOS[12]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.082 ns                   ; 1.542 ns                 ;
; 0.473 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[29] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.404 ns                   ; 2.877 ns                 ;
; 0.473 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[30] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.404 ns                   ; 2.877 ns                 ;
; 0.474 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.095 ns                   ; 1.569 ns                 ;
; 0.475 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[28] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.404 ns                   ; 2.879 ns                 ;
; 0.475 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[27] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.404 ns                   ; 2.879 ns                 ;
; 0.476 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.404 ns                   ; 2.880 ns                 ;
; 0.476 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[25] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.404 ns                   ; 2.880 ns                 ;
; 0.476 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.404 ns                   ; 2.880 ns                 ;
; 0.486 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; ODOMETRY:inst53|RPOS[8]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.060 ns                   ; 1.546 ns                 ;
; 0.502 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.908 ns                 ;
; 0.504 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.910 ns                 ;
; 0.509 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.915 ns                 ;
; 0.511 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.917 ns                 ;
; 0.511 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.917 ns                 ;
; 0.512 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.918 ns                 ;
; 0.512 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.918 ns                 ;
; 0.512 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.406 ns                   ; 2.918 ns                 ;
; 0.516 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.517 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.550 ns                   ; 3.067 ns                 ;
; 0.518 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.521 ns                                ; SLCD:inst55|count[9]                                                                                                            ; SLCD:inst55|count[9]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; ODOMETRY:inst53|RPOS[9]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.053 ns                   ; 1.574 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.408 ns                   ; 0.929 ns                 ;
; 0.522 ns                                ; ACC_CLK_GEN:inst60|count_400Khz[4]                                                                                              ; ACC_CLK_GEN:inst60|count_400Khz[4]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; ACC_CLK_GEN:inst60|count_170Khz[6]                                                                                              ; ACC_CLK_GEN:inst60|count_170Khz[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 3.073 ns                 ;
; 0.524 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 3.073 ns                 ;
; 0.524 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 3.073 ns                 ;
; 0.524 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 3.073 ns                 ;
; 0.524 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 3.073 ns                 ;
; 0.524 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 3.073 ns                 ;
; 0.524 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.549 ns                   ; 3.073 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.408 ns                   ; 0.933 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; SLCD:inst55|state.INIT                                                                                                          ; SLCD:inst55|state.INIT_CLOCK                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.733 ns                   ; 1.261 ns                 ;
; 0.529 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CTIMER:inst21|COUNT[15]                                                                                                         ; CTIMER:inst21|COUNT[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; TIMER:inst20|COUNT[15]                                                                                                          ; TIMER:inst20|COUNT[15]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|PING_TIME[15]                                                                                                      ; SONAR:inst54|PING_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.535 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx1p                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.538 ns                                ; SLCD:inst55|delay[6]                                                                                                            ; SLCD:inst55|delay[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.534 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.849 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.854 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 1.023 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.039 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.219 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.234 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.235 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.240 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.267 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.288 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.304 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.306 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.307 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.335 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.338 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.359 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.375 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.374 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.377 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.393 ns                 ;
; 1.391 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.398 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.399 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.409 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.430 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.446 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.448 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.464 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.466 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.482 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.470 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.493 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.497 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.501 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.517 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.537 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.539 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.555 ns                 ;
; 1.541 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.564 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.580 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.568 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.584 ns                 ;
; 1.572 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.588 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.607 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.623 ns                 ;
; 1.608 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.627 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.635 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.651 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.639 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.643 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.659 ns                 ;
; 1.650 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.666 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.678 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.694 ns                 ;
; 1.679 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.680 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.695 ns                 ;
; 1.681 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.693 ns                 ;
; 1.683 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.710 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.714 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.730 ns                 ;
; 1.720 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.735 ns                 ;
; 1.740 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.752 ns                 ;
; 1.740 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.752 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.749 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.765 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.762 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.766 ns                 ;
; 1.754 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.777 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.793 ns                 ;
; 1.781 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.785 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.801 ns                 ;
; 1.791 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.803 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.820 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.836 ns                 ;
; 1.821 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.837 ns                 ;
; 1.825 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.841 ns                 ;
; 1.848 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.864 ns                 ;
; 1.852 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.868 ns                 ;
; 1.886 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.901 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.891 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.907 ns                 ;
; 1.892 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.908 ns                 ;
; 1.918 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.933 ns                 ;
; 1.919 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.935 ns                 ;
; 1.923 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.939 ns                 ;
; 1.959 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.975 ns                 ;
; 1.962 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.978 ns                 ;
; 1.994 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.010 ns                 ;
; 2.005 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 2.017 ns                 ;
; 2.008 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 2.020 ns                 ;
; 2.023 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.038 ns                 ;
; 2.033 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.049 ns                 ;
; 2.159 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 2.171 ns                 ;
; 2.161 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 2.173 ns                 ;
; 2.199 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.214 ns                 ;
; 2.230 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.245 ns                 ;
; 2.246 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 2.258 ns                 ;
; 2.277 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.292 ns                 ;
; 2.285 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.300 ns                 ;
; 2.289 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 2.301 ns                 ;
; 2.450 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 2.462 ns                 ;
; 3.097 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 3.112 ns                 ;
; 5.376 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.394 ns                  ; 1.982 ns                 ;
; 6.032 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.394 ns                  ; 2.638 ns                 ;
; 6.034 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.394 ns                  ; 2.640 ns                 ;
; 6.139 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.394 ns                  ; 2.745 ns                 ;
; 6.159 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.389 ns                  ; 2.770 ns                 ;
; 6.185 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.389 ns                  ; 2.796 ns                 ;
; 6.189 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.376 ns                  ; 2.813 ns                 ;
; 6.294 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.394 ns                  ; 2.900 ns                 ;
; 6.347 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.399 ns                  ; 2.948 ns                 ;
; 6.358 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.385 ns                  ; 2.973 ns                 ;
; 6.416 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.403 ns                  ; 3.013 ns                 ;
; 6.464 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.403 ns                  ; 3.061 ns                 ;
; 6.526 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.385 ns                  ; 3.141 ns                 ;
; 6.533 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.369 ns                  ; 3.164 ns                 ;
; 6.583 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.403 ns                  ; 3.180 ns                 ;
; 6.592 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.384 ns                  ; 3.208 ns                 ;
; 6.620 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.384 ns                  ; 3.236 ns                 ;
; 6.721 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.385 ns                  ; 3.336 ns                 ;
; 6.755 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.376 ns                  ; 3.379 ns                 ;
; 6.768 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.399 ns                  ; 3.369 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; N/A                                     ; None                                                ; 7.514 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_INT                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.389 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.084 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.592 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.592 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.554 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.554 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.554 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.499 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.499 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.499 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.499 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.499 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.441 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.312 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.312 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.276 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.276 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.276 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.274 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.274 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.274 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.179 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.179 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.179 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.169 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.165 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.156 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.152 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.152 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.152 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.152 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.140 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.140 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.067 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.060 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.060 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.060 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.047 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.047 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.017 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.017 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.017 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.017 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.986 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.939 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.932 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.932 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.899 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.899 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.899 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.868 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.868 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.868 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.868 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.868 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.868 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.757 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.757 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.757 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.757 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.691 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.691 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.691 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.691 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.691 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.634 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.634 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.634 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.631 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.631 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.631 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.631 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.631 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.631 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.631 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.609 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.609 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.609 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.609 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.609 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.591 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.591 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.591 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.591 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.561 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.561 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.561 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.561 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.546 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.546 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.546 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.473 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.473 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.454 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.454 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.431 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.431 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.431 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.431 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.332 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.332 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.326 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.326 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.326 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.326 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.326 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.322 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.322 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.322 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.322 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.275 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.275 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.275 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.275 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.210 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.210 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.210 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.210 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.210 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.210 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.210 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.209 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.209 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.197 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.197 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.175 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.175 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.175 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.169 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.169 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.169 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.165 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.165 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.165 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.155 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.155 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.155 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.155 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.151 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.151 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.147 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.147 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.139 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.139 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.139 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.139 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.134 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][4]                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 13.715 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.616 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.466 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.304 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.267 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.193 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.170 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.144 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.076 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.075 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.070 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.036 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.979 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.971 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.953 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.948 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.906 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.899 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.877 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.868 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.865 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.842 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.840 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.829 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.822 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.811 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.805 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.768 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.766 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.736 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.730 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.706 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.698 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.694 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.690 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.672 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.658 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.648 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.648 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.643 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.629 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.607 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.603 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.599 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.595 ns  ; LEDS:inst58|BLED[6]                            ; LEDR[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.593 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.593 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.585 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.560 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.550 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.538 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.538 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.528 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.513 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.513 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.502 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.498 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.498 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.494 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.488 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.486 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.483 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.483 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.472 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.471 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.471 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.443 ns  ; LEDS:inst59|BLED[5]                            ; LEDG[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.441 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.440 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.436 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.436 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.410 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.398 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.389 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.388 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.377 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.373 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.360 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.352 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.349 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.335 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.321 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.314 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.312 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.298 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.295 ns  ; LEDS:inst59|BLED[3]                            ; LEDG[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.293 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.288 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.278 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.278 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.266 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.249 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.248 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.247 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.247 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.227 ns  ; LEDS:inst59|BLED[2]                            ; LEDG[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.217 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.213 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.208 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.204 ns  ; VEL_CONTROL:inst51|STOPPED                     ; NMOTR_R ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.193 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.192 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.186 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.184 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.184 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.181 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.170 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.166 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.162 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.156 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.142 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.121 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.118 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.115 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.102 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.097 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.095 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.092 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.091 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.090 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.084 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.075 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.070 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.060 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.054 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.053 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.052 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.050 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.046 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.041 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.034 ns  ; LEDS:inst59|BLED[6]                            ; LEDG[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.030 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.027 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.022 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.021 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.019 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.015 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.015 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.011 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.991 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.972 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.971 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.947 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.921 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.905 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.896 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.893 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.888 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.887 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.886 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.881 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.880 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.877 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.876 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.864 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.845 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.843 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.838 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.838 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.835 ns  ; LEDS:inst59|BLED[4]                            ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.834 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.789 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.779 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.774 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.764 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.757 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.747 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.737 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.727 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.712 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.712 ns  ; VEL_CONTROL:inst52|STOPPED                     ; NMOTR_L ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.711 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.703 ns  ; LEDS:inst58|BLED[4]                            ; LEDR[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.703 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.697 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.694 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.686 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.684 ns  ; LEDS:inst58|BLED[7]                            ; LEDR[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.682 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.680 ns  ; LEDS:inst58|BLED[5]                            ; LEDR[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.677 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.671 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.668 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.662 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.653 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.652 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.649 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.645 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.642 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.599 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.590 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.589 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.581 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.578 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.569 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.567 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.562 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.550 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.539 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.514 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[4] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 11.979 ns       ; PWR_FAIL ; LEDG[8] ;
; N/A   ; None              ; 11.853 ns       ; ALIVE    ; LEDG[8] ;
+-------+-------------------+-----------------+----------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.078 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.867 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.855 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.855 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.830 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.590 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.519 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.444 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.375 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.244 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.229 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.158 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.943 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.034 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.034 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.037 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.039 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.062 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.066 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.067 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.068 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.858 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.942 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.002 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.132 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.199 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.209 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.238 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.241 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.322 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.346 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.351 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.373 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.400 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.437 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.485 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.503 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.524 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.577 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.761 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.827 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.998 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.044 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.231 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.263 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.395 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.417 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.424 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.424 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.426 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.427 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.427 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.436 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.438 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.439 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.475 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.484 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.488 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.494 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.494 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.530 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.532 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.534 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.534 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.534 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.534 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.535 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.536 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.540 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.541 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.543 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.547 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.548 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.549 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.550 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.550 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.551 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.552 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.597 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.610 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.610 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.615 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.615 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.618 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.618 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.647 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.658 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.687 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.688 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.688 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.688 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.689 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.689 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.690 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.690 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.690 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.690 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.691 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.692 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.692 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.705 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.706 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.710 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.717 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.727 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.786 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.956 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.964 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.970 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.999 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.001 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.036 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.077 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.138 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.165 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.178 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.192 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.293 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.360 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.395 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.419 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.422 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.422 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.427 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.449 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.449 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.449 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.449 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.519 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.524 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.544 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.649 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.649 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.649 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.649 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.666 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.754 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.754 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.754 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.754 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.754 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.776 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.800 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.800 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.800 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.835 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.835 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.835 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.888 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.888 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.888 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.888 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.904 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.904 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.909 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.909 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.909 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.909 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.917 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.917 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.921 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.921 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.925 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.925 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][0]                                                     ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 13 03:19:05 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 85 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst68~2" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_int" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH~0" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "inst25~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8~0" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected gated clock "SCOMP:inst8|AC[1][0]~10" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~2" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~2" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3~0" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~3" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUT2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_IN" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~1" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~5" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 62.599 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]"
    Info: Fmax is 188.61 MHz (period= 5.302 ns)
    Info: + Largest register to register requirement is 67.677 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.010 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X49_Y17_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X25_Y19_N13; Fanout = 12; REG Node = 'UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.078 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y19_N13; Fanout = 12; REG Node = 'UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick'
        Info: 2: + IC(0.521 ns) + CELL(0.275 ns) = 0.796 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 6; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2'
        Info: 3: + IC(2.950 ns) + CELL(0.438 ns) = 4.184 ns; Loc. = LCCOMB_X49_Y17_N2; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]~1'
        Info: 4: + IC(0.234 ns) + CELL(0.660 ns) = 5.078 ns; Loc. = LCFF_X49_Y17_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]'
        Info: Total cell delay = 1.373 ns ( 27.04 % )
        Info: Total interconnect delay = 3.705 ns ( 72.96 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 11.25 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[15]" and destination register "VEL_CONTROL:inst52|IO_DATA_INT[5]"
    Info: + Largest register to register requirement is 19.766 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 2.975 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 497; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 0.547 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 57; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
                Info: 4: + IC(0.797 ns) + CELL(0.150 ns) = 1.494 ns; Loc. = LCCOMB_X28_Y14_N24; Fanout = 12; COMB Node = 'VEL_CONTROL:inst52|LATCH'
                Info: 5: + IC(0.944 ns) + CELL(0.537 ns) = 2.975 ns; Loc. = LCFF_X32_Y16_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[5]'
                Info: Total cell delay = 1.474 ns ( 27.64 % )
                Info: Total interconnect delay = 3.859 ns ( 72.36 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.995 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 0.555 ns; Loc. = LCFF_X61_Y19_N3; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.851 ns) + CELL(0.000 ns) = 1.406 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(1.052 ns) + CELL(0.537 ns) = 2.995 ns; Loc. = LCFF_X31_Y18_N31; Fanout = 2; REG Node = 'TIMER:inst20|COUNT[15]'
                Info: Total cell delay = 1.324 ns ( 24.73 % )
                Info: Total interconnect delay = 4.029 ns ( 75.27 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 8.516 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y18_N31; Fanout = 2; REG Node = 'TIMER:inst20|COUNT[15]'
        Info: 2: + IC(0.529 ns) + CELL(0.438 ns) = 0.967 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[15]~133'
        Info: 3: + IC(1.157 ns) + CELL(0.275 ns) = 2.399 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[15]~139'
        Info: 4: + IC(1.023 ns) + CELL(0.438 ns) = 3.860 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 10; COMB Node = 'I2C_INTERFACE:inst16|inst1[15]~140'
        Info: 5: + IC(0.781 ns) + CELL(0.275 ns) = 4.916 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Equal0~0'
        Info: 6: + IC(0.445 ns) + CELL(0.416 ns) = 5.777 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51|Equal0~1'
        Info: 7: + IC(0.315 ns) + CELL(0.420 ns) = 6.512 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|IO_DATA_INT~1'
        Info: 8: + IC(1.638 ns) + CELL(0.366 ns) = 8.516 ns; Loc. = LCFF_X32_Y16_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[5]'
        Info: Total cell delay = 2.628 ns ( 30.86 % )
        Info: Total interconnect delay = 5.888 ns ( 69.14 % )
Info: Slack time is -514 ps for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst52|IO_DATA_INT[3]" and destination register "VEL_CONTROL:inst52|MOTOR_CMD[12]"
    Info: + Largest register to register requirement is 39.061 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.725 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 3.693 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.787 ns) = 0.526 ns; Loc. = LCFF_X37_Y13_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.617 ns) + CELL(0.000 ns) = 2.143 ns; Loc. = CLKCTRL_G14; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.013 ns) + CELL(0.537 ns) = 3.693 ns; Loc. = LCFF_X34_Y15_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 21.88 % )
                Info: Total interconnect delay = 4.727 ns ( 78.12 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 4.418 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 497; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 0.552 ns; Loc. = LCFF_X30_Y14_N25; Fanout = 97; REG Node = 'SCOMP:inst8|IR[6]'
                Info: 4: + IC(0.568 ns) + CELL(0.378 ns) = 1.498 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~0'
                Info: 5: + IC(0.274 ns) + CELL(0.416 ns) = 2.188 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 9; COMB Node = 'IO_DECODER:inst24|Equal2~1'
                Info: 6: + IC(0.470 ns) + CELL(0.275 ns) = 2.933 ns; Loc. = LCCOMB_X28_Y14_N24; Fanout = 12; COMB Node = 'VEL_CONTROL:inst52|LATCH'
                Info: 7: + IC(0.948 ns) + CELL(0.537 ns) = 4.418 ns; Loc. = LCFF_X31_Y16_N1; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[3]'
                Info: Total cell delay = 2.393 ns ( 35.32 % )
                Info: Total interconnect delay = 4.383 ns ( 64.68 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 39.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y16_N1; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[3]'
        Info: 2: + IC(0.751 ns) + CELL(0.414 ns) = 1.165 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~7'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.236 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~9'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.307 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~11'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.466 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~13'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.537 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~15'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.608 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~17'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.679 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~19'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.750 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~21'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.821 ns; Loc. = LCCOMB_X32_Y16_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~23'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.892 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~25'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.963 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~27'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 2.109 ns; Loc. = LCCOMB_X32_Y16_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~29'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.180 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~31'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.251 ns; Loc. = LCCOMB_X32_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~33'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.322 ns; Loc. = LCCOMB_X32_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~35'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.393 ns; Loc. = LCCOMB_X32_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~37'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.464 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~39'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.535 ns; Loc. = LCCOMB_X32_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~41'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.606 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~43'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 3.016 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~44'
        Info: 22: + IC(0.251 ns) + CELL(0.420 ns) = 3.687 ns; Loc. = LCCOMB_X32_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan0~7'
        Info: 23: + IC(1.021 ns) + CELL(0.149 ns) = 4.857 ns; Loc. = LCCOMB_X33_Y14_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan0~11'
        Info: 24: + IC(0.241 ns) + CELL(0.416 ns) = 5.514 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 49; COMB Node = 'VEL_CONTROL:inst52|LessThan0~12'
        Info: 25: + IC(0.301 ns) + CELL(0.393 ns) = 6.208 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~4'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.279 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~6'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.350 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~8'
        Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 6.509 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~10'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.580 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~12'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.651 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~14'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.722 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~16'
        Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 7.132 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~17'
        Info: 33: + IC(0.719 ns) + CELL(0.150 ns) = 8.001 ns; Loc. = LCCOMB_X32_Y14_N26; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL[14]~12'
        Info: 34: + IC(1.019 ns) + CELL(0.393 ns) = 9.413 ns; Loc. = LCCOMB_X35_Y18_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~29'
        Info: 35: + IC(0.000 ns) + CELL(0.146 ns) = 9.559 ns; Loc. = LCCOMB_X35_Y18_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~31'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.630 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~33'
        Info: 37: + IC(0.000 ns) + CELL(0.410 ns) = 10.040 ns; Loc. = LCCOMB_X35_Y17_N2; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add4~34'
        Info: 38: + IC(0.763 ns) + CELL(0.275 ns) = 11.078 ns; Loc. = LCCOMB_X36_Y19_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~4'
        Info: 39: + IC(0.725 ns) + CELL(0.275 ns) = 12.078 ns; Loc. = LCCOMB_X36_Y17_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~5'
        Info: 40: + IC(0.263 ns) + CELL(0.393 ns) = 12.734 ns; Loc. = LCCOMB_X36_Y17_N30; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~9'
        Info: 41: + IC(0.874 ns) + CELL(0.275 ns) = 13.883 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 25; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~36'
        Info: 42: + IC(0.464 ns) + CELL(0.414 ns) = 14.761 ns; Loc. = LCCOMB_X37_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~11'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 14.832 ns; Loc. = LCCOMB_X37_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~13'
        Info: 44: + IC(0.000 ns) + CELL(0.159 ns) = 14.991 ns; Loc. = LCCOMB_X37_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~15'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 15.062 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~17'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 15.133 ns; Loc. = LCCOMB_X37_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~19'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 15.204 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~21'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 15.275 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~23'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 15.346 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~25'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 15.417 ns; Loc. = LCCOMB_X37_Y19_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~27'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 15.488 ns; Loc. = LCCOMB_X37_Y19_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~29'
        Info: 52: + IC(0.000 ns) + CELL(0.146 ns) = 15.634 ns; Loc. = LCCOMB_X37_Y19_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~31'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 15.705 ns; Loc. = LCCOMB_X37_Y18_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~33'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 15.776 ns; Loc. = LCCOMB_X37_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~35'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 15.847 ns; Loc. = LCCOMB_X37_Y18_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~37'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 15.918 ns; Loc. = LCCOMB_X37_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~39'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 15.989 ns; Loc. = LCCOMB_X37_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~41'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 16.060 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~43'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 16.131 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~45'
        Info: 60: + IC(0.000 ns) + CELL(0.159 ns) = 16.290 ns; Loc. = LCCOMB_X37_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~47'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 16.361 ns; Loc. = LCCOMB_X37_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~49'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 16.432 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~51'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 16.503 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~53'
        Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 16.574 ns; Loc. = LCCOMB_X37_Y18_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~55'
        Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 16.645 ns; Loc. = LCCOMB_X37_Y18_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~57'
        Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 16.716 ns; Loc. = LCCOMB_X37_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~59'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 16.787 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add7~61'
        Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 17.197 ns; Loc. = LCCOMB_X37_Y18_N30; Fanout = 5; COMB Node = 'VEL_CONTROL:inst52|Add7~62'
        Info: 69: + IC(0.736 ns) + CELL(0.393 ns) = 18.326 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~1'
        Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 18.397 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 18.468 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 18.539 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 18.610 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 18.681 ns; Loc. = LCCOMB_X38_Y19_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 18.752 ns; Loc. = LCCOMB_X38_Y19_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 76: + IC(0.000 ns) + CELL(0.146 ns) = 18.898 ns; Loc. = LCCOMB_X38_Y19_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 18.969 ns; Loc. = LCCOMB_X38_Y18_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 19.040 ns; Loc. = LCCOMB_X38_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 19.111 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 19.182 ns; Loc. = LCCOMB_X38_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 19.253 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 19.324 ns; Loc. = LCCOMB_X38_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 19.395 ns; Loc. = LCCOMB_X38_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 84: + IC(0.000 ns) + CELL(0.159 ns) = 19.554 ns; Loc. = LCCOMB_X38_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 19.625 ns; Loc. = LCCOMB_X38_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 19.696 ns; Loc. = LCCOMB_X38_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 19.767 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 19.838 ns; Loc. = LCCOMB_X38_Y18_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 19.909 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 19.980 ns; Loc. = LCCOMB_X38_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 91: + IC(0.000 ns) + CELL(0.410 ns) = 20.390 ns; Loc. = LCCOMB_X38_Y18_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add6~44'
        Info: 92: + IC(0.696 ns) + CELL(0.420 ns) = 21.506 ns; Loc. = LCCOMB_X37_Y17_N4; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR[21]~10'
        Info: 93: + IC(0.663 ns) + CELL(2.663 ns) = 24.832 ns; Loc. = DSPMULT_X39_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 94: + IC(0.000 ns) + CELL(0.224 ns) = 25.056 ns; Loc. = DSPOUT_X39_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 95: + IC(0.409 ns) + CELL(0.414 ns) = 25.879 ns; Loc. = LCCOMB_X40_Y17_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~1'
        Info: 96: + IC(0.000 ns) + CELL(0.410 ns) = 26.289 ns; Loc. = LCCOMB_X40_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~2'
        Info: 97: + IC(0.950 ns) + CELL(0.485 ns) = 27.724 ns; Loc. = LCCOMB_X38_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~15'
        Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 27.795 ns; Loc. = LCCOMB_X38_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~17'
        Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 27.866 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~19'
        Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 27.937 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~21'
        Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 28.008 ns; Loc. = LCCOMB_X38_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~23'
        Info: 102: + IC(0.000 ns) + CELL(0.410 ns) = 28.418 ns; Loc. = LCCOMB_X38_Y16_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~24'
        Info: 103: + IC(0.682 ns) + CELL(0.438 ns) = 29.538 ns; Loc. = LCCOMB_X37_Y16_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~3'
        Info: 104: + IC(0.278 ns) + CELL(0.149 ns) = 29.965 ns; Loc. = LCCOMB_X37_Y16_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~6'
        Info: 105: + IC(0.240 ns) + CELL(0.149 ns) = 30.354 ns; Loc. = LCCOMB_X37_Y16_N30; Fanout = 28; COMB Node = 'VEL_CONTROL:inst52|LessThan4~11'
        Info: 106: + IC(0.323 ns) + CELL(0.150 ns) = 30.827 ns; Loc. = LCCOMB_X37_Y16_N16; Fanout = 24; COMB Node = 'VEL_CONTROL:inst52|I_WARN_INT~0'
        Info: 107: + IC(0.297 ns) + CELL(0.275 ns) = 31.399 ns; Loc. = LCCOMB_X37_Y16_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|INT_CTRL~20'
        Info: 108: + IC(0.954 ns) + CELL(0.485 ns) = 32.838 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~13'
        Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 32.909 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~15'
        Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 32.980 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~17'
        Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 33.051 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~19'
        Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 33.122 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~21'
        Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 33.193 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~23'
        Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 33.264 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~25'
        Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 33.335 ns; Loc. = LCCOMB_X36_Y15_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~27'
        Info: 116: + IC(0.000 ns) + CELL(0.146 ns) = 33.481 ns; Loc. = LCCOMB_X36_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~29'
        Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 33.552 ns; Loc. = LCCOMB_X36_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~31'
        Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 33.623 ns; Loc. = LCCOMB_X36_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~33'
        Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 33.694 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~35'
        Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 33.765 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~37'
        Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 33.836 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~39'
        Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 33.907 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~41'
        Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 33.978 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~43'
        Info: 124: + IC(0.000 ns) + CELL(0.159 ns) = 34.137 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~45'
        Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 34.208 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~47'
        Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 34.279 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~49'
        Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 34.350 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~51'
        Info: 128: + IC(0.000 ns) + CELL(0.410 ns) = 34.760 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~52'
        Info: 129: + IC(0.668 ns) + CELL(0.393 ns) = 35.821 ns; Loc. = LCCOMB_X35_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~51'
        Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 35.892 ns; Loc. = LCCOMB_X35_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~53'
        Info: 131: + IC(0.000 ns) + CELL(0.410 ns) = 36.302 ns; Loc. = LCCOMB_X35_Y14_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add12~54'
        Info: 132: + IC(0.704 ns) + CELL(0.242 ns) = 37.248 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan8~12'
        Info: 133: + IC(0.734 ns) + CELL(0.149 ns) = 38.131 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan8~13'
        Info: 134: + IC(0.254 ns) + CELL(0.150 ns) = 38.535 ns; Loc. = LCCOMB_X34_Y14_N10; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]~27'
        Info: 135: + IC(0.806 ns) + CELL(0.150 ns) = 39.491 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[12]~12'
        Info: 136: + IC(0.000 ns) + CELL(0.084 ns) = 39.575 ns; Loc. = LCFF_X34_Y15_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[12]'
        Info: Total cell delay = 22.789 ns ( 57.58 % )
        Info: Total interconnect delay = 16.786 ns ( 42.42 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 194 path(s). See Report window for details.
Info: Slack time is 746 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[12]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.385 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.401 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.271 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 0.271 ns; Loc. = LCFF_X42_Y28_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.43 % )
                Info: Total interconnect delay = 2.092 ns ( 79.57 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.672 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.787 ns) = 0.526 ns; Loc. = LCFF_X37_Y13_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.617 ns) + CELL(0.000 ns) = 2.143 ns; Loc. = CLKCTRL_G14; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(0.992 ns) + CELL(0.537 ns) = 3.672 ns; Loc. = LCFF_X36_Y28_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 21.96 % )
                Info: Total interconnect delay = 4.706 ns ( 78.04 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y28_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: 2: + IC(0.326 ns) + CELL(0.438 ns) = 0.764 ns; Loc. = LCCOMB_X36_Y28_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~2'
        Info: 3: + IC(0.915 ns) + CELL(0.149 ns) = 1.828 ns; Loc. = LCCOMB_X41_Y28_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.253 ns) + CELL(0.393 ns) = 2.474 ns; Loc. = LCCOMB_X41_Y28_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.545 ns; Loc. = LCCOMB_X41_Y28_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.616 ns; Loc. = LCCOMB_X41_Y28_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.687 ns; Loc. = LCCOMB_X41_Y28_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~7'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.846 ns; Loc. = LCCOMB_X41_Y28_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.917 ns; Loc. = LCCOMB_X41_Y28_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.988 ns; Loc. = LCCOMB_X41_Y28_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~13'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.398 ns; Loc. = LCCOMB_X41_Y28_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~14'
        Info: 12: + IC(0.467 ns) + CELL(0.504 ns) = 4.369 ns; Loc. = LCCOMB_X42_Y28_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.440 ns; Loc. = LCCOMB_X42_Y28_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.511 ns; Loc. = LCCOMB_X42_Y28_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.582 ns; Loc. = LCCOMB_X42_Y28_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.653 ns; Loc. = LCCOMB_X42_Y28_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.063 ns; Loc. = LCCOMB_X42_Y28_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22'
        Info: 18: + IC(0.247 ns) + CELL(0.245 ns) = 5.555 ns; Loc. = LCCOMB_X42_Y28_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.639 ns; Loc. = LCFF_X42_Y28_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 3.431 ns ( 60.84 % )
        Info: Total interconnect delay = 2.208 ns ( 39.16 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]" and destination memory "DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.201 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 2: + IC(2.059 ns) + CELL(0.142 ns) = 2.201 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2'
            Info: Total cell delay = 0.142 ns ( 6.45 % )
            Info: Total interconnect delay = 2.059 ns ( 93.55 % )
        Info: - Smallest clock skew is 0.964 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.339 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.818 ns) + CELL(0.661 ns) = 3.339 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2'
                Info: Total cell delay = 1.521 ns ( 45.55 % )
                Info: Total interconnect delay = 1.818 ns ( 54.45 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.375 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.978 ns) + CELL(0.537 ns) = 2.375 ns; Loc. = LCFF_X2_Y35_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]'
                Info: Total cell delay = 1.397 ns ( 58.82 % )
                Info: Total interconnect delay = 0.978 ns ( 41.18 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" and destination register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.413 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
            Info: 2: + IC(0.319 ns) + CELL(0.438 ns) = 0.757 ns; Loc. = LCCOMB_X1_Y34_N26; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~29'
            Info: 3: + IC(0.423 ns) + CELL(0.149 ns) = 1.329 ns; Loc. = LCCOMB_X2_Y34_N12; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.413 ns; Loc. = LCFF_X2_Y34_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
            Info: Total cell delay = 0.671 ns ( 47.49 % )
            Info: Total interconnect delay = 0.742 ns ( 52.51 % )
        Info: - Smallest clock skew is 0.011 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.986 ns) + CELL(0.537 ns) = 2.393 ns; Loc. = LCFF_X2_Y34_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
                Info: Total cell delay = 1.407 ns ( 58.80 % )
                Info: Total interconnect delay = 0.986 ns ( 41.20 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.382 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.975 ns) + CELL(0.537 ns) = 2.382 ns; Loc. = LCFF_X1_Y34_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
                Info: Total cell delay = 1.407 ns ( 59.07 % )
                Info: Total interconnect delay = 0.975 ns ( 40.93 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y17_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X49_Y17_N14; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X49_Y17_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X49_Y17_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X49_Y17_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.513 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]"
    Info: + Shortest register to register delay is 1.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y19_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]'
        Info: 2: + IC(0.806 ns) + CELL(0.420 ns) = 1.226 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]~12'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.310 ns; Loc. = LCFF_X31_Y17_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.504 ns ( 38.47 % )
        Info: Total interconnect delay = 0.806 ns ( 61.53 % )
    Info: - Smallest register to register requirement is 3.823 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.807 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.478 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 497; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N25; Fanout = 97; REG Node = 'SCOMP:inst8|IR[6]'
                Info: 4: + IC(0.568 ns) + CELL(0.378 ns) = 3.856 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~0'
                Info: 5: + IC(0.268 ns) + CELL(0.150 ns) = 4.274 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 9; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 6: + IC(0.796 ns) + CELL(0.393 ns) = 5.463 ns; Loc. = LCCOMB_X30_Y17_N30; Fanout = 22; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 7: + IC(0.478 ns) + CELL(0.537 ns) = 6.478 ns; Loc. = LCFF_X31_Y17_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]'
                Info: Total cell delay = 2.245 ns ( 34.66 % )
                Info: Total interconnect delay = 4.233 ns ( 65.34 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.671 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 497; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X31_Y19_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]'
                Info: Total cell delay = 0.537 ns ( 20.10 % )
                Info: Total interconnect delay = 2.134 ns ( 79.90 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 69 path(s). See Report window for details.
Info: Minimum slack time is -1.719 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" and destination register "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7"
    Info: + Shortest register to register delay is 0.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
        Info: 2: + IC(0.501 ns) + CELL(0.366 ns) = 0.867 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
        Info: Total cell delay = 0.366 ns ( 42.21 % )
        Info: Total interconnect delay = 0.501 ns ( 57.79 % )
    Info: - Smallest register to register requirement is 2.586 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.570 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.710 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X61_Y19_N5; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.690 ns) + CELL(0.787 ns) = 4.390 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1'
                Info: 5: + IC(0.292 ns) + CELL(0.787 ns) = 5.469 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5'
                Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.792 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2'
                Info: 7: + IC(0.381 ns) + CELL(0.537 ns) = 6.710 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
                Info: Total cell delay = 3.221 ns ( 48.00 % )
                Info: Total interconnect delay = 3.489 ns ( 52.00 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.140 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X61_Y19_N5; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.690 ns) + CELL(0.537 ns) = 4.140 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
                Info: Total cell delay = 1.324 ns ( 31.98 % )
                Info: Total interconnect delay = 2.816 ns ( 68.02 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 30 path(s). See Report window for details.
Info: Minimum slack time is 534 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X37_Y13_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.550 ns; Loc. = LCFF_X37_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 42.55 % )
        Info: Total interconnect delay = 0.316 ns ( 57.45 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.636 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X37_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.37 % )
                Info: Total interconnect delay = 2.099 ns ( 79.63 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.636 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X37_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.37 % )
                Info: Total interconnect delay = 2.099 ns ( 79.63 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "SONAR:inst54|SONAR_INT" (data pin = "SONAR_ECHO", clock pin = "CLOCK_50") is 7.514 ns
    Info: + Longest pin to register delay is 8.935 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V24; Fanout = 3; PIN Node = 'SONAR_ECHO'
        Info: 2: + IC(5.224 ns) + CELL(0.150 ns) = 6.216 ns; Loc. = LCCOMB_X47_Y11_N8; Fanout = 17; COMB Node = 'SONAR:inst54|PINGER~0'
        Info: 3: + IC(0.275 ns) + CELL(0.388 ns) = 6.879 ns; Loc. = LCCOMB_X47_Y11_N0; Fanout = 1; COMB Node = 'SONAR:inst54|SONAR_INT~2'
        Info: 4: + IC(0.448 ns) + CELL(0.420 ns) = 7.747 ns; Loc. = LCCOMB_X47_Y12_N6; Fanout = 1; COMB Node = 'SONAR:inst54|SONAR_INT~3'
        Info: 5: + IC(0.955 ns) + CELL(0.149 ns) = 8.851 ns; Loc. = LCCOMB_X45_Y16_N30; Fanout = 1; COMB Node = 'SONAR:inst54|SONAR_INT~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.935 ns; Loc. = LCFF_X45_Y16_N31; Fanout = 2; REG Node = 'SONAR:inst54|SONAR_INT'
        Info: Total cell delay = 2.033 ns ( 22.75 % )
        Info: Total interconnect delay = 6.902 ns ( 77.25 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 3.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X45_Y16_N5; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_170KHz'
        Info: 4: + IC(0.302 ns) + CELL(0.537 ns) = 3.743 ns; Loc. = LCFF_X45_Y16_N31; Fanout = 2; REG Node = 'SONAR:inst54|SONAR_INT'
        Info: Total cell delay = 1.324 ns ( 35.37 % )
        Info: Total interconnect delay = 2.419 ns ( 64.63 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX1[2]" through register "QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]" is 13.715 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 8.427 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 497; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N19; Fanout = 132; REG Node = 'SCOMP:inst8|IR[3]'
        Info: 4: + IC(0.579 ns) + CELL(0.378 ns) = 3.867 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 1; COMB Node = 'IO_DECODER:inst24|Equal21~2'
        Info: 5: + IC(0.435 ns) + CELL(0.275 ns) = 4.577 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 2; COMB Node = 'IO_DECODER:inst24|Equal21~3'
        Info: 6: + IC(0.767 ns) + CELL(0.410 ns) = 5.754 ns; Loc. = LCCOMB_X29_Y12_N14; Fanout = 4; COMB Node = 'inst68~2'
        Info: 7: + IC(0.429 ns) + CELL(0.150 ns) = 6.333 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 16; COMB Node = 'inst74'
        Info: 8: + IC(1.557 ns) + CELL(0.537 ns) = 8.427 ns; Loc. = LCFF_X28_Y12_N13; Fanout = 7; REG Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]'
        Info: Total cell delay = 2.537 ns ( 30.11 % )
        Info: Total interconnect delay = 5.890 ns ( 69.89 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N13; Fanout = 7; REG Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]'
        Info: 2: + IC(1.069 ns) + CELL(0.275 ns) = 1.344 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|Mux4~0'
        Info: 3: + IC(3.402 ns) + CELL(2.650 ns) = 7.396 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'HEX1[2]'
        Info: Total cell delay = 2.925 ns ( 39.55 % )
        Info: Total interconnect delay = 4.471 ns ( 60.45 % )
Info: Longest tpd from source pin "PWR_FAIL" to destination pin "LEDG[8]" is 11.979 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_M20; Fanout = 1; PIN Node = 'PWR_FAIL'
    Info: 2: + IC(5.003 ns) + CELL(0.275 ns) = 6.140 ns; Loc. = LCCOMB_X61_Y19_N28; Fanout = 1; COMB Node = 'inst40'
    Info: 3: + IC(3.053 ns) + CELL(2.786 ns) = 11.979 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG[8]'
    Info: Total cell delay = 3.923 ns ( 32.75 % )
    Info: Total interconnect delay = 8.056 ns ( 67.25 % )
Info: th for register "DIG_IN:inst5|B_DI[3]" (data pin = "SW[3]", clock pin = "CLOCK_50") is 2.078 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 497; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N25; Fanout = 97; REG Node = 'SCOMP:inst8|IR[6]'
        Info: 4: + IC(0.568 ns) + CELL(0.378 ns) = 3.856 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.274 ns) + CELL(0.416 ns) = 4.546 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 9; COMB Node = 'IO_DECODER:inst24|Equal2~1'
        Info: 6: + IC(0.709 ns) + CELL(0.420 ns) = 5.675 ns; Loc. = LCCOMB_X31_Y13_N30; Fanout = 33; COMB Node = 'inst77'
        Info: 7: + IC(0.268 ns) + CELL(0.537 ns) = 6.480 ns; Loc. = LCFF_X31_Y13_N25; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[3]'
        Info: Total cell delay = 2.538 ns ( 39.17 % )
        Info: Total interconnect delay = 3.942 ns ( 60.83 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW[3]'
        Info: 2: + IC(1.078 ns) + CELL(0.149 ns) = 2.226 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 1; COMB Node = 'DIG_IN:inst5|B_DI[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.310 ns; Loc. = LCFF_X31_Y13_N25; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[3]'
        Info: Total cell delay = 1.232 ns ( 53.33 % )
        Info: Total interconnect delay = 1.078 ns ( 46.67 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Thu Nov 13 03:19:08 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


