

================================================================
== Vitis HLS Report for 'decision_function_5'
================================================================
* Date:           Wed Jun 29 02:58:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.323 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.32>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 3 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 4 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read44, i32 4294875285"   --->   Operation 7 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_49 = icmp_slt  i32 %p_read11, i32 4294886093"   --->   Operation 8 'icmp' 'comparison_49' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_50 = icmp_slt  i32 %p_read11, i32 108180"   --->   Operation 9 'icmp' 'comparison_50' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_51 = icmp_slt  i32 %p_read44, i32 53755"   --->   Operation 10 'icmp' 'comparison_51' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_52 = icmp_slt  i32 %p_read22, i32 88509"   --->   Operation 11 'icmp' 'comparison_52' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_53 = icmp_slt  i32 %p_read33, i32 81127"   --->   Operation 12 'icmp' 'comparison_53' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_54 = icmp_slt  i32 %p_read33, i32 4294895553"   --->   Operation 13 'icmp' 'comparison_54' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.11ns)   --->   "%comparison_55 = icmp_slt  i32 %p_read22, i32 4294859908"   --->   Operation 14 'icmp' 'comparison_55' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%activation = xor i1 %comparison, i1 1" [firmware/BDT.h:135]   --->   Operation 15 'xor' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%activation_140 = and i1 %comparison_49, i1 %activation" [firmware/BDT.h:133]   --->   Operation 16 'and' 'activation_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node activation_129)   --->   "%xor_ln135 = xor i1 %comparison_49, i1 1" [firmware/BDT.h:135]   --->   Operation 17 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_129 = and i1 %xor_ln135, i1 %activation" [firmware/BDT.h:135]   --->   Operation 18 'and' 'activation_129' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.33ns)   --->   "%activation_130 = and i1 %comparison_50, i1 %activation_129" [firmware/BDT.h:133]   --->   Operation 19 'and' 'activation_130' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_21)   --->   "%xor_ln135_16 = xor i1 %comparison_50, i1 1" [firmware/BDT.h:135]   --->   Operation 20 'xor' 'xor_ln135_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_21)   --->   "%activation_141 = and i1 %activation_129, i1 %xor_ln135_16" [firmware/BDT.h:135]   --->   Operation 21 'and' 'activation_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.33ns)   --->   "%activation_132 = and i1 %comparison_51, i1 %activation_130" [firmware/BDT.h:133]   --->   Operation 22 'and' 'activation_132' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_22)   --->   "%xor_ln135_17 = xor i1 %comparison_51, i1 1" [firmware/BDT.h:135]   --->   Operation 23 'xor' 'xor_ln135_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_22)   --->   "%activation_142 = and i1 %activation_130, i1 %xor_ln135_17" [firmware/BDT.h:135]   --->   Operation 24 'and' 'activation_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.33ns)   --->   "%activation_134 = and i1 %comparison_52, i1 %activation_132" [firmware/BDT.h:133]   --->   Operation 25 'and' 'activation_134' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_23)   --->   "%xor_ln135_18 = xor i1 %comparison_52, i1 1" [firmware/BDT.h:135]   --->   Operation 26 'xor' 'xor_ln135_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_23)   --->   "%activation_143 = and i1 %activation_132, i1 %xor_ln135_18" [firmware/BDT.h:135]   --->   Operation 27 'and' 'activation_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.33ns)   --->   "%activation_136 = and i1 %comparison_53, i1 %activation_134" [firmware/BDT.h:133]   --->   Operation 28 'and' 'activation_136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_24)   --->   "%xor_ln135_19 = xor i1 %comparison_53, i1 1" [firmware/BDT.h:135]   --->   Operation 29 'xor' 'xor_ln135_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_24)   --->   "%activation_144 = and i1 %activation_134, i1 %xor_ln135_19" [firmware/BDT.h:135]   --->   Operation 30 'and' 'activation_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_25)   --->   "%activation_145 = and i1 %comparison_54, i1 %activation_136" [firmware/BDT.h:133]   --->   Operation 31 'and' 'activation_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln135_20 = xor i1 %comparison_54, i1 1" [firmware/BDT.h:135]   --->   Operation 32 'xor' 'xor_ln135_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln133 = and i1 %comparison_55, i1 %xor_ln135_20" [firmware/BDT.h:133]   --->   Operation 33 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_146 = and i1 %and_ln133, i1 %activation_136" [firmware/BDT.h:133]   --->   Operation 34 'and' 'activation_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %comparison, i1 %activation_140" [firmware/BDT.h:148]   --->   Operation 35 'or' 'or_ln148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%zext_ln148 = zext i1 %activation" [firmware/BDT.h:148]   --->   Operation 36 'zext' 'zext_ln148' <Predicate = (or_ln148 & or_ln148_21 & or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_21 = or i1 %or_ln148, i1 %activation_141" [firmware/BDT.h:148]   --->   Operation 37 'or' 'or_ln148_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2" [firmware/BDT.h:148]   --->   Operation 38 'select' 'select_ln148' <Predicate = (or_ln148_21 & or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_22 = or i1 %or_ln148_21, i1 %activation_142" [firmware/BDT.h:148]   --->   Operation 39 'or' 'or_ln148_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_22 = select i1 %or_ln148_21, i2 %select_ln148, i2 3" [firmware/BDT.h:148]   --->   Operation 40 'select' 'select_ln148_22' <Predicate = (or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%zext_ln148_7 = zext i2 %select_ln148_22" [firmware/BDT.h:148]   --->   Operation 41 'zext' 'zext_ln148_7' <Predicate = (or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_23 = or i1 %or_ln148_22, i1 %activation_143" [firmware/BDT.h:148]   --->   Operation 42 'or' 'or_ln148_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_23 = select i1 %or_ln148_22, i3 %zext_ln148_7, i3 4" [firmware/BDT.h:148]   --->   Operation 43 'select' 'select_ln148_23' <Predicate = (or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_24 = or i1 %or_ln148_23, i1 %activation_144" [firmware/BDT.h:148]   --->   Operation 44 'or' 'or_ln148_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_24 = select i1 %or_ln148_23, i3 %select_ln148_23, i3 5" [firmware/BDT.h:148]   --->   Operation 45 'select' 'select_ln148_24' <Predicate = (or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_25 = or i1 %or_ln148_24, i1 %activation_145" [firmware/BDT.h:148]   --->   Operation 46 'or' 'or_ln148_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln148_25 = select i1 %or_ln148_24, i3 %select_ln148_24, i3 6" [firmware/BDT.h:148]   --->   Operation 47 'select' 'select_ln148_25' <Predicate = (or_ln148_25 & or_ln148_26)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln148_26 = or i1 %or_ln148_25, i1 %activation_146" [firmware/BDT.h:148]   --->   Operation 48 'or' 'or_ln148_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_26 = select i1 %or_ln148_25, i3 %select_ln148_25, i3 7" [firmware/BDT.h:148]   --->   Operation 49 'select' 'select_ln148_26' <Predicate = (or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln148_8 = zext i3 %select_ln148_26" [firmware/BDT.h:148]   --->   Operation 50 'zext' 'zext_ln148_8' <Predicate = (or_ln148_26)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_27 = select i1 %or_ln148_26, i4 %zext_ln148_8, i4 8" [firmware/BDT.h:148]   --->   Operation 51 'select' 'select_ln148_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.89ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 60435, i32 49727, i32 53403, i32 16296, i32 30423, i32 16496, i32 3784, i32 7411, i32 4294908677, i4 %select_ln148_27" [firmware/BDT.h:149]   --->   Operation 52 'mux' 'agg_result' <Predicate = true> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %agg_result" [firmware/BDT.h:153]   --->   Operation 53 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 4.32ns
The critical path consists of the following:
	wire read operation ('p_read44') on port 'p_read4' [6]  (0 ns)
	'icmp' operation ('comparison') [10]  (1.11 ns)
	'xor' operation ('activation', firmware/BDT.h:135) [18]  (0.331 ns)
	'and' operation ('activation', firmware/BDT.h:133) [19]  (0 ns)
	'or' operation ('or_ln148', firmware/BDT.h:148) [38]  (0.331 ns)
	'or' operation ('or_ln148_21', firmware/BDT.h:148) [40]  (0.331 ns)
	'or' operation ('or_ln148_22', firmware/BDT.h:148) [42]  (0.331 ns)
	'or' operation ('or_ln148_23', firmware/BDT.h:148) [45]  (0.331 ns)
	'or' operation ('or_ln148_24', firmware/BDT.h:148) [47]  (0.331 ns)
	'or' operation ('or_ln148_25', firmware/BDT.h:148) [49]  (0.331 ns)
	'or' operation ('or_ln148_26', firmware/BDT.h:148) [51]  (0 ns)
	'select' operation ('select_ln148_27', firmware/BDT.h:148) [54]  (0 ns)
	'mux' operation ('agg_result', firmware/BDT.h:149) [55]  (0.895 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
