// Seed: 3000701646
module module_0;
  assign id_1 = 1;
  wire id_2;
  module_2();
endmodule
module module_1 ();
  wire id_1;
  module_0();
endmodule
module module_2;
  always $display(1'b0);
  wand id_1;
  for (id_3 = !1'h0; {1, id_2 ? id_1 : 1'b0 & id_1}; id_3 = id_3) begin
    begin
      wire id_4, id_5;
      begin
        genvar id_6;
      end
    end
  end
endmodule
module module_3;
  wire id_1;
  reg id_2, id_3;
  module_2();
  reg id_4;
  id_5 :
  assert property (@(posedge id_4) {id_4{id_3}})
    @($display(
        id_4
    ))
      if (1) disable id_6;
      else id_2 <= (1 / id_5);
endmodule
