
Aquarium_Control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000548  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000004d4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  00800100  00800100  00000548  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000548  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000578  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  000005b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000edf  00000000  00000000  00000678  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000009f8  00000000  00000000  00001557  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000007f8  00000000  00000000  00001f4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000164  00000000  00000000  00002748  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004e8  00000000  00000000  000028ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004d4  00000000  00000000  00002d94  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000080  00000000  00000000  00003268  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 5d 00 	jmp	0xba	; 0xba <__vector_1>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	af 30       	cpi	r26, 0x0F	; 15
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 1a 01 	call	0x234	; 0x234 <main>
  88:	0c 94 68 02 	jmp	0x4d0	; 0x4d0 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <IR_Init>:
  - INT0 falling edge b·∫Øt b·∫Øt ƒë·∫ßu khung
  - ƒêo th·ªùi gian low/high, gi·∫£i m√£ 32-bit
*/
void IR_Init(void) {
    // PD2 (INT0) input, pull-up
    DDRD &= ~(1<<PD2);
  90:	8a b1       	in	r24, 0x0a	; 10
  92:	8b 7f       	andi	r24, 0xFB	; 251
  94:	8a b9       	out	0x0a, r24	; 10
    PORTD |=  (1<<PD2);
  96:	8b b1       	in	r24, 0x0b	; 11
  98:	84 60       	ori	r24, 0x04	; 4
  9a:	8b b9       	out	0x0b, r24	; 11
    // INT0 on any logical change
    EICRA |=  (1<<ISC00);
  9c:	e9 e6       	ldi	r30, 0x69	; 105
  9e:	f0 e0       	ldi	r31, 0x00	; 0
  a0:	80 81       	ld	r24, Z
  a2:	81 60       	ori	r24, 0x01	; 1
  a4:	80 83       	st	Z, r24
    EIMSK |=  (1<<INT0);
  a6:	8d b3       	in	r24, 0x1d	; 29
  a8:	81 60       	ori	r24, 0x01	; 1
  aa:	8d bb       	out	0x1d, r24	; 29

    // Timer1 d√πng ƒë·ªÉ ƒëo kho·∫£ng th·ªùi gian (prescaler 8)
    TCCR1B = 0;
  ac:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    sei();
  b0:	78 94       	sei
  b2:	08 95       	ret

000000b4 <IR_ClearFlag>:
}

void IR_ClearFlag(void) {
    ir_flag = false;
  b4:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <ir_flag>
  b8:	08 95       	ret

000000ba <__vector_1>:
}

ISR(INT0_vect) {
  ba:	1f 92       	push	r1
  bc:	0f 92       	push	r0
  be:	0f b6       	in	r0, 0x3f	; 63
  c0:	0f 92       	push	r0
  c2:	11 24       	eor	r1, r1
  c4:	2f 93       	push	r18
  c6:	8f 93       	push	r24
  c8:	9f 93       	push	r25
  ca:	af 93       	push	r26
  cc:	bf 93       	push	r27
    static uint8_t  state = 0, bit_cnt = 0;
    static uint32_t data_buf = 0;
    static uint16_t t_start = 0, t_mid = 0;

    switch (state) {
  ce:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <state.1747>
  d2:	81 30       	cpi	r24, 0x01	; 1
  d4:	91 f0       	breq	.+36     	; 0xfa <__vector_1+0x40>
  d6:	30 f0       	brcs	.+12     	; 0xe4 <__vector_1+0x2a>
  d8:	82 30       	cpi	r24, 0x02	; 2
  da:	79 f1       	breq	.+94     	; 0x13a <__vector_1+0x80>
  dc:	83 30       	cpi	r24, 0x03	; 3
  de:	09 f4       	brne	.+2      	; 0xe2 <__vector_1+0x28>
  e0:	50 c0       	rjmp	.+160    	; 0x182 <__vector_1+0xc8>
  e2:	9c c0       	rjmp	.+312    	; 0x21c <__vector_1+0x162>
        case 0:
            // B·∫Øt ƒë·∫ßu: reset timer, ch·ªù low > 8ms
            TCNT1 = 0;
  e4:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
  e8:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
            TCCR1B = (1<<CS11);
  ec:	82 e0       	ldi	r24, 0x02	; 2
  ee:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
            state = 1;
  f2:	81 e0       	ldi	r24, 0x01	; 1
  f4:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <state.1747>
            break;
  f8:	93 c0       	rjmp	.+294    	; 0x220 <__vector_1+0x166>
        case 1:
            t_start = TCNT1;
  fa:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
  fe:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 102:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <t_start.1750+0x1>
 106:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <t_start.1750>
            TCCR1B = 0;
 10a:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
            if (t_start > 7000 && t_start < 10000) {
 10e:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <t_start.1750>
 112:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <t_start.1750+0x1>
 116:	89 55       	subi	r24, 0x59	; 89
 118:	9b 41       	sbci	r25, 0x1B	; 27
 11a:	87 3b       	cpi	r24, 0xB7	; 183
 11c:	9b 40       	sbci	r25, 0x0B	; 11
 11e:	50 f4       	brcc	.+20     	; 0x134 <__vector_1+0x7a>
                // ƒë√∫ng kho·∫£ng 9ms
                // ch·ªù high 4.5ms
                TCNT1 = 0;
 120:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 124:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
                TCCR1B = (1<<CS11);
 128:	82 e0       	ldi	r24, 0x02	; 2
 12a:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
                state = 2;
 12e:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <state.1747>
 132:	76 c0       	rjmp	.+236    	; 0x220 <__vector_1+0x166>
            } else {
                state = 0;
 134:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <state.1747>
 138:	73 c0       	rjmp	.+230    	; 0x220 <__vector_1+0x166>
            }
            break;
        case 2:
            t_mid = TCNT1;
 13a:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
 13e:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 142:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <t_mid.1751+0x1>
 146:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <t_mid.1751>
            TCCR1B = 0;
 14a:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
            if (t_mid > 3500 && t_mid < 5500) {
 14e:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <t_mid.1751>
 152:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <t_mid.1751+0x1>
 156:	8d 5a       	subi	r24, 0xAD	; 173
 158:	9d 40       	sbci	r25, 0x0D	; 13
 15a:	8f 3c       	cpi	r24, 0xCF	; 207
 15c:	97 40       	sbci	r25, 0x07	; 7
 15e:	70 f4       	brcc	.+28     	; 0x17c <__vector_1+0xc2>
                // ƒë√∫ng kho·∫£ng 4.5ms => b·∫Øt ƒë·∫ßu thu 32 bit
                bit_cnt = 0;
 160:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <bit_cnt.1748>
                data_buf = 0;
 164:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
 168:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 16c:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 170:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
                state = 3;
 174:	83 e0       	ldi	r24, 0x03	; 3
 176:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <state.1747>
 17a:	52 c0       	rjmp	.+164    	; 0x220 <__vector_1+0x166>
            } else {
                state = 0;
 17c:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <state.1747>
 180:	4f c0       	rjmp	.+158    	; 0x220 <__vector_1+0x166>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 182:	87 eb       	ldi	r24, 0xB7	; 183
 184:	8a 95       	dec	r24
 186:	f1 f7       	brne	.-4      	; 0x184 <__vector_1+0xca>
 188:	00 00       	nop
            break;
        case 3:
            // Thu 32 bit: tr√™n m·ªói c·∫°nh falling, ƒë·ªçc ƒë·ªô d√†i high
            {
                _delay_us(550);
                if (PIND & (1<<PD2)) {
 18a:	4a 9b       	sbis	0x09, 2	; 9
 18c:	16 c0       	rjmp	.+44     	; 0x1ba <__vector_1+0x100>
                    data_buf = (data_buf<<1) | 1;
 18e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 192:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 196:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 19a:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
 19e:	88 0f       	add	r24, r24
 1a0:	99 1f       	adc	r25, r25
 1a2:	aa 1f       	adc	r26, r26
 1a4:	bb 1f       	adc	r27, r27
 1a6:	81 60       	ori	r24, 0x01	; 1
 1a8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 1ac:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1b0:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 1b4:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
 1b8:	14 c0       	rjmp	.+40     	; 0x1e2 <__vector_1+0x128>
                } else {
                    data_buf = (data_buf<<1);
 1ba:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1be:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1c2:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 1c6:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
 1ca:	88 0f       	add	r24, r24
 1cc:	99 1f       	adc	r25, r25
 1ce:	aa 1f       	adc	r26, r26
 1d0:	bb 1f       	adc	r27, r27
 1d2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 1d6:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1da:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 1de:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
                }
                bit_cnt++;
 1e2:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <bit_cnt.1748>
 1e6:	8f 5f       	subi	r24, 0xFF	; 255
 1e8:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <bit_cnt.1748>
                if (bit_cnt >= 32) {
 1ec:	80 32       	cpi	r24, 0x20	; 32
 1ee:	c0 f0       	brcs	.+48     	; 0x220 <__vector_1+0x166>
                    ir_data = data_buf;
 1f0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1f4:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1f8:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 1fc:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
 200:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <ir_data>
 204:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <ir_data+0x1>
 208:	a0 93 0d 01 	sts	0x010D, r26	; 0x80010d <ir_data+0x2>
 20c:	b0 93 0e 01 	sts	0x010E, r27	; 0x80010e <ir_data+0x3>
                    ir_flag = true;
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <ir_flag>
                    state = 0;
 216:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <state.1747>
 21a:	02 c0       	rjmp	.+4      	; 0x220 <__vector_1+0x166>
                }
            }
            break;
        default:
            state = 0;
 21c:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <state.1747>
    }
 220:	bf 91       	pop	r27
 222:	af 91       	pop	r26
 224:	9f 91       	pop	r25
 226:	8f 91       	pop	r24
 228:	2f 91       	pop	r18
 22a:	0f 90       	pop	r0
 22c:	0f be       	out	0x3f, r0	; 63
 22e:	0f 90       	pop	r0
 230:	1f 90       	pop	r1
 232:	18 95       	reti

00000234 <main>:
#define IR_ALL_OFF   0xFF629D
#define IR_CHASE1    0xFFE21D
#define IR_CHASE2    0xFF22DD
#define IR_SERVO     0xFF02FD

int main(void) {
 234:	cf 93       	push	r28
 236:	df 93       	push	r29
 238:	00 d0       	rcall	.+0      	; 0x23a <main+0x6>
 23a:	cd b7       	in	r28, 0x3d	; 61
 23c:	de b7       	in	r29, 0x3e	; 62
	IR_Init();
 23e:	0e 94 48 00 	call	0x90	; 0x90 <IR_Init>
	LED_chase_Init();
 242:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <LED_chase_Init>
	uint16_t pattern = 0x0001;
 246:	81 e0       	ldi	r24, 0x01	; 1
 248:	90 e0       	ldi	r25, 0x00	; 0
 24a:	9a 83       	std	Y+2, r25	; 0x02
 24c:	89 83       	std	Y+1, r24	; 0x01
	bool all_on_flag = false;
	Servo_Init();
 24e:	0e 94 a1 01 	call	0x342	; 0x342 <Servo_Init>
	uint8_t chase_mode = 0;
 252:	10 e0       	ldi	r17, 0x00	; 0

int main(void) {
	IR_Init();
	LED_chase_Init();
	uint16_t pattern = 0x0001;
	bool all_on_flag = false;
 254:	00 e0       	ldi	r16, 0x00	; 0
	Servo_Init();
	uint8_t chase_mode = 0;

	while (1) {
		if (IR_READY()) {
 256:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <ir_flag>
 25a:	88 23       	and	r24, r24
 25c:	09 f4       	brne	.+2      	; 0x260 <main+0x2c>
 25e:	62 c0       	rjmp	.+196    	; 0x324 <main+0xf0>
			uint32_t code = IR_GET_CODE();
 260:	c0 90 0b 01 	lds	r12, 0x010B	; 0x80010b <ir_data>
 264:	d0 90 0c 01 	lds	r13, 0x010C	; 0x80010c <ir_data+0x1>
 268:	e0 90 0d 01 	lds	r14, 0x010D	; 0x80010d <ir_data+0x2>
 26c:	f0 90 0e 01 	lds	r15, 0x010E	; 0x80010e <ir_data+0x3>
			IR_ClearFlag();
 270:	0e 94 5a 00 	call	0xb4	; 0xb4 <IR_ClearFlag>

			switch (code) {
 274:	2d ed       	ldi	r18, 0xDD	; 221
 276:	c2 16       	cp	r12, r18
 278:	22 e2       	ldi	r18, 0x22	; 34
 27a:	d2 06       	cpc	r13, r18
 27c:	2f ef       	ldi	r18, 0xFF	; 255
 27e:	e2 06       	cpc	r14, r18
 280:	f1 04       	cpc	r15, r1
 282:	99 f1       	breq	.+102    	; 0x2ea <main+0xb6>
 284:	48 f4       	brcc	.+18     	; 0x298 <main+0x64>
 286:	9d ef       	ldi	r25, 0xFD	; 253
 288:	c9 16       	cp	r12, r25
 28a:	92 e0       	ldi	r25, 0x02	; 2
 28c:	d9 06       	cpc	r13, r25
 28e:	9f ef       	ldi	r25, 0xFF	; 255
 290:	e9 06       	cpc	r14, r25
 292:	f1 04       	cpc	r15, r1
 294:	91 f1       	breq	.+100    	; 0x2fa <main+0xc6>
 296:	46 c0       	rjmp	.+140    	; 0x324 <main+0xf0>
 298:	2d e5       	ldi	r18, 0x5D	; 93
 29a:	c2 16       	cp	r12, r18
 29c:	22 ea       	ldi	r18, 0xA2	; 162
 29e:	d2 06       	cpc	r13, r18
 2a0:	2f ef       	ldi	r18, 0xFF	; 255
 2a2:	e2 06       	cpc	r14, r18
 2a4:	f1 04       	cpc	r15, r1
 2a6:	49 f0       	breq	.+18     	; 0x2ba <main+0x86>
 2a8:	8d e1       	ldi	r24, 0x1D	; 29
 2aa:	c8 16       	cp	r12, r24
 2ac:	82 ee       	ldi	r24, 0xE2	; 226
 2ae:	d8 06       	cpc	r13, r24
 2b0:	8f ef       	ldi	r24, 0xFF	; 255
 2b2:	e8 06       	cpc	r14, r24
 2b4:	f1 04       	cpc	r15, r1
 2b6:	89 f0       	breq	.+34     	; 0x2da <main+0xa6>
 2b8:	35 c0       	rjmp	.+106    	; 0x324 <main+0xf0>
				case IR_ALL_ON:
				//Toggle all LEDs on/off
				if (!all_on_flag)
 2ba:	01 11       	cpse	r16, r1
 2bc:	07 c0       	rjmp	.+14     	; 0x2cc <main+0x98>
				{
					LED_Write(0xFFFF);
 2be:	8f ef       	ldi	r24, 0xFF	; 255
 2c0:	9f ef       	ldi	r25, 0xFF	; 255
 2c2:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <LED_Write>
				}else
				{
					LED_Write(0x0000);
					all_on_flag = false;
				}
				chase_mode = 0;
 2c6:	10 e0       	ldi	r17, 0x00	; 0
				case IR_ALL_ON:
				//Toggle all LEDs on/off
				if (!all_on_flag)
				{
					LED_Write(0xFFFF);
					all_on_flag = true;
 2c8:	01 e0       	ldi	r16, 0x01	; 1
 2ca:	2c c0       	rjmp	.+88     	; 0x324 <main+0xf0>
				}else
				{
					LED_Write(0x0000);
 2cc:	80 e0       	ldi	r24, 0x00	; 0
 2ce:	90 e0       	ldi	r25, 0x00	; 0
 2d0:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <LED_Write>
					all_on_flag = false;
				}
				chase_mode = 0;
 2d4:	10 e0       	ldi	r17, 0x00	; 0
					LED_Write(0xFFFF);
					all_on_flag = true;
				}else
				{
					LED_Write(0x0000);
					all_on_flag = false;
 2d6:	00 e0       	ldi	r16, 0x00	; 0
 2d8:	25 c0       	rjmp	.+74     	; 0x324 <main+0xf0>
				chase_mode = 0;
				break;
				
				case IR_CHASE1:
				//Toggle chase mode 1
				if (chase_mode != 1)
 2da:	11 30       	cpi	r17, 0x01	; 1
 2dc:	f1 f4       	brne	.+60     	; 0x31a <main+0xe6>
					chase_mode = 1;
					all_on_flag = false;
				}else
				{
					chase_mode = 0;
					LED_Write(0x0000);
 2de:	80 e0       	ldi	r24, 0x00	; 0
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <LED_Write>
				{
					chase_mode = 1;
					all_on_flag = false;
				}else
				{
					chase_mode = 0;
 2e6:	10 e0       	ldi	r17, 0x00	; 0
 2e8:	1d c0       	rjmp	.+58     	; 0x324 <main+0xf0>
				}
				break;
				
				case IR_CHASE2:
				//Toggle chase mode 2
				if (chase_mode != 2)
 2ea:	12 30       	cpi	r17, 0x02	; 2
 2ec:	c9 f4       	brne	.+50     	; 0x320 <main+0xec>
					chase_mode = 2;
					all_on_flag = false;
				}else
				{
					chase_mode = 0;
					LED_Write(0x0000);
 2ee:	80 e0       	ldi	r24, 0x00	; 0
 2f0:	90 e0       	ldi	r25, 0x00	; 0
 2f2:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <LED_Write>
				{
					chase_mode = 2;
					all_on_flag = false;
				}else
				{
					chase_mode = 0;
 2f6:	10 e0       	ldi	r17, 0x00	; 0
 2f8:	15 c0       	rjmp	.+42     	; 0x324 <main+0xf0>
				}
				
				break;
				case IR_SERVO:
				// Quay servo 180∞ ? gi? 1s ? quay v? 0∞
				Servo_SetAngle(180);
 2fa:	84 eb       	ldi	r24, 0xB4	; 180
 2fc:	0e 94 b1 01 	call	0x362	; 0x362 <Servo_SetAngle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 300:	9f ef       	ldi	r25, 0xFF	; 255
 302:	29 e6       	ldi	r18, 0x69	; 105
 304:	88 e1       	ldi	r24, 0x18	; 24
 306:	91 50       	subi	r25, 0x01	; 1
 308:	20 40       	sbci	r18, 0x00	; 0
 30a:	80 40       	sbci	r24, 0x00	; 0
 30c:	e1 f7       	brne	.-8      	; 0x306 <main+0xd2>
 30e:	00 c0       	rjmp	.+0      	; 0x310 <main+0xdc>
 310:	00 00       	nop
				_delay_ms(500);
				Servo_SetAngle(0);
 312:	80 e0       	ldi	r24, 0x00	; 0
 314:	0e 94 b1 01 	call	0x362	; 0x362 <Servo_SetAngle>
				break;
 318:	05 c0       	rjmp	.+10     	; 0x324 <main+0xf0>
				
				case IR_CHASE1:
				//Toggle chase mode 1
				if (chase_mode != 1)
				{
					chase_mode = 1;
 31a:	11 e0       	ldi	r17, 0x01	; 1
					all_on_flag = false;
 31c:	00 e0       	ldi	r16, 0x00	; 0
 31e:	02 c0       	rjmp	.+4      	; 0x324 <main+0xf0>
				
				case IR_CHASE2:
				//Toggle chase mode 2
				if (chase_mode != 2)
				{
					chase_mode = 2;
 320:	12 e0       	ldi	r17, 0x02	; 2
					all_on_flag = false;
 322:	00 e0       	ldi	r16, 0x00	; 0
				break;
			}
		}

		// N?u ?ang ? ch? ?? chase, ch?y liÍn t?c
		if (chase_mode == 1) {
 324:	11 30       	cpi	r17, 0x01	; 1
 326:	29 f4       	brne	.+10     	; 0x332 <main+0xfe>
			Led_chase1(&pattern);
 328:	ce 01       	movw	r24, r28
 32a:	01 96       	adiw	r24, 0x01	; 1
 32c:	0e 94 ff 01 	call	0x3fe	; 0x3fe <Led_chase1>
 330:	92 cf       	rjmp	.-220    	; 0x256 <main+0x22>
			} else if (chase_mode == 2) {
 332:	12 30       	cpi	r17, 0x02	; 2
 334:	09 f0       	breq	.+2      	; 0x338 <main+0x104>
 336:	8f cf       	rjmp	.-226    	; 0x256 <main+0x22>
			Led_chase2(&pattern);
 338:	ce 01       	movw	r24, r28
 33a:	01 96       	adiw	r24, 0x01	; 1
 33c:	0e 94 1b 02 	call	0x436	; 0x436 <Led_chase2>
 340:	8a cf       	rjmp	.-236    	; 0x256 <main+0x22>

00000342 <Servo_Init>:
 */ 
#include "servo_control.h"
#include <avr/io.h>

void Servo_Init(void) {
	DDRD |= (1<<PD5);
 342:	8a b1       	in	r24, 0x0a	; 10
 344:	80 62       	ori	r24, 0x20	; 32
 346:	8a b9       	out	0x0a, r24	; 10
	// Fast PWM, ICR1 = TOP, non-inv (COM1A1)
	TCCR1A = (1<<COM1A1)|(1<<WGM11);
 348:	82 e8       	ldi	r24, 0x82	; 130
 34a:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B = (1<<WGM13)|(1<<WGM12)|(1<<CS11);  // prescaler = 8
 34e:	8a e1       	ldi	r24, 0x1A	; 26
 350:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	ICR1 = 40000 - 1;  // 50Hz: 16MHz/8/50 = 40000
 354:	8f e3       	ldi	r24, 0x3F	; 63
 356:	9c e9       	ldi	r25, 0x9C	; 156
 358:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 35c:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
 360:	08 95       	ret

00000362 <Servo_SetAngle>:
}

void Servo_SetAngle(uint8_t angle) {
	// 1ms ‚Üí 2000 counts, 2ms ‚Üí 4000 counts
	uint16_t ocr = 2000 + ((uint32_t)angle * 2000) / 180;
 362:	28 2f       	mov	r18, r24
 364:	30 e0       	ldi	r19, 0x00	; 0
 366:	a0 ed       	ldi	r26, 0xD0	; 208
 368:	b7 e0       	ldi	r27, 0x07	; 7
 36a:	0e 94 59 02 	call	0x4b2	; 0x4b2 <__umulhisi3>
 36e:	24 eb       	ldi	r18, 0xB4	; 180
 370:	30 e0       	ldi	r19, 0x00	; 0
 372:	40 e0       	ldi	r20, 0x00	; 0
 374:	50 e0       	ldi	r21, 0x00	; 0
 376:	0e 94 37 02 	call	0x46e	; 0x46e <__udivmodsi4>
 37a:	20 53       	subi	r18, 0x30	; 48
 37c:	38 4f       	sbci	r19, 0xF8	; 248
	OCR1A = ocr;
 37e:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 382:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 386:	08 95       	ret

00000388 <ShiftOut>:
#define DS     PD4

// H‡m d?ch 1 byte ra 74HC595
void ShiftOut (uint8_t data)
{
	for (int8_t i = 7; i >= 0; i--) 
 388:	97 e0       	ldi	r25, 0x07	; 7
 38a:	1a c0       	rjmp	.+52     	; 0x3c0 <ShiftOut+0x38>
	{
		if (data & (1 << i)) PORTD |=  (1 << DS);
 38c:	28 2f       	mov	r18, r24
 38e:	30 e0       	ldi	r19, 0x00	; 0
 390:	09 2e       	mov	r0, r25
 392:	02 c0       	rjmp	.+4      	; 0x398 <ShiftOut+0x10>
 394:	35 95       	asr	r19
 396:	27 95       	ror	r18
 398:	0a 94       	dec	r0
 39a:	e2 f7       	brpl	.-8      	; 0x394 <ShiftOut+0xc>
 39c:	20 ff       	sbrs	r18, 0
 39e:	04 c0       	rjmp	.+8      	; 0x3a8 <ShiftOut+0x20>
 3a0:	2b b1       	in	r18, 0x0b	; 11
 3a2:	20 61       	ori	r18, 0x10	; 16
 3a4:	2b b9       	out	0x0b, r18	; 11
 3a6:	03 c0       	rjmp	.+6      	; 0x3ae <ShiftOut+0x26>
		else                 PORTD &= ~(1 << DS);
 3a8:	2b b1       	in	r18, 0x0b	; 11
 3aa:	2f 7e       	andi	r18, 0xEF	; 239
 3ac:	2b b9       	out	0x0b, r18	; 11

		PORTD |=  (1 << SH_CP);
 3ae:	2b b1       	in	r18, 0x0b	; 11
 3b0:	24 60       	ori	r18, 0x04	; 4
 3b2:	2b b9       	out	0x0b, r18	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3b4:	00 00       	nop
		_delay_us(1);
		PORTD &= ~(1 << SH_CP);
 3b6:	2b b1       	in	r18, 0x0b	; 11
 3b8:	2b 7f       	andi	r18, 0xFB	; 251
 3ba:	2b b9       	out	0x0b, r18	; 11
 3bc:	00 00       	nop
#define DS     PD4

// H‡m d?ch 1 byte ra 74HC595
void ShiftOut (uint8_t data)
{
	for (int8_t i = 7; i >= 0; i--) 
 3be:	91 50       	subi	r25, 0x01	; 1
 3c0:	99 23       	and	r25, r25
 3c2:	24 f7       	brge	.-56     	; 0x38c <ShiftOut+0x4>
		PORTD |=  (1 << SH_CP);
		_delay_us(1);
		PORTD &= ~(1 << SH_CP);
		_delay_us(1);
	}
}
 3c4:	08 95       	ret

000003c6 <latch>:

// Latch d? li?u lÍn output
void latch(void) 
{
	PORTD |=  (1 << ST_CP);
 3c6:	8b b1       	in	r24, 0x0b	; 11
 3c8:	88 60       	ori	r24, 0x08	; 8
 3ca:	8b b9       	out	0x0b, r24	; 11
 3cc:	00 00       	nop
	_delay_us(1);
	PORTD &= ~(1 << ST_CP);
 3ce:	8b b1       	in	r24, 0x0b	; 11
 3d0:	87 7f       	andi	r24, 0xF7	; 247
 3d2:	8b b9       	out	0x0b, r24	; 11
 3d4:	00 00       	nop
 3d6:	08 95       	ret

000003d8 <LED_chase_Init>:
}

// Kh?i t?o c·c ch‚n
void LED_chase_Init(void) 
{
	DDRB |= (1<<SH_CP)|(1<<ST_CP)|(1<<DS);
 3d8:	84 b1       	in	r24, 0x04	; 4
 3da:	8c 61       	ori	r24, 0x1C	; 28
 3dc:	84 b9       	out	0x04, r24	; 4
	PORTB &= ~((1<<SH_CP)|(1<<ST_CP)|(1<<DS));
 3de:	85 b1       	in	r24, 0x05	; 5
 3e0:	83 7e       	andi	r24, 0xE3	; 227
 3e2:	85 b9       	out	0x05, r24	; 5
 3e4:	08 95       	ret

000003e6 <LED_Write>:
}

// Xu?t pattern ra LED
void LED_Write(uint16_t pattern) 
{
 3e6:	cf 93       	push	r28
 3e8:	c8 2f       	mov	r28, r24
	ShiftOut((uint8_t)(pattern >> 8));       // G?i high byte tr??c
 3ea:	89 2f       	mov	r24, r25
 3ec:	0e 94 c4 01 	call	0x388	; 0x388 <ShiftOut>
	ShiftOut((uint8_t)(pattern & 0xFF));     // G?i low byte sau
 3f0:	8c 2f       	mov	r24, r28
 3f2:	0e 94 c4 01 	call	0x388	; 0x388 <ShiftOut>
	latch();
 3f6:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <latch>
}
 3fa:	cf 91       	pop	r28
 3fc:	08 95       	ret

000003fe <Led_chase1>:

// Mode 1: LED ch?y t? tr·i sang ph?i
void Led_chase1(uint16_t *pattern) {
 3fe:	cf 93       	push	r28
 400:	df 93       	push	r29
 402:	ec 01       	movw	r28, r24
	LED_Write(*pattern);
 404:	88 81       	ld	r24, Y
 406:	99 81       	ldd	r25, Y+1	; 0x01
 408:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <LED_Write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 40c:	83 ec       	ldi	r24, 0xC3	; 195
 40e:	99 e0       	ldi	r25, 0x09	; 9
 410:	01 97       	sbiw	r24, 0x01	; 1
 412:	f1 f7       	brne	.-4      	; 0x410 <__EEPROM_REGION_LENGTH__+0x10>
 414:	00 c0       	rjmp	.+0      	; 0x416 <__EEPROM_REGION_LENGTH__+0x16>
 416:	00 00       	nop
	_delay_ms(10);

	*pattern <<= 1;
 418:	88 81       	ld	r24, Y
 41a:	99 81       	ldd	r25, Y+1	; 0x01
 41c:	88 0f       	add	r24, r24
 41e:	99 1f       	adc	r25, r25
 420:	99 83       	std	Y+1, r25	; 0x01
 422:	88 83       	st	Y, r24
	if (*pattern == 0) *pattern = 0x0001;
 424:	89 2b       	or	r24, r25
 426:	21 f4       	brne	.+8      	; 0x430 <__EEPROM_REGION_LENGTH__+0x30>
 428:	81 e0       	ldi	r24, 0x01	; 1
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	99 83       	std	Y+1, r25	; 0x01
 42e:	88 83       	st	Y, r24
}
 430:	df 91       	pop	r29
 432:	cf 91       	pop	r28
 434:	08 95       	ret

00000436 <Led_chase2>:

// Mode 2: LED ch?y t? ph?i sang tr·i
void Led_chase2(uint16_t *pattern) {
 436:	cf 93       	push	r28
 438:	df 93       	push	r29
 43a:	ec 01       	movw	r28, r24
	LED_Write(*pattern);
 43c:	88 81       	ld	r24, Y
 43e:	99 81       	ldd	r25, Y+1	; 0x01
 440:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <LED_Write>
 444:	87 ea       	ldi	r24, 0xA7	; 167
 446:	91 e6       	ldi	r25, 0x61	; 97
 448:	01 97       	sbiw	r24, 0x01	; 1
 44a:	f1 f7       	brne	.-4      	; 0x448 <Led_chase2+0x12>
 44c:	00 c0       	rjmp	.+0      	; 0x44e <Led_chase2+0x18>
 44e:	00 00       	nop
	_delay_ms(100);

	*pattern >>= 1;
 450:	88 81       	ld	r24, Y
 452:	99 81       	ldd	r25, Y+1	; 0x01
 454:	96 95       	lsr	r25
 456:	87 95       	ror	r24
 458:	99 83       	std	Y+1, r25	; 0x01
 45a:	88 83       	st	Y, r24
	if (*pattern == 0) *pattern = 0x8000;
 45c:	89 2b       	or	r24, r25
 45e:	21 f4       	brne	.+8      	; 0x468 <Led_chase2+0x32>
 460:	80 e0       	ldi	r24, 0x00	; 0
 462:	90 e8       	ldi	r25, 0x80	; 128
 464:	99 83       	std	Y+1, r25	; 0x01
 466:	88 83       	st	Y, r24
 468:	df 91       	pop	r29
 46a:	cf 91       	pop	r28
 46c:	08 95       	ret

0000046e <__udivmodsi4>:
 46e:	a1 e2       	ldi	r26, 0x21	; 33
 470:	1a 2e       	mov	r1, r26
 472:	aa 1b       	sub	r26, r26
 474:	bb 1b       	sub	r27, r27
 476:	fd 01       	movw	r30, r26
 478:	0d c0       	rjmp	.+26     	; 0x494 <__udivmodsi4_ep>

0000047a <__udivmodsi4_loop>:
 47a:	aa 1f       	adc	r26, r26
 47c:	bb 1f       	adc	r27, r27
 47e:	ee 1f       	adc	r30, r30
 480:	ff 1f       	adc	r31, r31
 482:	a2 17       	cp	r26, r18
 484:	b3 07       	cpc	r27, r19
 486:	e4 07       	cpc	r30, r20
 488:	f5 07       	cpc	r31, r21
 48a:	20 f0       	brcs	.+8      	; 0x494 <__udivmodsi4_ep>
 48c:	a2 1b       	sub	r26, r18
 48e:	b3 0b       	sbc	r27, r19
 490:	e4 0b       	sbc	r30, r20
 492:	f5 0b       	sbc	r31, r21

00000494 <__udivmodsi4_ep>:
 494:	66 1f       	adc	r22, r22
 496:	77 1f       	adc	r23, r23
 498:	88 1f       	adc	r24, r24
 49a:	99 1f       	adc	r25, r25
 49c:	1a 94       	dec	r1
 49e:	69 f7       	brne	.-38     	; 0x47a <__udivmodsi4_loop>
 4a0:	60 95       	com	r22
 4a2:	70 95       	com	r23
 4a4:	80 95       	com	r24
 4a6:	90 95       	com	r25
 4a8:	9b 01       	movw	r18, r22
 4aa:	ac 01       	movw	r20, r24
 4ac:	bd 01       	movw	r22, r26
 4ae:	cf 01       	movw	r24, r30
 4b0:	08 95       	ret

000004b2 <__umulhisi3>:
 4b2:	a2 9f       	mul	r26, r18
 4b4:	b0 01       	movw	r22, r0
 4b6:	b3 9f       	mul	r27, r19
 4b8:	c0 01       	movw	r24, r0
 4ba:	a3 9f       	mul	r26, r19
 4bc:	70 0d       	add	r23, r0
 4be:	81 1d       	adc	r24, r1
 4c0:	11 24       	eor	r1, r1
 4c2:	91 1d       	adc	r25, r1
 4c4:	b2 9f       	mul	r27, r18
 4c6:	70 0d       	add	r23, r0
 4c8:	81 1d       	adc	r24, r1
 4ca:	11 24       	eor	r1, r1
 4cc:	91 1d       	adc	r25, r1
 4ce:	08 95       	ret

000004d0 <_exit>:
 4d0:	f8 94       	cli

000004d2 <__stop_program>:
 4d2:	ff cf       	rjmp	.-2      	; 0x4d2 <__stop_program>
