

================================================================
== Vitis HLS Report for 'server_512_s'
================================================================
* Date:           Sat Mar 18 14:31:09 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        iperf_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.677 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_rx_metadata, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_read_package, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i88 %s_axis_notifications, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_listen_port_status, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_listen_port, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln413 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:413]   --->   Operation 13 'specpipeline' 'specpipeline_ln413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specreset_ln421 = specreset void @_ssdm_op_SpecReset, i1 %listenState, i64 1, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:421]   --->   Operation 14 'specreset' 'specreset_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%listenState_load = load i1 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:424]   --->   Operation 15 'load' 'listenState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %listenState_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:424]   --->   Operation 16 'br' 'br_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln429 = store i1 1, i1 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:429]   --->   Operation 17 'store' 'store_ln429' <Predicate = (!listenState_load)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_listen_port_status, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = (listenState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %tmp_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:432]   --->   Operation 19 'br' 'br_ln432' <Predicate = (listenState_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_axis_listen_port_status_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_listen_port_status" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 's_axis_listen_port_status_read' <Predicate = (listenState_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %s_axis_listen_port_status_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'trunc' 'tmp' <Predicate = (listenState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln435 = br i1 %tmp, void, void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:435]   --->   Operation 22 'br' 'br_ln435' <Predicate = (listenState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln437 = store i1 0, i1 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:437]   --->   Operation 23 'store' 'store_ln437' <Predicate = (listenState_load & tmp_i & !tmp)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln438 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:438]   --->   Operation 24 'br' 'br_ln438' <Predicate = (listenState_load & tmp_i & !tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln439 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:439]   --->   Operation 25 'br' 'br_ln439' <Predicate = (listenState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln440 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:440]   --->   Operation 26 'br' 'br_ln440' <Predicate = (listenState_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i88P128A, i88 %s_axis_notifications, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 27 'nbreadreq' 'tmp_5_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln443 = br i1 %tmp_5_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:443]   --->   Operation 28 'br' 'br_ln443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%s_axis_notifications_read = read i88 @_ssdm_op_Read.axis.volatile.i88P128A, i88 %s_axis_notifications" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'read' 's_axis_notifications_read' <Predicate = (tmp_5_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i88.i32.i32, i88 %s_axis_notifications_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'tmp_length_V' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %tmp_length_V, i16 0"   --->   Operation 31 'icmp' 'icmp_ln1068' <Predicate = (tmp_5_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln447 = br i1 %icmp_ln1068, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:447]   --->   Operation 32 'br' 'br_ln447' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i88 %s_axis_notifications_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 33 'trunc' 'trunc_ln173' <Predicate = (tmp_5_i & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln451 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:451]   --->   Operation 34 'br' 'br_ln451' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%serverFsmState_load = load i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:453]   --->   Operation 35 'load' 'serverFsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln453 = br i1 %serverFsmState_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:453]   --->   Operation 36 'br' 'br_ln453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P128A, i16 %s_axis_rx_metadata, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 37 'nbreadreq' 'tmp_7_i' <Predicate = (!serverFsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %tmp_7_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:456]   --->   Operation 38 'br' 'br_ln456' <Predicate = (!serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxDataBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 39 'nbreadreq' 'tmp_9_i' <Predicate = (!serverFsmState_load & tmp_7_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %tmp_9_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:456]   --->   Operation 40 'br' 'br_ln456' <Predicate = (!serverFsmState_load & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %s_axis_rx_metadata" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'read' 'p_0' <Predicate = (!serverFsmState_load & tmp_7_i & tmp_9_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 42 [1/1] (1.16ns)   --->   "%rxDataBuffer_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxDataBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 42 'read' 'rxDataBuffer_read_1' <Predicate = (!serverFsmState_load & tmp_7_i & tmp_9_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxDataBuffer_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'bitselect' 'tmp_last_V' <Predicate = (!serverFsmState_load & tmp_7_i & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %tmp_last_V, void, void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:460]   --->   Operation 44 'br' 'br_ln460' <Predicate = (!serverFsmState_load & tmp_7_i & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln462 = store i1 1, i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:462]   --->   Operation 45 'store' 'store_ln462' <Predicate = (!serverFsmState_load & tmp_7_i & tmp_9_i & !tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln463 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:463]   --->   Operation 46 'br' 'br_ln463' <Predicate = (!serverFsmState_load & tmp_7_i & tmp_9_i & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln464 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:464]   --->   Operation 47 'br' 'br_ln464' <Predicate = (!serverFsmState_load & tmp_7_i & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln465 = br void %server<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:465]   --->   Operation 48 'br' 'br_ln465' <Predicate = (!serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxDataBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 49 'nbreadreq' 'tmp_8_i' <Predicate = (serverFsmState_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln467 = br i1 %tmp_8_i, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:467]   --->   Operation 50 'br' 'br_ln467' <Predicate = (serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.16ns)   --->   "%rxDataBuffer_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxDataBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'read' 'rxDataBuffer_read' <Predicate = (serverFsmState_load & tmp_8_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxDataBuffer_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 52 'bitselect' 'tmp_last_V_1' <Predicate = (serverFsmState_load & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln470 = br i1 %tmp_last_V_1, void %._crit_edge10.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:470]   --->   Operation 53 'br' 'br_ln470' <Predicate = (serverFsmState_load & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln472 = store i1 0, i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:472]   --->   Operation 54 'store' 'store_ln472' <Predicate = (serverFsmState_load & tmp_8_i & tmp_last_V_1)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln473 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:473]   --->   Operation 55 'br' 'br_ln473' <Predicate = (serverFsmState_load & tmp_8_i & tmp_last_V_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln474 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:474]   --->   Operation 56 'br' 'br_ln474' <Predicate = (serverFsmState_load & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln475 = br void %server<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:475]   --->   Operation 57 'br' 'br_ln475' <Predicate = (serverFsmState_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port, i16 5001" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'write' 'write_ln173' <Predicate = (!listenState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 59 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package, i32 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'write' 'write_ln173' <Predicate = (tmp_5_i & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port, i16 5001" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'write' 'write_ln173' <Predicate = (!listenState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln430 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:430]   --->   Operation 61 'br' 'br_ln430' <Predicate = (!listenState_load)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package, i32 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'write' 'write_ln173' <Predicate = (tmp_5_i & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln450 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:450]   --->   Operation 63 'br' 'br_ln450' <Predicate = (tmp_5_i & !icmp_ln1068)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_listen_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_listen_port_status]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_notifications]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_read_package]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_rx_metadata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ listenState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ serverFsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxDataBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specpipeline_ln413             (specpipeline ) [ 0000]
specreset_ln421                (specreset    ) [ 0000]
listenState_load               (load         ) [ 0111]
br_ln424                       (br           ) [ 0000]
store_ln429                    (store        ) [ 0000]
tmp_i                          (nbreadreq    ) [ 0100]
br_ln432                       (br           ) [ 0000]
s_axis_listen_port_status_read (read         ) [ 0000]
tmp                            (trunc        ) [ 0100]
br_ln435                       (br           ) [ 0000]
store_ln437                    (store        ) [ 0000]
br_ln438                       (br           ) [ 0000]
br_ln439                       (br           ) [ 0000]
br_ln440                       (br           ) [ 0000]
tmp_5_i                        (nbreadreq    ) [ 0111]
br_ln443                       (br           ) [ 0000]
s_axis_notifications_read      (read         ) [ 0000]
tmp_length_V                   (partselect   ) [ 0000]
icmp_ln1068                    (icmp         ) [ 0111]
br_ln447                       (br           ) [ 0000]
trunc_ln173                    (trunc        ) [ 0111]
br_ln451                       (br           ) [ 0000]
serverFsmState_load            (load         ) [ 0100]
br_ln453                       (br           ) [ 0000]
tmp_7_i                        (nbreadreq    ) [ 0100]
br_ln456                       (br           ) [ 0000]
tmp_9_i                        (nbreadreq    ) [ 0100]
br_ln456                       (br           ) [ 0000]
p_0                            (read         ) [ 0000]
rxDataBuffer_read_1            (read         ) [ 0000]
tmp_last_V                     (bitselect    ) [ 0100]
br_ln460                       (br           ) [ 0000]
store_ln462                    (store        ) [ 0000]
br_ln463                       (br           ) [ 0000]
br_ln464                       (br           ) [ 0000]
br_ln465                       (br           ) [ 0000]
tmp_8_i                        (nbreadreq    ) [ 0100]
br_ln467                       (br           ) [ 0000]
rxDataBuffer_read              (read         ) [ 0000]
tmp_last_V_1                   (bitselect    ) [ 0100]
br_ln470                       (br           ) [ 0000]
store_ln472                    (store        ) [ 0000]
br_ln473                       (br           ) [ 0000]
br_ln474                       (br           ) [ 0000]
br_ln475                       (br           ) [ 0000]
write_ln173                    (write        ) [ 0000]
br_ln430                       (br           ) [ 0000]
write_ln173                    (write        ) [ 0000]
br_ln450                       (br           ) [ 0000]
ret_ln0                        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_listen_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_listen_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_listen_port_status">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_listen_port_status"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_notifications">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_notifications"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_read_package">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_read_package"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_rx_metadata">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_metadata"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="listenState">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listenState"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="serverFsmState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="serverFsmState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rxDataBuffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxDataBuffer"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i88P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i88P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i88.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_i_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="s_axis_listen_port_status_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_listen_port_status_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_5_i_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="88" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="s_axis_notifications_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="88" slack="0"/>
<pin id="98" dir="0" index="1" bw="88" slack="0"/>
<pin id="99" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_notifications_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_7_i_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_9_i/1 tmp_8_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_0_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1024" slack="0"/>
<pin id="126" dir="0" index="1" bw="1024" slack="0"/>
<pin id="127" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxDataBuffer_read_1/1 rxDataBuffer_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="14" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1024" slack="0"/>
<pin id="148" dir="0" index="2" bw="11" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 tmp_last_V_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="listenState_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="listenState_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln429_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln429/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln437_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln437/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_length_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="88" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="6" slack="0"/>
<pin id="178" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln1068_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln173_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="88" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="serverFsmState_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="serverFsmState_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln462_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln462/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln472_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln472/1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="listenState_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="listenState_load "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_5_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln1068_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1068 "/>
</bind>
</comp>

<comp id="227" class="1005" name="trunc_ln173_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="124" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="82" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="96" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="187"><net_src comp="173" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="96" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="153" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="222"><net_src comp="88" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="183" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="189" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_listen_port | {3 }
	Port: m_axis_read_package | {3 }
	Port: listenState | {1 }
	Port: serverFsmState | {1 }
 - Input state : 
	Port: server<512> : s_axis_listen_port_status | {1 }
	Port: server<512> : s_axis_notifications | {1 }
	Port: server<512> : s_axis_rx_metadata | {1 }
	Port: server<512> : listenState | {1 }
	Port: server<512> : serverFsmState | {1 }
	Port: server<512> : rxDataBuffer | {1 }
  - Chain level:
	State 1
		br_ln424 : 1
		br_ln435 : 1
		icmp_ln1068 : 1
		br_ln447 : 2
		br_ln453 : 1
		br_ln460 : 1
		br_ln470 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |             icmp_ln1068_fu_183            |    0    |    13   |
|----------|-------------------------------------------|---------|---------|
|          |           tmp_i_nbreadreq_fu_74           |    0    |    0    |
| nbreadreq|          tmp_5_i_nbreadreq_fu_88          |    0    |    0    |
|          |          tmp_7_i_nbreadreq_fu_102         |    0    |    0    |
|          |            grp_nbreadreq_fu_110           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          | s_axis_listen_port_status_read_read_fu_82 |    0    |    0    |
|   read   |    s_axis_notifications_read_read_fu_96   |    0    |    0    |
|          |              p_0_read_fu_118              |    0    |    0    |
|          |              grp_read_fu_124              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |              grp_write_fu_130             |    0    |    0    |
|          |              grp_write_fu_138             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
| bitselect|                 grp_fu_145                |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |                 tmp_fu_163                |    0    |    0    |
|          |             trunc_ln173_fu_189            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|partselect|            tmp_length_V_fu_173            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |    13   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln1068_reg_223  |    1   |
|listenState_load_reg_209|    1   |
|     tmp_5_i_reg_219    |    1   |
|   trunc_ln173_reg_227  |   32   |
+------------------------+--------+
|          Total         |   35   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   13   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   13   |
+-----------+--------+--------+
