

================================================================
== Vivado HLS Report for 'blendOpt_Loop_2_proc'
================================================================
* Date:           Wed Mar  4 23:28:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    4|  130308|    4|  130308|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------+-----+-----+-----+-----+----------+
        |                          |         |  Latency  |  Interval | Pipeline |
        |         Instance         |  Module | min | max | min | max |   Type   |
        +--------------------------+---------+-----+-----+-----+-----+----------+
        |call_ln496_write_r_fu_81  |write_r  |    0|    0|    1|    1| function |
        +--------------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    1|  130305|         2|          1|          1| 1 ~ 130305 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     58|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       1|     11|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      67|    174|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------+---------+-------+---+----+-----+
    |         Instance         |  Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+---------+---------+-------+---+----+-----+
    |call_ln496_write_r_fu_81  |write_r  |        0|      0|  1|  11|    0|
    +--------------------------+---------+---------+-------+---+----+-----+
    |Total                     |         |        0|      0|  1|  11|    0|
    +--------------------------+---------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |blendTop_mul_mul_Ffa_U225  |blendTop_mul_mul_Ffa  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln488_fu_100_p2                            |     +    |      0|  0|  26|          19|           1|
    |ap_block_pp0_stage0_11001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp24       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln488_fu_95_p2                            |   icmp   |      0|  0|  18|          19|          19|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                        |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  58|          46|          28|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |imageA_cols_load4_loc_blk_n  |   9|          2|    1|          2|
    |imageA_rows_load3_loc_blk_n  |   9|          2|    1|          2|
    |imageS_data_V_blk_n          |   9|          2|    1|          2|
    |imageS_data_V_write          |   9|          2|    1|          2|
    |indvar_flatten_reg_70        |   9|          2|   19|         38|
    |p_imageS_out_V_V_blk_n       |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 105|         22|   27|         58|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |bound_reg_122                          |  19|   0|   19|          0|
    |call_ln496_write_r_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln488_reg_127                     |   1|   0|    1|          0|
    |imageA_cols_load4_lo_reg_117           |  10|   0|   10|          0|
    |imageA_rows_load3_lo_reg_112           |   9|   0|    9|          0|
    |indvar_flatten_reg_70                  |  19|   0|   19|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  66|   0|   66|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  blendOpt_Loop_2_proc | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  blendOpt_Loop_2_proc | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  blendOpt_Loop_2_proc | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  blendOpt_Loop_2_proc | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |  blendOpt_Loop_2_proc | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  blendOpt_Loop_2_proc | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  blendOpt_Loop_2_proc | return value |
|imageA_rows_load3_loc_dout     |  in |    9|   ap_fifo  | imageA_rows_load3_loc |    pointer   |
|imageA_rows_load3_loc_empty_n  |  in |    1|   ap_fifo  | imageA_rows_load3_loc |    pointer   |
|imageA_rows_load3_loc_read     | out |    1|   ap_fifo  | imageA_rows_load3_loc |    pointer   |
|imageA_cols_load4_loc_dout     |  in |   10|   ap_fifo  | imageA_cols_load4_loc |    pointer   |
|imageA_cols_load4_loc_empty_n  |  in |    1|   ap_fifo  | imageA_cols_load4_loc |    pointer   |
|imageA_cols_load4_loc_read     | out |    1|   ap_fifo  | imageA_cols_load4_loc |    pointer   |
|p_imageS_out_V_V_dout          |  in |    8|   ap_fifo  |    p_imageS_out_V_V   |    pointer   |
|p_imageS_out_V_V_empty_n       |  in |    1|   ap_fifo  |    p_imageS_out_V_V   |    pointer   |
|p_imageS_out_V_V_read          | out |    1|   ap_fifo  |    p_imageS_out_V_V   |    pointer   |
|imageS_data_V_din              | out |    8|   ap_fifo  |     imageS_data_V     |    pointer   |
|imageS_data_V_full_n           |  in |    1|   ap_fifo  |     imageS_data_V     |    pointer   |
|imageS_data_V_write            | out |    1|   ap_fifo  |     imageS_data_V     |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

