$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module precedence_testbench $end
  $scope module PRECEDENCE_INSTANCE $end
   $var wire 8 $ a [7:0] $end
   $var wire 8 % b [7:0] $end
   $var wire 8 & c [7:0] $end
   $var wire 8 # result [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00001000 #
b00000010 $
b00000011 %
b00000100 &
#1
