

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Fri Sep  6 14:01:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.752 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%rhs = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols"   --->   Operation 6 'read' 'rhs' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows"   --->   Operation 7 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i16 %rows_read"   --->   Operation 8 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i16 %rhs"   --->   Operation 9 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 10 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 11 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 11 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 12 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 12 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 13 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 13 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln1494 = shl i26 %mul_ln1494, i26 5"   --->   Operation 14 'shl' 'shl_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1494_1 = shl i26 %mul_ln1494, i26 3"   --->   Operation 15 'shl' 'shl_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = sub i26 %shl_ln1494, i26 %shl_ln1494_1"   --->   Operation 16 'sub' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 17 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln541 = add i26 %ret_V, i26 127"   --->   Operation 17 'add' 'add_ln541' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln_i = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %add_ln541, i32 7, i32 25" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:936]   --->   Operation 18 'partselect' 'trunc_ln_i' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 19 [1/1] (1.21ns)   --->   "%write_ln936 = write void @_ssdm_op_Write.ap_auto.volatile.i19P0A, i19 %p_channel, i19 %trunc_ln_i" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:936]   --->   Operation 19 'write' 'write_ln936' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln214 = ret"   --->   Operation 20 'ret' 'ret_ln214' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	wire read operation ('cols') on port 'cols' [4]  (1.22 ns)
	'mul' operation of DSP[8] ('mul_ln1494') [8]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[8] ('mul_ln1494') [8]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[8] ('mul_ln1494') [8]  (0.535 ns)

 <State 4>: 0.715ns
The critical path consists of the following:
	'mul' operation of DSP[8] ('mul_ln1494') [8]  (0 ns)
	'shl' operation ('shl_ln1494_1') [10]  (0 ns)
	'sub' operation ('ret.V') [11]  (0 ns)
	'add' operation ('add_ln541') [12]  (0.715 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	wire write operation ('write_ln936', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:936) on port 'p_channel' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:936) [14]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
