
DumBadgeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000065d0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001bc  20000000  000065d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000270  200001bc  0000678c  000201bc  2**2
                  ALLOC
  3 .stack        00002004  2000042c  000069fc  000201bc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
  6 .debug_info   000374bf  00000000  00000000  0002023d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004fb7  00000000  00000000  000576fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000644b  00000000  00000000  0005c6b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000006e8  00000000  00000000  00062afe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000007f0  00000000  00000000  000631e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e769  00000000  00000000  000639d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000127d8  00000000  00000000  0008213f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000900c3  00000000  00000000  00094917  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001860  00000000  00000000  001249dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
	// Keep the default device state after reset
	SystemCoreClock = __SYSTEM_CLOCK;
       0:	30 24 00 20 6d 1b 00 00 69 1b 00 00 69 1b 00 00     0$. m...i...i...
	...
      2c:	69 1b 00 00 00 00 00 00 00 00 00 00 69 1b 00 00     i...........i...
      3c:	55 2e 00 00 69 1b 00 00 69 1b 00 00 69 1b 00 00     U...i...i...i...
      4c:	69 1b 00 00 69 1b 00 00 69 1b 00 00 69 1b 00 00     i...i...i...i...
      5c:	69 1b 00 00 69 1b 00 00 0d 0e 00 00 1d 0e 00 00     i...i...........
      6c:	2d 0e 00 00 3d 0e 00 00 4d 0e 00 00 5d 0e 00 00     -...=...M...]...
      7c:	69 1b 00 00 69 1b 00 00 69 1b 00 00 69 1b 00 00     i...i...i...i...
      8c:	69 1b 00 00 69 1b 00 00 69 1b 00 00 69 1b 00 00     i...i...i...i...
      9c:	41 09 00 00 69 1b 00 00 69 1b 00 00 69 1b 00 00     A...i...i...i...
      ac:	69 1b 00 00 00 00 00 00                             i.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001bc 	.word	0x200001bc
      d4:	00000000 	.word	0x00000000
      d8:	000065d0 	.word	0x000065d0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001c0 	.word	0x200001c0
     108:	000065d0 	.word	0x000065d0
     10c:	000065d0 	.word	0x000065d0
     110:	00000000 	.word	0x00000000

00000114 <drawKare>:
//	graphic in the entire project. Please note this is the most
//	space efficient way to do this; a 40x31 bitmap is 930 bytes,
//	whereas	this is (104*2)+28+20, or 256 bytes.
/*********************************************************************/
void drawKare(int emotion)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	b0c1      	sub	sp, #260	; 0x104
     118:	0007      	movs	r7, r0
	uint16_t body[104] = {10,10,20,20,20,0,380,10,380,10,390,20,0,
     11a:	22d0      	movs	r2, #208	; 0xd0
     11c:	492d      	ldr	r1, [pc, #180]	; (1d4 <drawKare+0xc0>)
     11e:	a80c      	add	r0, sp, #48	; 0x30
     120:	4b2d      	ldr	r3, [pc, #180]	; (1d8 <drawKare+0xc4>)
     122:	4798      	blx	r3
		80,190,280,200,280,40,290,190,0,70,50,80,0,90,50,100,0,110,
		50,120,0,130,50,140,0,150,50,160,0,170,50,180,0,190,50,200,
		300,200,370,210,30,220,370,230,30,240,370,250,30,260,370,
		270,90,280,300,290};
	
	uint8_t happyTerm[28] = {180,80,190,130,170,130,190,140,140,
     124:	a805      	add	r0, sp, #20
     126:	4b2d      	ldr	r3, [pc, #180]	; (1dc <drawKare+0xc8>)
     128:	001a      	movs	r2, r3
     12a:	3250      	adds	r2, #80	; 0x50
     12c:	0001      	movs	r1, r0
     12e:	ca31      	ldmia	r2!, {r0, r4, r5}
     130:	c131      	stmia	r1!, {r0, r4, r5}
     132:	ca31      	ldmia	r2!, {r0, r4, r5}
     134:	c131      	stmia	r1!, {r0, r4, r5}
     136:	6812      	ldr	r2, [r2, #0]
     138:	600a      	str	r2, [r1, #0]
		60,150,100,210,60,220,100,130,150,140,160,140,160,220,170,
	220,150,230,160};
	
	uint8_t rPiBeret[20] = {120,60,240,80,110,70,120,90,150,
     13a:	336c      	adds	r3, #108	; 0x6c
     13c:	466a      	mov	r2, sp
     13e:	cb13      	ldmia	r3!, {r0, r1, r4}
     140:	c213      	stmia	r2!, {r0, r1, r4}
     142:	cb03      	ldmia	r3!, {r0, r1}
     144:	c203      	stmia	r2!, {r0, r1}
     146:	ac0c      	add	r4, sp, #48	; 0x30
     148:	ae40      	add	r6, sp, #256	; 0x100

	
	
	for(int i = 0; i < 104; i = i+4)
	{
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     14a:	4d25      	ldr	r5, [pc, #148]	; (1e0 <drawKare+0xcc>)
		((body[i+1]/iSv)+(offsetGraphicY)),
		((body[i+2]/iSv)+(offsetGraphicX)),
		((body[i+3]/iSv)+(offsetGraphicY)));
     14c:	88e3      	ldrh	r3, [r4, #6]
     14e:	105b      	asrs	r3, r3, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     150:	3396      	adds	r3, #150	; 0x96
		((body[i+2]/iSv)+(offsetGraphicX)),
     152:	88a2      	ldrh	r2, [r4, #4]
     154:	1052      	asrs	r2, r2, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     156:	322d      	adds	r2, #45	; 0x2d
     158:	32ff      	adds	r2, #255	; 0xff
		((body[i+1]/iSv)+(offsetGraphicY)),
     15a:	8861      	ldrh	r1, [r4, #2]
     15c:	1049      	asrs	r1, r1, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     15e:	3196      	adds	r1, #150	; 0x96
     160:	8820      	ldrh	r0, [r4, #0]
     162:	1040      	asrs	r0, r0, #1
     164:	302d      	adds	r0, #45	; 0x2d
     166:	30ff      	adds	r0, #255	; 0xff
     168:	47a8      	blx	r5
     16a:	3408      	adds	r4, #8
	for(int i = 0; i < 104; i = i+4)
     16c:	42b4      	cmp	r4, r6
     16e:	d1ed      	bne.n	14c <drawKare+0x38>
	}
	switch(emotion)
     170:	2f00      	cmp	r7, #0
     172:	d003      	beq.n	17c <drawKare+0x68>
     174:	2f01      	cmp	r7, #1
     176:	d017      	beq.n	1a8 <drawKare+0x94>
		break;
		case 2:
		//make a sad terminal thing go here
		break;
	}
}
     178:	b041      	add	sp, #260	; 0x104
     17a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     17c:	ac05      	add	r4, sp, #20
     17e:	ae0c      	add	r6, sp, #48	; 0x30
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     180:	4d17      	ldr	r5, [pc, #92]	; (1e0 <drawKare+0xcc>)
			((happyTerm[i+3]/iSv)+(offsetGraphicY)));
     182:	78e3      	ldrb	r3, [r4, #3]
     184:	105b      	asrs	r3, r3, #1
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     186:	3396      	adds	r3, #150	; 0x96
			((happyTerm[i+2]/iSv)+(offsetGraphicX)),
     188:	78a2      	ldrb	r2, [r4, #2]
     18a:	1052      	asrs	r2, r2, #1
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     18c:	322d      	adds	r2, #45	; 0x2d
     18e:	32ff      	adds	r2, #255	; 0xff
			((happyTerm[i+1]/iSv)+(offsetGraphicY)),
     190:	7861      	ldrb	r1, [r4, #1]
     192:	1049      	asrs	r1, r1, #1
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     194:	3196      	adds	r1, #150	; 0x96
     196:	7820      	ldrb	r0, [r4, #0]
     198:	1040      	asrs	r0, r0, #1
     19a:	302d      	adds	r0, #45	; 0x2d
     19c:	30ff      	adds	r0, #255	; 0xff
     19e:	47a8      	blx	r5
     1a0:	3404      	adds	r4, #4
		for(int i = 0; i < 28; i = i+4)
     1a2:	42a6      	cmp	r6, r4
     1a4:	d1ed      	bne.n	182 <drawKare+0x6e>
     1a6:	e7e7      	b.n	178 <drawKare+0x64>
     1a8:	466c      	mov	r4, sp
     1aa:	ae05      	add	r6, sp, #20
			fillRect((
     1ac:	4d0c      	ldr	r5, [pc, #48]	; (1e0 <drawKare+0xcc>)
			((rPiBeret[i+3]/iSv)+(offsetGraphicY)));
     1ae:	78e3      	ldrb	r3, [r4, #3]
     1b0:	105b      	asrs	r3, r3, #1
			fillRect((
     1b2:	3396      	adds	r3, #150	; 0x96
			((rPiBeret[i+2]/iSv)+(offsetGraphicX)),
     1b4:	78a2      	ldrb	r2, [r4, #2]
     1b6:	1052      	asrs	r2, r2, #1
			fillRect((
     1b8:	322d      	adds	r2, #45	; 0x2d
     1ba:	32ff      	adds	r2, #255	; 0xff
			((rPiBeret[i+1]/iSv)+(offsetGraphicY)),
     1bc:	7861      	ldrb	r1, [r4, #1]
     1be:	1049      	asrs	r1, r1, #1
			fillRect((
     1c0:	3196      	adds	r1, #150	; 0x96
			(rPiBeret[i]/iSv)+(offsetGraphicX)),
     1c2:	7820      	ldrb	r0, [r4, #0]
     1c4:	1040      	asrs	r0, r0, #1
			fillRect((
     1c6:	302d      	adds	r0, #45	; 0x2d
     1c8:	30ff      	adds	r0, #255	; 0xff
     1ca:	47a8      	blx	r5
     1cc:	3404      	adds	r4, #4
		for(int i = 0; i < 20; i = i+4)
     1ce:	42b4      	cmp	r4, r6
     1d0:	d1ed      	bne.n	1ae <drawKare+0x9a>
     1d2:	e7d1      	b.n	178 <drawKare+0x64>
     1d4:	000043a8 	.word	0x000043a8
     1d8:	000032bd 	.word	0x000032bd
     1dc:	00004428 	.word	0x00004428
     1e0:	000029f9 	.word	0x000029f9

000001e4 <splashScreen>:

void splashScreen(void)
{
     1e4:	b570      	push	{r4, r5, r6, lr}
	static const char *splashText[32];
	splashText[0] = "Unix epoch minus 0xFF days";//
     1e6:	4c48      	ldr	r4, [pc, #288]	; (308 <splashScreen+0x124>)
     1e8:	4b48      	ldr	r3, [pc, #288]	; (30c <splashScreen+0x128>)
     1ea:	6023      	str	r3, [r4, #0]
	splashText[1] = "13^5 + 16^5 = 17^5";//
     1ec:	4b48      	ldr	r3, [pc, #288]	; (310 <splashScreen+0x12c>)
     1ee:	6063      	str	r3, [r4, #4]
	splashText[2] = "Reticulating Splines";//
     1f0:	4b48      	ldr	r3, [pc, #288]	; (314 <splashScreen+0x130>)
     1f2:	60a3      	str	r3, [r4, #8]
	splashText[3] = "Violence works";//
     1f4:	4b48      	ldr	r3, [pc, #288]	; (318 <splashScreen+0x134>)
     1f6:	60e3      	str	r3, [r4, #12]
	splashText[4] = "Tabs!";//
     1f8:	4b48      	ldr	r3, [pc, #288]	; (31c <splashScreen+0x138>)
     1fa:	6123      	str	r3, [r4, #16]
	splashText[5] = "Kill Billionaires (and Trillionaire)";//
     1fc:	4b48      	ldr	r3, [pc, #288]	; (320 <splashScreen+0x13c>)
     1fe:	6163      	str	r3, [r4, #20]
	splashText[6] = "Interest in technology is not a personality";//
     200:	4b48      	ldr	r3, [pc, #288]	; (324 <splashScreen+0x140>)
     202:	61a3      	str	r3, [r4, #24]
	splashText[7] = "10 PRINT CHR$(205.5+RND(1)); : GOTO 10";//
     204:	4b48      	ldr	r3, [pc, #288]	; (328 <splashScreen+0x144>)
     206:	61e3      	str	r3, [r4, #28]
	splashText[8] = "No gods. No masters. No external libraries.";//
     208:	4b48      	ldr	r3, [pc, #288]	; (32c <splashScreen+0x148>)
     20a:	6223      	str	r3, [r4, #32]
	splashText[9] = "Spaces!";//
     20c:	4b48      	ldr	r3, [pc, #288]	; (330 <splashScreen+0x14c>)
     20e:	6263      	str	r3, [r4, #36]	; 0x24
	splashText[10] = "Tiananmen Square 1989";//
     210:	4b48      	ldr	r3, [pc, #288]	; (334 <splashScreen+0x150>)
     212:	62a3      	str	r3, [r4, #40]	; 0x28
	splashText[11] = "America was founded on slavery";
     214:	4b48      	ldr	r3, [pc, #288]	; (338 <splashScreen+0x154>)
     216:	62e3      	str	r3, [r4, #44]	; 0x2c
	splashText[12] = "There is only capital and labor";//
     218:	4b48      	ldr	r3, [pc, #288]	; (33c <splashScreen+0x158>)
     21a:	6323      	str	r3, [r4, #48]	; 0x30
	splashText[13] = "Encourage symmetric class warfare";//
     21c:	4b48      	ldr	r3, [pc, #288]	; (340 <splashScreen+0x15c>)
     21e:	6363      	str	r3, [r4, #52]	; 0x34
	splashText[14] = "$CURRENT_MEME";//
     220:	4b48      	ldr	r3, [pc, #288]	; (344 <splashScreen+0x160>)
     222:	63a3      	str	r3, [r4, #56]	; 0x38
	splashText[15] = "A Nice TTY";//
     224:	4b48      	ldr	r3, [pc, #288]	; (348 <splashScreen+0x164>)
     226:	63e3      	str	r3, [r4, #60]	; 0x3c
	splashText[16] = "Trans rights are human rights";//
     228:	4b48      	ldr	r3, [pc, #288]	; (34c <splashScreen+0x168>)
     22a:	6423      	str	r3, [r4, #64]	; 0x40
	splashText[17] = "i  = 0x5f3759df - ( i >> 1 );";//
     22c:	4b48      	ldr	r3, [pc, #288]	; (350 <splashScreen+0x16c>)
     22e:	6463      	str	r3, [r4, #68]	; 0x44
	splashText[18] = "ACAB";//
     230:	4b48      	ldr	r3, [pc, #288]	; (354 <splashScreen+0x170>)
     232:	64a3      	str	r3, [r4, #72]	; 0x48
	splashText[19] = "Defcon's canceled.";//
     234:	4b48      	ldr	r3, [pc, #288]	; (358 <splashScreen+0x174>)
     236:	64e3      	str	r3, [r4, #76]	; 0x4c
	splashText[20] = "Ratsnest: Nothing To Do!";//
     238:	4b48      	ldr	r3, [pc, #288]	; (35c <splashScreen+0x178>)
     23a:	6523      	str	r3, [r4, #80]	; 0x50
	splashText[21] = "It has 69 keys.";//
     23c:	4b48      	ldr	r3, [pc, #288]	; (360 <splashScreen+0x17c>)
     23e:	6563      	str	r3, [r4, #84]	; 0x54
	splashText[22] = "Because VT-420 was already taken";//
     240:	4b48      	ldr	r3, [pc, #288]	; (364 <splashScreen+0x180>)
     242:	65a3      	str	r3, [r4, #88]	; 0x58
	splashText[23] = "Compression algorithm based on BBP (1997)";//
     244:	4b48      	ldr	r3, [pc, #288]	; (368 <splashScreen+0x184>)
     246:	65e3      	str	r3, [r4, #92]	; 0x5c
	splashText[24] = "The source of the Mississippi river is in Pennsylvania.";
     248:	4b48      	ldr	r3, [pc, #288]	; (36c <splashScreen+0x188>)
     24a:	6623      	str	r3, [r4, #96]	; 0x60
	splashText[25] = "Offensive hardware";//
     24c:	4b48      	ldr	r3, [pc, #288]	; (370 <splashScreen+0x18c>)
     24e:	6663      	str	r3, [r4, #100]	; 0x64
	splashText[26] = "Follow World Pog Federation    @WorldPog";//
     250:	4b48      	ldr	r3, [pc, #288]	; (374 <splashScreen+0x190>)
     252:	66a3      	str	r3, [r4, #104]	; 0x68
	splashText[27] = "Dummy thicc client";//
     254:	4b48      	ldr	r3, [pc, #288]	; (378 <splashScreen+0x194>)
     256:	66e3      	str	r3, [r4, #108]	; 0x6c
	splashText[28] = "A Nice TTY. An OK Computer.";//
     258:	4b48      	ldr	r3, [pc, #288]	; (37c <splashScreen+0x198>)
     25a:	6723      	str	r3, [r4, #112]	; 0x70
	splashText[29] = "I cAn OpEn A LoCk WiTh A sOdA cAn";//
     25c:	4b48      	ldr	r3, [pc, #288]	; (380 <splashScreen+0x19c>)
     25e:	6763      	str	r3, [r4, #116]	; 0x74
	splashText[30] = "Solidarity is not a new framework";//
     260:	4b48      	ldr	r3, [pc, #288]	; (384 <splashScreen+0x1a0>)
     262:	67a3      	str	r3, [r4, #120]	; 0x78
	splashText[31] = "Breadboarding Is Not A Crime";//
     264:	4b48      	ldr	r3, [pc, #288]	; (388 <splashScreen+0x1a4>)
     266:	67e3      	str	r3, [r4, #124]	; 0x7c
	splashText[32] = "Off by one errors are common";
     268:	4a48      	ldr	r2, [pc, #288]	; (38c <splashScreen+0x1a8>)
     26a:	2380      	movs	r3, #128	; 0x80
     26c:	50e2      	str	r2, [r4, r3]
	
	const char *textPhrase = splashText[((rand()%32))];
     26e:	4b48      	ldr	r3, [pc, #288]	; (390 <splashScreen+0x1ac>)
     270:	4798      	blx	r3
     272:	17c3      	asrs	r3, r0, #31
     274:	0edb      	lsrs	r3, r3, #27
     276:	18c2      	adds	r2, r0, r3
     278:	201f      	movs	r0, #31
     27a:	4010      	ands	r0, r2
     27c:	1ac0      	subs	r0, r0, r3
     27e:	0080      	lsls	r0, r0, #2
     280:	5904      	ldr	r4, [r0, r4]
	
	
	clearScreen();
     282:	4b44      	ldr	r3, [pc, #272]	; (394 <splashScreen+0x1b0>)
     284:	4798      	blx	r3
	setColorRGB(255,255,255);
     286:	22ff      	movs	r2, #255	; 0xff
     288:	21ff      	movs	r1, #255	; 0xff
     28a:	20ff      	movs	r0, #255	; 0xff
     28c:	4b42      	ldr	r3, [pc, #264]	; (398 <splashScreen+0x1b4>)
     28e:	4798      	blx	r3
	
	REG_PORT_DIRTGL1 = PORT_PB31;
     290:	2280      	movs	r2, #128	; 0x80
     292:	0612      	lsls	r2, r2, #24
     294:	4b41      	ldr	r3, [pc, #260]	; (39c <splashScreen+0x1b8>)
     296:	601a      	str	r2, [r3, #0]
	PORT->Group[1].PINCFG[31].bit.PULLEN = 1;
     298:	4b41      	ldr	r3, [pc, #260]	; (3a0 <splashScreen+0x1bc>)
     29a:	22df      	movs	r2, #223	; 0xdf
     29c:	5c99      	ldrb	r1, [r3, r2]
     29e:	2004      	movs	r0, #4
     2a0:	4301      	orrs	r1, r0
     2a2:	5499      	strb	r1, [r3, r2]
	PORT->Group[1].PINCFG[31].bit.INEN = 1;
     2a4:	5c99      	ldrb	r1, [r3, r2]
     2a6:	2002      	movs	r0, #2
     2a8:	4301      	orrs	r1, r0
     2aa:	5499      	strb	r1, [r3, r2]
	if((PORT->Group[1].IN.reg & PORT_PB31) != 0)
     2ac:	3a3f      	subs	r2, #63	; 0x3f
     2ae:	589b      	ldr	r3, [r3, r2]
     2b0:	2b00      	cmp	r3, #0
     2b2:	db24      	blt.n	2fe <splashScreen+0x11a>
		//This is the 'pi' graphic; put some codes
		//here to handle setting up the uarts.
		drawKare(1);
	}
	else
	drawKare(0); //The normal graphic
     2b4:	2000      	movs	r0, #0
     2b6:	4b3b      	ldr	r3, [pc, #236]	; (3a4 <splashScreen+0x1c0>)
     2b8:	4798      	blx	r3
	This is not used since I fixed the way fonts are rendered;
	Now, pixel(0,0) is in the top *right* corner of the screen.
	Trust me, this is easier.
	*/
	
	xCharPos = 40 - (strlen(textPhrase)/2);
     2ba:	0020      	movs	r0, r4
     2bc:	4b3a      	ldr	r3, [pc, #232]	; (3a8 <splashScreen+0x1c4>)
     2be:	4798      	blx	r3
     2c0:	4e3a      	ldr	r6, [pc, #232]	; (3ac <splashScreen+0x1c8>)
     2c2:	0840      	lsrs	r0, r0, #1
     2c4:	2328      	movs	r3, #40	; 0x28
     2c6:	1a18      	subs	r0, r3, r0
     2c8:	7030      	strb	r0, [r6, #0]
	yCharPos = 16;
     2ca:	4d39      	ldr	r5, [pc, #228]	; (3b0 <splashScreen+0x1cc>)
     2cc:	2310      	movs	r3, #16
     2ce:	702b      	strb	r3, [r5, #0]
	
	writeString(textPhrase);
     2d0:	0020      	movs	r0, r4
     2d2:	4b38      	ldr	r3, [pc, #224]	; (3b4 <splashScreen+0x1d0>)
     2d4:	4798      	blx	r3
	delay_ms(2000);
     2d6:	20fa      	movs	r0, #250	; 0xfa
     2d8:	00c0      	lsls	r0, r0, #3
     2da:	4b37      	ldr	r3, [pc, #220]	; (3b8 <splashScreen+0x1d4>)
     2dc:	4798      	blx	r3
	clearScreen();
     2de:	4b2d      	ldr	r3, [pc, #180]	; (394 <splashScreen+0x1b0>)
     2e0:	4798      	blx	r3
	
	setColorRGB(0,255,0);
     2e2:	2200      	movs	r2, #0
     2e4:	21ff      	movs	r1, #255	; 0xff
     2e6:	2000      	movs	r0, #0
     2e8:	4b2b      	ldr	r3, [pc, #172]	; (398 <splashScreen+0x1b4>)
     2ea:	4798      	blx	r3
	setBackColorRGB(0,0,0);
     2ec:	2200      	movs	r2, #0
     2ee:	2100      	movs	r1, #0
     2f0:	2000      	movs	r0, #0
     2f2:	4b32      	ldr	r3, [pc, #200]	; (3bc <splashScreen+0x1d8>)
     2f4:	4798      	blx	r3
	
	//Setting the xChar and yChar position has to come
	//after splashScreen() and InitLCD();
	xCharPos = 0;
     2f6:	2300      	movs	r3, #0
     2f8:	7033      	strb	r3, [r6, #0]
	yCharPos = 0;
     2fa:	702b      	strb	r3, [r5, #0]
	

     2fc:	bd70      	pop	{r4, r5, r6, pc}
		drawKare(1);
     2fe:	2001      	movs	r0, #1
     300:	4b28      	ldr	r3, [pc, #160]	; (3a4 <splashScreen+0x1c0>)
     302:	4798      	blx	r3
     304:	e7d9      	b.n	2ba <splashScreen+0xd6>
     306:	46c0      	nop			; (mov r8, r8)
     308:	200001d8 	.word	0x200001d8
     30c:	000044a8 	.word	0x000044a8
     310:	000044c4 	.word	0x000044c4
     314:	000044d8 	.word	0x000044d8
     318:	000044f0 	.word	0x000044f0
     31c:	00004500 	.word	0x00004500
     320:	00004508 	.word	0x00004508
     324:	00004530 	.word	0x00004530
     328:	0000455c 	.word	0x0000455c
     32c:	00004584 	.word	0x00004584
     330:	000045b0 	.word	0x000045b0
     334:	000045b8 	.word	0x000045b8
     338:	000045d0 	.word	0x000045d0
     33c:	000045f0 	.word	0x000045f0
     340:	00004610 	.word	0x00004610
     344:	00004634 	.word	0x00004634
     348:	00004644 	.word	0x00004644
     34c:	00004650 	.word	0x00004650
     350:	00004670 	.word	0x00004670
     354:	00004690 	.word	0x00004690
     358:	00004698 	.word	0x00004698
     35c:	000046ac 	.word	0x000046ac
     360:	000046c8 	.word	0x000046c8
     364:	000046d8 	.word	0x000046d8
     368:	000046fc 	.word	0x000046fc
     36c:	00004728 	.word	0x00004728
     370:	00004760 	.word	0x00004760
     374:	00004774 	.word	0x00004774
     378:	000047a0 	.word	0x000047a0
     37c:	000047b4 	.word	0x000047b4
     380:	000047d0 	.word	0x000047d0
     384:	000047f4 	.word	0x000047f4
     388:	00004818 	.word	0x00004818
     38c:	00004838 	.word	0x00004838
     390:	00003371 	.word	0x00003371
     394:	00002b61 	.word	0x00002b61
     398:	000028ad 	.word	0x000028ad
     39c:	4100448c 	.word	0x4100448c
     3a0:	41004400 	.word	0x41004400
     3a4:	00000115 	.word	0x00000115
     3a8:	00003555 	.word	0x00003555
     3ac:	20000298 	.word	0x20000298
     3b0:	20000299 	.word	0x20000299
     3b4:	000020b5 	.word	0x000020b5
     3b8:	00000401 	.word	0x00000401
     3bc:	000028d5 	.word	0x000028d5

000003c0 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     3c0:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     3c2:	2000      	movs	r0, #0
     3c4:	4b08      	ldr	r3, [pc, #32]	; (3e8 <delay_init+0x28>)
     3c6:	4798      	blx	r3
     3c8:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     3ca:	4c08      	ldr	r4, [pc, #32]	; (3ec <delay_init+0x2c>)
     3cc:	21fa      	movs	r1, #250	; 0xfa
     3ce:	0089      	lsls	r1, r1, #2
     3d0:	47a0      	blx	r4
     3d2:	4b07      	ldr	r3, [pc, #28]	; (3f0 <delay_init+0x30>)
     3d4:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     3d6:	4907      	ldr	r1, [pc, #28]	; (3f4 <delay_init+0x34>)
     3d8:	0028      	movs	r0, r5
     3da:	47a0      	blx	r4
     3dc:	4b06      	ldr	r3, [pc, #24]	; (3f8 <delay_init+0x38>)
     3de:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     3e0:	2205      	movs	r2, #5
     3e2:	4b06      	ldr	r3, [pc, #24]	; (3fc <delay_init+0x3c>)
     3e4:	601a      	str	r2, [r3, #0]
}
     3e6:	bd70      	pop	{r4, r5, r6, pc}
     3e8:	000018f9 	.word	0x000018f9
     3ec:	00003109 	.word	0x00003109
     3f0:	20000000 	.word	0x20000000
     3f4:	000f4240 	.word	0x000f4240
     3f8:	20000004 	.word	0x20000004
     3fc:	e000e010 	.word	0xe000e010

00000400 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     400:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     402:	4b08      	ldr	r3, [pc, #32]	; (424 <delay_cycles_ms+0x24>)
     404:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     406:	4a08      	ldr	r2, [pc, #32]	; (428 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     408:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     40a:	2180      	movs	r1, #128	; 0x80
     40c:	0249      	lsls	r1, r1, #9
	while (n--) {
     40e:	3801      	subs	r0, #1
     410:	d307      	bcc.n	422 <delay_cycles_ms+0x22>
	if (n > 0) {
     412:	2c00      	cmp	r4, #0
     414:	d0fb      	beq.n	40e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     416:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     418:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     41a:	6813      	ldr	r3, [r2, #0]
     41c:	420b      	tst	r3, r1
     41e:	d0fc      	beq.n	41a <delay_cycles_ms+0x1a>
     420:	e7f5      	b.n	40e <delay_cycles_ms+0xe>
	}
}
     422:	bd30      	pop	{r4, r5, pc}
     424:	20000000 	.word	0x20000000
     428:	e000e010 	.word	0xe000e010

0000042c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     42c:	4b0c      	ldr	r3, [pc, #48]	; (460 <cpu_irq_enter_critical+0x34>)
     42e:	681b      	ldr	r3, [r3, #0]
     430:	2b00      	cmp	r3, #0
     432:	d106      	bne.n	442 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     434:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     438:	2b00      	cmp	r3, #0
     43a:	d007      	beq.n	44c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     43c:	2200      	movs	r2, #0
     43e:	4b09      	ldr	r3, [pc, #36]	; (464 <cpu_irq_enter_critical+0x38>)
     440:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     442:	4a07      	ldr	r2, [pc, #28]	; (460 <cpu_irq_enter_critical+0x34>)
     444:	6813      	ldr	r3, [r2, #0]
     446:	3301      	adds	r3, #1
     448:	6013      	str	r3, [r2, #0]
}
     44a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     44c:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     44e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     452:	2200      	movs	r2, #0
     454:	4b04      	ldr	r3, [pc, #16]	; (468 <cpu_irq_enter_critical+0x3c>)
     456:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     458:	3201      	adds	r2, #1
     45a:	4b02      	ldr	r3, [pc, #8]	; (464 <cpu_irq_enter_critical+0x38>)
     45c:	701a      	strb	r2, [r3, #0]
     45e:	e7f0      	b.n	442 <cpu_irq_enter_critical+0x16>
     460:	20000258 	.word	0x20000258
     464:	2000025c 	.word	0x2000025c
     468:	20000008 	.word	0x20000008

0000046c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     46c:	4b08      	ldr	r3, [pc, #32]	; (490 <cpu_irq_leave_critical+0x24>)
     46e:	681a      	ldr	r2, [r3, #0]
     470:	3a01      	subs	r2, #1
     472:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     474:	681b      	ldr	r3, [r3, #0]
     476:	2b00      	cmp	r3, #0
     478:	d109      	bne.n	48e <cpu_irq_leave_critical+0x22>
     47a:	4b06      	ldr	r3, [pc, #24]	; (494 <cpu_irq_leave_critical+0x28>)
     47c:	781b      	ldrb	r3, [r3, #0]
     47e:	2b00      	cmp	r3, #0
     480:	d005      	beq.n	48e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     482:	2201      	movs	r2, #1
     484:	4b04      	ldr	r3, [pc, #16]	; (498 <cpu_irq_leave_critical+0x2c>)
     486:	701a      	strb	r2, [r3, #0]
     488:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     48c:	b662      	cpsie	i
	}
}
     48e:	4770      	bx	lr
     490:	20000258 	.word	0x20000258
     494:	2000025c 	.word	0x2000025c
     498:	20000008 	.word	0x20000008

0000049c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     49c:	b5f0      	push	{r4, r5, r6, r7, lr}
     49e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     4a0:	ac01      	add	r4, sp, #4
     4a2:	2501      	movs	r5, #1
     4a4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     4a6:	2700      	movs	r7, #0
     4a8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     4aa:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     4ac:	0021      	movs	r1, r4
     4ae:	203e      	movs	r0, #62	; 0x3e
     4b0:	4e06      	ldr	r6, [pc, #24]	; (4cc <system_board_init+0x30>)
     4b2:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     4b4:	2280      	movs	r2, #128	; 0x80
     4b6:	05d2      	lsls	r2, r2, #23
     4b8:	4b05      	ldr	r3, [pc, #20]	; (4d0 <system_board_init+0x34>)
     4ba:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     4bc:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     4be:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     4c0:	0021      	movs	r1, r4
     4c2:	200f      	movs	r0, #15
     4c4:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     4c6:	b003      	add	sp, #12
     4c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4ca:	46c0      	nop			; (mov r8, r8)
     4cc:	00000a05 	.word	0x00000a05
     4d0:	41004480 	.word	0x41004480

000004d4 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     4d4:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     4d6:	2200      	movs	r2, #0
     4d8:	2300      	movs	r3, #0
     4da:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     4dc:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     4de:	2100      	movs	r1, #0
     4e0:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     4e2:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     4e4:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     4e6:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     4e8:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     4ea:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	//config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     4ec:	24c0      	movs	r4, #192	; 0xc0
     4ee:	0164      	lsls	r4, r4, #5
     4f0:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     4f2:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     4f4:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     4f6:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     4f8:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     4fa:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     4fc:	242a      	movs	r4, #42	; 0x2a
     4fe:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     500:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     502:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     504:	3c06      	subs	r4, #6
     506:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     508:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     50a:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     50c:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     50e:	232b      	movs	r3, #43	; 0x2b
     510:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     512:	3301      	adds	r3, #1
     514:	54c1      	strb	r1, [r0, r3]
}
     516:	bd10      	pop	{r4, pc}

00000518 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     518:	b5f0      	push	{r4, r5, r6, r7, lr}
     51a:	46d6      	mov	lr, sl
     51c:	464f      	mov	r7, r9
     51e:	4646      	mov	r6, r8
     520:	b5c0      	push	{r6, r7, lr}
     522:	b096      	sub	sp, #88	; 0x58
     524:	0007      	movs	r7, r0
     526:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     528:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     52a:	4ac6      	ldr	r2, [pc, #792]	; (844 <adc_init+0x32c>)
     52c:	6a10      	ldr	r0, [r2, #32]
     52e:	2380      	movs	r3, #128	; 0x80
     530:	025b      	lsls	r3, r3, #9
     532:	4303      	orrs	r3, r0
     534:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     536:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     538:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     53a:	07db      	lsls	r3, r3, #31
     53c:	d505      	bpl.n	54a <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     53e:	b016      	add	sp, #88	; 0x58
     540:	bc1c      	pop	{r2, r3, r4}
     542:	4690      	mov	r8, r2
     544:	4699      	mov	r9, r3
     546:	46a2      	mov	sl, r4
     548:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     54a:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     54c:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     54e:	079b      	lsls	r3, r3, #30
     550:	d4f5      	bmi.n	53e <adc_init+0x26>
	module_inst->reference = config->reference;
     552:	7873      	ldrb	r3, [r6, #1]
     554:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     556:	2b00      	cmp	r3, #0
     558:	d104      	bne.n	564 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     55a:	4abb      	ldr	r2, [pc, #748]	; (848 <adc_init+0x330>)
     55c:	6c13      	ldr	r3, [r2, #64]	; 0x40
     55e:	2104      	movs	r1, #4
     560:	430b      	orrs	r3, r1
     562:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     564:	2300      	movs	r3, #0
     566:	60bb      	str	r3, [r7, #8]
     568:	60fb      	str	r3, [r7, #12]
     56a:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     56c:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     56e:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     570:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     572:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     574:	4bb5      	ldr	r3, [pc, #724]	; (84c <adc_init+0x334>)
     576:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     578:	232a      	movs	r3, #42	; 0x2a
     57a:	5cf3      	ldrb	r3, [r6, r3]
     57c:	2b00      	cmp	r3, #0
     57e:	d105      	bne.n	58c <adc_init+0x74>
     580:	7d33      	ldrb	r3, [r6, #20]
     582:	2b00      	cmp	r3, #0
     584:	d102      	bne.n	58c <adc_init+0x74>
		module_inst->software_trigger = true;
     586:	3301      	adds	r3, #1
     588:	777b      	strb	r3, [r7, #29]
     58a:	e001      	b.n	590 <adc_init+0x78>
		module_inst->software_trigger = false;
     58c:	2300      	movs	r3, #0
     58e:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     590:	683b      	ldr	r3, [r7, #0]
     592:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     594:	7833      	ldrb	r3, [r6, #0]
     596:	466a      	mov	r2, sp
     598:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     59a:	4669      	mov	r1, sp
     59c:	201e      	movs	r0, #30
     59e:	4bac      	ldr	r3, [pc, #688]	; (850 <adc_init+0x338>)
     5a0:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     5a2:	201e      	movs	r0, #30
     5a4:	4bab      	ldr	r3, [pc, #684]	; (854 <adc_init+0x33c>)
     5a6:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     5a8:	232c      	movs	r3, #44	; 0x2c
     5aa:	5cf2      	ldrb	r2, [r6, r3]
     5ac:	2a00      	cmp	r2, #0
     5ae:	d054      	beq.n	65a <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     5b0:	3b01      	subs	r3, #1
     5b2:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     5b4:	7b33      	ldrb	r3, [r6, #12]
     5b6:	18eb      	adds	r3, r5, r3
     5b8:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     5ba:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     5bc:	b2c9      	uxtb	r1, r1
     5be:	428b      	cmp	r3, r1
     5c0:	d221      	bcs.n	606 <adc_init+0xee>
     5c2:	1952      	adds	r2, r2, r5
     5c4:	b2d3      	uxtb	r3, r2
     5c6:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     5c8:	4ba3      	ldr	r3, [pc, #652]	; (858 <adc_init+0x340>)
     5ca:	469a      	mov	sl, r3
     5cc:	e003      	b.n	5d6 <adc_init+0xbe>
			offset++;
     5ce:	3501      	adds	r5, #1
     5d0:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     5d2:	454d      	cmp	r5, r9
     5d4:	d017      	beq.n	606 <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     5d6:	240f      	movs	r4, #15
     5d8:	402c      	ands	r4, r5
     5da:	7b33      	ldrb	r3, [r6, #12]
     5dc:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     5de:	2250      	movs	r2, #80	; 0x50
     5e0:	499e      	ldr	r1, [pc, #632]	; (85c <adc_init+0x344>)
     5e2:	a802      	add	r0, sp, #8
     5e4:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     5e6:	2c13      	cmp	r4, #19
     5e8:	d8f1      	bhi.n	5ce <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     5ea:	00a4      	lsls	r4, r4, #2
     5ec:	ab02      	add	r3, sp, #8
     5ee:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     5f0:	a901      	add	r1, sp, #4
     5f2:	2300      	movs	r3, #0
     5f4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     5f6:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     5f8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     5fa:	3301      	adds	r3, #1
     5fc:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     5fe:	b2c0      	uxtb	r0, r0
     600:	4b97      	ldr	r3, [pc, #604]	; (860 <adc_init+0x348>)
     602:	4798      	blx	r3
     604:	e7e3      	b.n	5ce <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     606:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     608:	2250      	movs	r2, #80	; 0x50
     60a:	4994      	ldr	r1, [pc, #592]	; (85c <adc_init+0x344>)
     60c:	a802      	add	r0, sp, #8
     60e:	4b92      	ldr	r3, [pc, #584]	; (858 <adc_init+0x340>)
     610:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     612:	2c13      	cmp	r4, #19
     614:	d913      	bls.n	63e <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     616:	7d73      	ldrb	r3, [r6, #21]
     618:	009b      	lsls	r3, r3, #2
     61a:	b2db      	uxtb	r3, r3
     61c:	4642      	mov	r2, r8
     61e:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     620:	7db3      	ldrb	r3, [r6, #22]
     622:	01db      	lsls	r3, r3, #7
     624:	7872      	ldrb	r2, [r6, #1]
     626:	4313      	orrs	r3, r2
     628:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     62a:	4642      	mov	r2, r8
     62c:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     62e:	7933      	ldrb	r3, [r6, #4]
     630:	2b34      	cmp	r3, #52	; 0x34
     632:	d900      	bls.n	636 <adc_init+0x11e>
     634:	e17b      	b.n	92e <adc_init+0x416>
     636:	009b      	lsls	r3, r3, #2
     638:	4a8a      	ldr	r2, [pc, #552]	; (864 <adc_init+0x34c>)
     63a:	58d3      	ldr	r3, [r2, r3]
     63c:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     63e:	00a4      	lsls	r4, r4, #2
     640:	ab02      	add	r3, sp, #8
     642:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     644:	a901      	add	r1, sp, #4
     646:	2300      	movs	r3, #0
     648:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     64a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     64c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     64e:	3301      	adds	r3, #1
     650:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     652:	b2c0      	uxtb	r0, r0
     654:	4b82      	ldr	r3, [pc, #520]	; (860 <adc_init+0x348>)
     656:	4798      	blx	r3
     658:	e7dd      	b.n	616 <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     65a:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     65c:	2250      	movs	r2, #80	; 0x50
     65e:	497f      	ldr	r1, [pc, #508]	; (85c <adc_init+0x344>)
     660:	a802      	add	r0, sp, #8
     662:	4b7d      	ldr	r3, [pc, #500]	; (858 <adc_init+0x340>)
     664:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     666:	2c13      	cmp	r4, #19
     668:	d915      	bls.n	696 <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     66a:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     66c:	2250      	movs	r2, #80	; 0x50
     66e:	497b      	ldr	r1, [pc, #492]	; (85c <adc_init+0x344>)
     670:	a802      	add	r0, sp, #8
     672:	4b79      	ldr	r3, [pc, #484]	; (858 <adc_init+0x340>)
     674:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     676:	2c13      	cmp	r4, #19
     678:	d8cd      	bhi.n	616 <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     67a:	00a4      	lsls	r4, r4, #2
     67c:	ab02      	add	r3, sp, #8
     67e:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     680:	a901      	add	r1, sp, #4
     682:	2300      	movs	r3, #0
     684:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     686:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     688:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     68a:	3301      	adds	r3, #1
     68c:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     68e:	b2c0      	uxtb	r0, r0
     690:	4b73      	ldr	r3, [pc, #460]	; (860 <adc_init+0x348>)
     692:	4798      	blx	r3
     694:	e7bf      	b.n	616 <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     696:	00a4      	lsls	r4, r4, #2
     698:	ab02      	add	r3, sp, #8
     69a:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     69c:	a901      	add	r1, sp, #4
     69e:	2300      	movs	r3, #0
     6a0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     6a2:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     6a4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     6a6:	3301      	adds	r3, #1
     6a8:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     6aa:	b2c0      	uxtb	r0, r0
     6ac:	4b6c      	ldr	r3, [pc, #432]	; (860 <adc_init+0x348>)
     6ae:	4798      	blx	r3
     6b0:	e7db      	b.n	66a <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     6b2:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     6b4:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     6b6:	2102      	movs	r1, #2
     6b8:	e01a      	b.n	6f0 <adc_init+0x1d8>
		adjres = config->divide_result;
     6ba:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     6bc:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     6be:	2410      	movs	r4, #16
     6c0:	e016      	b.n	6f0 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     6c2:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     6c4:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     6c6:	2101      	movs	r1, #1
     6c8:	e012      	b.n	6f0 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     6ca:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     6cc:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     6ce:	2100      	movs	r1, #0
     6d0:	e00e      	b.n	6f0 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     6d2:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     6d4:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     6d6:	2100      	movs	r1, #0
     6d8:	e00a      	b.n	6f0 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     6da:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     6dc:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     6de:	2100      	movs	r1, #0
     6e0:	e006      	b.n	6f0 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     6e2:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     6e4:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     6e6:	2100      	movs	r1, #0
     6e8:	e002      	b.n	6f0 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     6ea:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     6ec:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     6ee:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     6f0:	0109      	lsls	r1, r1, #4
     6f2:	2270      	movs	r2, #112	; 0x70
     6f4:	400a      	ands	r2, r1
     6f6:	4313      	orrs	r3, r2
     6f8:	4642      	mov	r2, r8
     6fa:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     6fc:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     6fe:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     700:	2b3f      	cmp	r3, #63	; 0x3f
     702:	d900      	bls.n	706 <adc_init+0x1ee>
     704:	e71b      	b.n	53e <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     706:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     708:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     70a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     70c:	b25b      	sxtb	r3, r3
     70e:	2b00      	cmp	r3, #0
     710:	dbfb      	blt.n	70a <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     712:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     714:	8872      	ldrh	r2, [r6, #2]
     716:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     718:	2224      	movs	r2, #36	; 0x24
     71a:	5cb2      	ldrb	r2, [r6, r2]
     71c:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     71e:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     720:	7d32      	ldrb	r2, [r6, #20]
     722:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     724:	4313      	orrs	r3, r2
     726:	7cb2      	ldrb	r2, [r6, #18]
     728:	0052      	lsls	r2, r2, #1
     72a:	4313      	orrs	r3, r2
     72c:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     72e:	4642      	mov	r2, r8
     730:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     732:	7e33      	ldrb	r3, [r6, #24]
     734:	2b00      	cmp	r3, #0
     736:	d020      	beq.n	77a <adc_init+0x262>
		switch (resolution) {
     738:	2c10      	cmp	r4, #16
     73a:	d100      	bne.n	73e <adc_init+0x226>
     73c:	e0d9      	b.n	8f2 <adc_init+0x3da>
     73e:	d800      	bhi.n	742 <adc_init+0x22a>
     740:	e098      	b.n	874 <adc_init+0x35c>
     742:	2c20      	cmp	r4, #32
     744:	d100      	bne.n	748 <adc_init+0x230>
     746:	e0b6      	b.n	8b6 <adc_init+0x39e>
     748:	2c30      	cmp	r4, #48	; 0x30
     74a:	d116      	bne.n	77a <adc_init+0x262>
			if (config->differential_mode &&
     74c:	7cf2      	ldrb	r2, [r6, #19]
     74e:	2a00      	cmp	r2, #0
     750:	d00a      	beq.n	768 <adc_init+0x250>
					(config->window.window_lower_value > 127 ||
     752:	69f2      	ldr	r2, [r6, #28]
     754:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     756:	2017      	movs	r0, #23
			if (config->differential_mode &&
     758:	2aff      	cmp	r2, #255	; 0xff
     75a:	d900      	bls.n	75e <adc_init+0x246>
     75c:	e6ef      	b.n	53e <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     75e:	6a32      	ldr	r2, [r6, #32]
     760:	3280      	adds	r2, #128	; 0x80
     762:	2aff      	cmp	r2, #255	; 0xff
     764:	d900      	bls.n	768 <adc_init+0x250>
     766:	e6ea      	b.n	53e <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     768:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     76a:	69f2      	ldr	r2, [r6, #28]
     76c:	2aff      	cmp	r2, #255	; 0xff
     76e:	dd00      	ble.n	772 <adc_init+0x25a>
     770:	e6e5      	b.n	53e <adc_init+0x26>
     772:	6a32      	ldr	r2, [r6, #32]
     774:	2aff      	cmp	r2, #255	; 0xff
     776:	dd00      	ble.n	77a <adc_init+0x262>
     778:	e6e1      	b.n	53e <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     77a:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     77c:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     77e:	b252      	sxtb	r2, r2
     780:	2a00      	cmp	r2, #0
     782:	dbfb      	blt.n	77c <adc_init+0x264>
	adc_module->WINCTRL.reg = config->window.window_mode;
     784:	4642      	mov	r2, r8
     786:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     788:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     78a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     78c:	b25b      	sxtb	r3, r3
     78e:	2b00      	cmp	r3, #0
     790:	dbfb      	blt.n	78a <adc_init+0x272>
	adc_module->WINLT.reg =
     792:	8bb3      	ldrh	r3, [r6, #28]
     794:	4642      	mov	r2, r8
     796:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     798:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     79a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     79c:	b25b      	sxtb	r3, r3
     79e:	2b00      	cmp	r3, #0
     7a0:	dbfb      	blt.n	79a <adc_init+0x282>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     7a2:	8c33      	ldrh	r3, [r6, #32]
     7a4:	4642      	mov	r2, r8
     7a6:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     7a8:	232c      	movs	r3, #44	; 0x2c
     7aa:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     7ac:	2b00      	cmp	r3, #0
     7ae:	d005      	beq.n	7bc <adc_init+0x2a4>
		inputs_to_scan--;
     7b0:	3b01      	subs	r3, #1
     7b2:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     7b4:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     7b6:	2b0f      	cmp	r3, #15
     7b8:	d900      	bls.n	7bc <adc_init+0x2a4>
     7ba:	e6c0      	b.n	53e <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     7bc:	222b      	movs	r2, #43	; 0x2b
     7be:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     7c0:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     7c2:	290f      	cmp	r1, #15
     7c4:	d900      	bls.n	7c8 <adc_init+0x2b0>
     7c6:	e6ba      	b.n	53e <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     7c8:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     7ca:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     7cc:	b252      	sxtb	r2, r2
     7ce:	2a00      	cmp	r2, #0
     7d0:	dbfb      	blt.n	7ca <adc_init+0x2b2>
			config->negative_input |
     7d2:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     7d4:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     7d6:	4302      	orrs	r2, r0
     7d8:	68b0      	ldr	r0, [r6, #8]
     7da:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     7dc:	0509      	lsls	r1, r1, #20
			config->negative_input |
     7de:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     7e0:	041b      	lsls	r3, r3, #16
			config->negative_input |
     7e2:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     7e4:	4642      	mov	r2, r8
     7e6:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     7e8:	232a      	movs	r3, #42	; 0x2a
     7ea:	5cf3      	ldrb	r3, [r6, r3]
     7ec:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     7ee:	230f      	movs	r3, #15
     7f0:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     7f2:	3315      	adds	r3, #21
     7f4:	5cf3      	ldrb	r3, [r6, r3]
     7f6:	2b00      	cmp	r3, #0
     7f8:	d012      	beq.n	820 <adc_init+0x308>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     7fa:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     7fc:	4a1a      	ldr	r2, [pc, #104]	; (868 <adc_init+0x350>)
			return STATUS_ERR_INVALID_ARG;
     7fe:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     800:	4293      	cmp	r3, r2
     802:	d900      	bls.n	806 <adc_init+0x2ee>
     804:	e69b      	b.n	53e <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     806:	4642      	mov	r2, r8
     808:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     80a:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     80c:	2380      	movs	r3, #128	; 0x80
     80e:	011b      	lsls	r3, r3, #4
     810:	18d3      	adds	r3, r2, r3
     812:	4915      	ldr	r1, [pc, #84]	; (868 <adc_init+0x350>)
     814:	b29b      	uxth	r3, r3
     816:	428b      	cmp	r3, r1
     818:	d900      	bls.n	81c <adc_init+0x304>
     81a:	e690      	b.n	53e <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     81c:	4643      	mov	r3, r8
     81e:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     820:	4b12      	ldr	r3, [pc, #72]	; (86c <adc_init+0x354>)
     822:	681b      	ldr	r3, [r3, #0]
     824:	015b      	lsls	r3, r3, #5
     826:	22e0      	movs	r2, #224	; 0xe0
     828:	00d2      	lsls	r2, r2, #3
     82a:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     82c:	4a10      	ldr	r2, [pc, #64]	; (870 <adc_init+0x358>)
     82e:	6851      	ldr	r1, [r2, #4]
     830:	0149      	lsls	r1, r1, #5
     832:	6812      	ldr	r2, [r2, #0]
     834:	0ed2      	lsrs	r2, r2, #27
     836:	430a      	orrs	r2, r1
     838:	b2d2      	uxtb	r2, r2
			) |
     83a:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     83c:	4642      	mov	r2, r8
     83e:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     840:	2000      	movs	r0, #0
     842:	e67c      	b.n	53e <adc_init+0x26>
     844:	40000400 	.word	0x40000400
     848:	40000800 	.word	0x40000800
     84c:	200002a4 	.word	0x200002a4
     850:	00001a11 	.word	0x00001a11
     854:	00001985 	.word	0x00001985
     858:	000032bd 	.word	0x000032bd
     85c:	0000492c 	.word	0x0000492c
     860:	00001b09 	.word	0x00001b09
     864:	00004858 	.word	0x00004858
     868:	00000fff 	.word	0x00000fff
     86c:	00806024 	.word	0x00806024
     870:	00806020 	.word	0x00806020
		switch (resolution) {
     874:	2c00      	cmp	r4, #0
     876:	d000      	beq.n	87a <adc_init+0x362>
     878:	e77f      	b.n	77a <adc_init+0x262>
			if (config->differential_mode &&
     87a:	7cf2      	ldrb	r2, [r6, #19]
     87c:	2a00      	cmp	r2, #0
     87e:	d00f      	beq.n	8a0 <adc_init+0x388>
					(config->window.window_lower_value > 2047 ||
     880:	69f2      	ldr	r2, [r6, #28]
     882:	2180      	movs	r1, #128	; 0x80
     884:	0109      	lsls	r1, r1, #4
     886:	468c      	mov	ip, r1
     888:	4462      	add	r2, ip
			if (config->differential_mode &&
     88a:	492a      	ldr	r1, [pc, #168]	; (934 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     88c:	2017      	movs	r0, #23
			if (config->differential_mode &&
     88e:	428a      	cmp	r2, r1
     890:	d900      	bls.n	894 <adc_init+0x37c>
     892:	e654      	b.n	53e <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     894:	6a32      	ldr	r2, [r6, #32]
     896:	4462      	add	r2, ip
     898:	4926      	ldr	r1, [pc, #152]	; (934 <adc_init+0x41c>)
     89a:	428a      	cmp	r2, r1
     89c:	d900      	bls.n	8a0 <adc_init+0x388>
     89e:	e64e      	b.n	53e <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     8a0:	4a24      	ldr	r2, [pc, #144]	; (934 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     8a2:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     8a4:	69f1      	ldr	r1, [r6, #28]
     8a6:	4291      	cmp	r1, r2
     8a8:	dd00      	ble.n	8ac <adc_init+0x394>
     8aa:	e648      	b.n	53e <adc_init+0x26>
     8ac:	6a31      	ldr	r1, [r6, #32]
     8ae:	4291      	cmp	r1, r2
     8b0:	dd00      	ble.n	8b4 <adc_init+0x39c>
     8b2:	e644      	b.n	53e <adc_init+0x26>
     8b4:	e761      	b.n	77a <adc_init+0x262>
			if (config->differential_mode &&
     8b6:	7cf2      	ldrb	r2, [r6, #19]
     8b8:	2a00      	cmp	r2, #0
     8ba:	d00f      	beq.n	8dc <adc_init+0x3c4>
					(config->window.window_lower_value > 511 ||
     8bc:	69f2      	ldr	r2, [r6, #28]
     8be:	2180      	movs	r1, #128	; 0x80
     8c0:	0089      	lsls	r1, r1, #2
     8c2:	468c      	mov	ip, r1
     8c4:	4462      	add	r2, ip
			if (config->differential_mode &&
     8c6:	491c      	ldr	r1, [pc, #112]	; (938 <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     8c8:	2017      	movs	r0, #23
			if (config->differential_mode &&
     8ca:	428a      	cmp	r2, r1
     8cc:	d900      	bls.n	8d0 <adc_init+0x3b8>
     8ce:	e636      	b.n	53e <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     8d0:	6a32      	ldr	r2, [r6, #32]
     8d2:	4462      	add	r2, ip
     8d4:	4918      	ldr	r1, [pc, #96]	; (938 <adc_init+0x420>)
     8d6:	428a      	cmp	r2, r1
     8d8:	d900      	bls.n	8dc <adc_init+0x3c4>
     8da:	e630      	b.n	53e <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     8dc:	4a16      	ldr	r2, [pc, #88]	; (938 <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     8de:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     8e0:	69f1      	ldr	r1, [r6, #28]
     8e2:	4291      	cmp	r1, r2
     8e4:	dd00      	ble.n	8e8 <adc_init+0x3d0>
     8e6:	e62a      	b.n	53e <adc_init+0x26>
     8e8:	6a31      	ldr	r1, [r6, #32]
     8ea:	4291      	cmp	r1, r2
     8ec:	dd00      	ble.n	8f0 <adc_init+0x3d8>
     8ee:	e626      	b.n	53e <adc_init+0x26>
     8f0:	e743      	b.n	77a <adc_init+0x262>
			if (config->differential_mode &&
     8f2:	7cf2      	ldrb	r2, [r6, #19]
     8f4:	2a00      	cmp	r2, #0
     8f6:	d00f      	beq.n	918 <adc_init+0x400>
					(config->window.window_lower_value > 32767 ||
     8f8:	69f2      	ldr	r2, [r6, #28]
     8fa:	2180      	movs	r1, #128	; 0x80
     8fc:	0209      	lsls	r1, r1, #8
     8fe:	468c      	mov	ip, r1
     900:	4462      	add	r2, ip
			if (config->differential_mode &&
     902:	490e      	ldr	r1, [pc, #56]	; (93c <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     904:	2017      	movs	r0, #23
			if (config->differential_mode &&
     906:	428a      	cmp	r2, r1
     908:	d900      	bls.n	90c <adc_init+0x3f4>
     90a:	e618      	b.n	53e <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     90c:	6a32      	ldr	r2, [r6, #32]
     90e:	4462      	add	r2, ip
     910:	490a      	ldr	r1, [pc, #40]	; (93c <adc_init+0x424>)
     912:	428a      	cmp	r2, r1
     914:	d900      	bls.n	918 <adc_init+0x400>
     916:	e612      	b.n	53e <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     918:	4a08      	ldr	r2, [pc, #32]	; (93c <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     91a:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     91c:	69f1      	ldr	r1, [r6, #28]
     91e:	4291      	cmp	r1, r2
     920:	dd00      	ble.n	924 <adc_init+0x40c>
     922:	e60c      	b.n	53e <adc_init+0x26>
     924:	6a31      	ldr	r1, [r6, #32]
     926:	4291      	cmp	r1, r2
     928:	dd00      	ble.n	92c <adc_init+0x414>
     92a:	e608      	b.n	53e <adc_init+0x26>
     92c:	e725      	b.n	77a <adc_init+0x262>
		return STATUS_ERR_INVALID_ARG;
     92e:	2017      	movs	r0, #23
     930:	e605      	b.n	53e <adc_init+0x26>
     932:	46c0      	nop			; (mov r8, r8)
     934:	00000fff 	.word	0x00000fff
     938:	000003ff 	.word	0x000003ff
     93c:	0000ffff 	.word	0x0000ffff

00000940 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     940:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     942:	4b2f      	ldr	r3, [pc, #188]	; (a00 <ADC_Handler+0xc0>)
     944:	681d      	ldr	r5, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     946:	682b      	ldr	r3, [r5, #0]
     948:	7e1a      	ldrb	r2, [r3, #24]
     94a:	7ddc      	ldrb	r4, [r3, #23]
     94c:	4014      	ands	r4, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     94e:	07e2      	lsls	r2, r4, #31
     950:	d416      	bmi.n	980 <ADC_Handler+0x40>
	if (flags & ADC_INTFLAG_WINMON) {
     952:	0763      	lsls	r3, r4, #29
     954:	d508      	bpl.n	968 <ADC_Handler+0x28>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     956:	2304      	movs	r3, #4
     958:	682a      	ldr	r2, [r5, #0]
     95a:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     95c:	7eeb      	ldrb	r3, [r5, #27]
     95e:	079b      	lsls	r3, r3, #30
     960:	d502      	bpl.n	968 <ADC_Handler+0x28>
     962:	7eab      	ldrb	r3, [r5, #26]
     964:	079b      	lsls	r3, r3, #30
     966:	d442      	bmi.n	9ee <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     968:	07a3      	lsls	r3, r4, #30
     96a:	d508      	bpl.n	97e <ADC_Handler+0x3e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     96c:	2302      	movs	r3, #2
     96e:	682a      	ldr	r2, [r5, #0]
     970:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     972:	7eeb      	ldrb	r3, [r5, #27]
     974:	075b      	lsls	r3, r3, #29
     976:	d502      	bpl.n	97e <ADC_Handler+0x3e>
     978:	7eab      	ldrb	r3, [r5, #26]
     97a:	075b      	lsls	r3, r3, #29
     97c:	d43b      	bmi.n	9f6 <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     97e:	bd70      	pop	{r4, r5, r6, pc}
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     980:	2201      	movs	r2, #1
     982:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
     984:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     986:	7e53      	ldrb	r3, [r2, #25]
		while (adc_is_syncing(module)) {
     988:	b25b      	sxtb	r3, r3
     98a:	2b00      	cmp	r3, #0
     98c:	dbfb      	blt.n	986 <ADC_Handler+0x46>
		*(module->job_buffer++) = module->hw->RESULT.reg;
     98e:	6969      	ldr	r1, [r5, #20]
     990:	1c8b      	adds	r3, r1, #2
     992:	616b      	str	r3, [r5, #20]
     994:	8b53      	ldrh	r3, [r2, #26]
     996:	b29b      	uxth	r3, r3
     998:	800b      	strh	r3, [r1, #0]
		if (--module->remaining_conversions > 0) {
     99a:	8b2b      	ldrh	r3, [r5, #24]
     99c:	3b01      	subs	r3, #1
     99e:	b29b      	uxth	r3, r3
     9a0:	832b      	strh	r3, [r5, #24]
     9a2:	2b00      	cmp	r3, #0
     9a4:	d011      	beq.n	9ca <ADC_Handler+0x8a>
			if (module->software_trigger == true) {
     9a6:	7f6b      	ldrb	r3, [r5, #29]
     9a8:	2b00      	cmp	r3, #0
     9aa:	d0d2      	beq.n	952 <ADC_Handler+0x12>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     9ac:	682a      	ldr	r2, [r5, #0]
     9ae:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     9b0:	b25b      	sxtb	r3, r3
     9b2:	2b00      	cmp	r3, #0
     9b4:	dbfb      	blt.n	9ae <ADC_Handler+0x6e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     9b6:	7b13      	ldrb	r3, [r2, #12]
     9b8:	2102      	movs	r1, #2
     9ba:	430b      	orrs	r3, r1
     9bc:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     9be:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     9c0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     9c2:	b25b      	sxtb	r3, r3
     9c4:	2b00      	cmp	r3, #0
     9c6:	dbfb      	blt.n	9c0 <ADC_Handler+0x80>
     9c8:	e7c3      	b.n	952 <ADC_Handler+0x12>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     9ca:	2301      	movs	r3, #1
     9cc:	682a      	ldr	r2, [r5, #0]
     9ce:	7593      	strb	r3, [r2, #22]
			if (module->job_status == STATUS_BUSY) {
     9d0:	7f2b      	ldrb	r3, [r5, #28]
     9d2:	2b05      	cmp	r3, #5
     9d4:	d1bd      	bne.n	952 <ADC_Handler+0x12>
				module->job_status = STATUS_OK;
     9d6:	2300      	movs	r3, #0
     9d8:	772b      	strb	r3, [r5, #28]
				if ((module->enabled_callback_mask &
     9da:	7eeb      	ldrb	r3, [r5, #27]
     9dc:	07db      	lsls	r3, r3, #31
     9de:	d5b8      	bpl.n	952 <ADC_Handler+0x12>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     9e0:	7eab      	ldrb	r3, [r5, #26]
     9e2:	07db      	lsls	r3, r3, #31
     9e4:	d5b5      	bpl.n	952 <ADC_Handler+0x12>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     9e6:	0028      	movs	r0, r5
     9e8:	68ab      	ldr	r3, [r5, #8]
     9ea:	4798      	blx	r3
     9ec:	e7b1      	b.n	952 <ADC_Handler+0x12>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     9ee:	0028      	movs	r0, r5
     9f0:	68eb      	ldr	r3, [r5, #12]
     9f2:	4798      	blx	r3
     9f4:	e7b8      	b.n	968 <ADC_Handler+0x28>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     9f6:	692b      	ldr	r3, [r5, #16]
     9f8:	0028      	movs	r0, r5
     9fa:	4798      	blx	r3
}
     9fc:	e7bf      	b.n	97e <ADC_Handler+0x3e>
     9fe:	46c0      	nop			; (mov r8, r8)
     a00:	200002a4 	.word	0x200002a4

00000a04 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     a04:	b500      	push	{lr}
     a06:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     a08:	ab01      	add	r3, sp, #4
     a0a:	2280      	movs	r2, #128	; 0x80
     a0c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     a0e:	780a      	ldrb	r2, [r1, #0]
     a10:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     a12:	784a      	ldrb	r2, [r1, #1]
     a14:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     a16:	788a      	ldrb	r2, [r1, #2]
     a18:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     a1a:	0019      	movs	r1, r3
     a1c:	4b01      	ldr	r3, [pc, #4]	; (a24 <port_pin_set_config+0x20>)
     a1e:	4798      	blx	r3
}
     a20:	b003      	add	sp, #12
     a22:	bd00      	pop	{pc}
     a24:	00001b09 	.word	0x00001b09

00000a28 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     a28:	b5f0      	push	{r4, r5, r6, r7, lr}
     a2a:	46de      	mov	lr, fp
     a2c:	4657      	mov	r7, sl
     a2e:	464e      	mov	r6, r9
     a30:	4645      	mov	r5, r8
     a32:	b5e0      	push	{r5, r6, r7, lr}
     a34:	b087      	sub	sp, #28
     a36:	4680      	mov	r8, r0
     a38:	9104      	str	r1, [sp, #16]
     a3a:	0016      	movs	r6, r2
     a3c:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     a3e:	2200      	movs	r2, #0
     a40:	2300      	movs	r3, #0
     a42:	2100      	movs	r1, #0
     a44:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     a46:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     a48:	2001      	movs	r0, #1
     a4a:	0021      	movs	r1, r4
     a4c:	9600      	str	r6, [sp, #0]
     a4e:	9701      	str	r7, [sp, #4]
     a50:	465c      	mov	r4, fp
     a52:	9403      	str	r4, [sp, #12]
     a54:	4644      	mov	r4, r8
     a56:	9405      	str	r4, [sp, #20]
     a58:	e013      	b.n	a82 <long_division+0x5a>
     a5a:	2420      	movs	r4, #32
     a5c:	1a64      	subs	r4, r4, r1
     a5e:	0005      	movs	r5, r0
     a60:	40e5      	lsrs	r5, r4
     a62:	46a8      	mov	r8, r5
     a64:	e014      	b.n	a90 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     a66:	9c00      	ldr	r4, [sp, #0]
     a68:	9d01      	ldr	r5, [sp, #4]
     a6a:	1b12      	subs	r2, r2, r4
     a6c:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     a6e:	465c      	mov	r4, fp
     a70:	464d      	mov	r5, r9
     a72:	432c      	orrs	r4, r5
     a74:	46a3      	mov	fp, r4
     a76:	9c03      	ldr	r4, [sp, #12]
     a78:	4645      	mov	r5, r8
     a7a:	432c      	orrs	r4, r5
     a7c:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     a7e:	3901      	subs	r1, #1
     a80:	d325      	bcc.n	ace <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     a82:	2420      	movs	r4, #32
     a84:	4264      	negs	r4, r4
     a86:	190c      	adds	r4, r1, r4
     a88:	d4e7      	bmi.n	a5a <long_division+0x32>
     a8a:	0005      	movs	r5, r0
     a8c:	40a5      	lsls	r5, r4
     a8e:	46a8      	mov	r8, r5
     a90:	0004      	movs	r4, r0
     a92:	408c      	lsls	r4, r1
     a94:	46a1      	mov	r9, r4
		r = r << 1;
     a96:	1892      	adds	r2, r2, r2
     a98:	415b      	adcs	r3, r3
     a9a:	0014      	movs	r4, r2
     a9c:	001d      	movs	r5, r3
		if (n & bit_shift) {
     a9e:	9e05      	ldr	r6, [sp, #20]
     aa0:	464f      	mov	r7, r9
     aa2:	403e      	ands	r6, r7
     aa4:	46b4      	mov	ip, r6
     aa6:	9e04      	ldr	r6, [sp, #16]
     aa8:	4647      	mov	r7, r8
     aaa:	403e      	ands	r6, r7
     aac:	46b2      	mov	sl, r6
     aae:	4666      	mov	r6, ip
     ab0:	4657      	mov	r7, sl
     ab2:	433e      	orrs	r6, r7
     ab4:	d003      	beq.n	abe <long_division+0x96>
			r |= 0x01;
     ab6:	0006      	movs	r6, r0
     ab8:	4326      	orrs	r6, r4
     aba:	0032      	movs	r2, r6
     abc:	002b      	movs	r3, r5
		if (r >= d) {
     abe:	9c00      	ldr	r4, [sp, #0]
     ac0:	9d01      	ldr	r5, [sp, #4]
     ac2:	429d      	cmp	r5, r3
     ac4:	d8db      	bhi.n	a7e <long_division+0x56>
     ac6:	d1ce      	bne.n	a66 <long_division+0x3e>
     ac8:	4294      	cmp	r4, r2
     aca:	d8d8      	bhi.n	a7e <long_division+0x56>
     acc:	e7cb      	b.n	a66 <long_division+0x3e>
     ace:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     ad0:	4658      	mov	r0, fp
     ad2:	0019      	movs	r1, r3
     ad4:	b007      	add	sp, #28
     ad6:	bc3c      	pop	{r2, r3, r4, r5}
     ad8:	4690      	mov	r8, r2
     ada:	4699      	mov	r9, r3
     adc:	46a2      	mov	sl, r4
     ade:	46ab      	mov	fp, r5
     ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000ae2 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     ae2:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     ae4:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ae6:	2340      	movs	r3, #64	; 0x40
     ae8:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     aea:	4281      	cmp	r1, r0
     aec:	d202      	bcs.n	af4 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     aee:	0018      	movs	r0, r3
     af0:	bd10      	pop	{r4, pc}
		baud_calculated++;
     af2:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     af4:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     af6:	1c63      	adds	r3, r4, #1
     af8:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     afa:	4288      	cmp	r0, r1
     afc:	d9f9      	bls.n	af2 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     afe:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     b00:	2cff      	cmp	r4, #255	; 0xff
     b02:	d8f4      	bhi.n	aee <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     b04:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     b06:	2300      	movs	r3, #0
     b08:	e7f1      	b.n	aee <_sercom_get_sync_baud_val+0xc>
	...

00000b0c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
     b0e:	b083      	sub	sp, #12
     b10:	000f      	movs	r7, r1
     b12:	0016      	movs	r6, r2
     b14:	aa08      	add	r2, sp, #32
     b16:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     b18:	0004      	movs	r4, r0
     b1a:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     b1c:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     b1e:	42bc      	cmp	r4, r7
     b20:	d902      	bls.n	b28 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     b22:	0010      	movs	r0, r2
     b24:	b003      	add	sp, #12
     b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     b28:	2b00      	cmp	r3, #0
     b2a:	d114      	bne.n	b56 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     b2c:	0002      	movs	r2, r0
     b2e:	0008      	movs	r0, r1
     b30:	2100      	movs	r1, #0
     b32:	4c19      	ldr	r4, [pc, #100]	; (b98 <_sercom_get_async_baud_val+0x8c>)
     b34:	47a0      	blx	r4
     b36:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     b38:	003a      	movs	r2, r7
     b3a:	2300      	movs	r3, #0
     b3c:	2000      	movs	r0, #0
     b3e:	4c17      	ldr	r4, [pc, #92]	; (b9c <_sercom_get_async_baud_val+0x90>)
     b40:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     b42:	2200      	movs	r2, #0
     b44:	2301      	movs	r3, #1
     b46:	1a12      	subs	r2, r2, r0
     b48:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     b4a:	0c12      	lsrs	r2, r2, #16
     b4c:	041b      	lsls	r3, r3, #16
     b4e:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     b50:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     b52:	2200      	movs	r2, #0
     b54:	e7e5      	b.n	b22 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     b56:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     b58:	2b01      	cmp	r3, #1
     b5a:	d1f9      	bne.n	b50 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     b5c:	000a      	movs	r2, r1
     b5e:	2300      	movs	r3, #0
     b60:	2100      	movs	r1, #0
     b62:	4c0d      	ldr	r4, [pc, #52]	; (b98 <_sercom_get_async_baud_val+0x8c>)
     b64:	47a0      	blx	r4
     b66:	0002      	movs	r2, r0
     b68:	000b      	movs	r3, r1
     b6a:	9200      	str	r2, [sp, #0]
     b6c:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     b6e:	0038      	movs	r0, r7
     b70:	2100      	movs	r1, #0
     b72:	4c0a      	ldr	r4, [pc, #40]	; (b9c <_sercom_get_async_baud_val+0x90>)
     b74:	47a0      	blx	r4
     b76:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     b78:	2380      	movs	r3, #128	; 0x80
     b7a:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     b7c:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     b7e:	4298      	cmp	r0, r3
     b80:	d8cf      	bhi.n	b22 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     b82:	0f79      	lsrs	r1, r7, #29
     b84:	00f8      	lsls	r0, r7, #3
     b86:	9a00      	ldr	r2, [sp, #0]
     b88:	9b01      	ldr	r3, [sp, #4]
     b8a:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     b8c:	00ea      	lsls	r2, r5, #3
     b8e:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     b90:	b2d2      	uxtb	r2, r2
     b92:	0352      	lsls	r2, r2, #13
     b94:	432a      	orrs	r2, r5
     b96:	e7db      	b.n	b50 <_sercom_get_async_baud_val+0x44>
     b98:	00003221 	.word	0x00003221
     b9c:	00000a29 	.word	0x00000a29

00000ba0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     ba0:	b510      	push	{r4, lr}
     ba2:	b082      	sub	sp, #8
     ba4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     ba6:	4b0e      	ldr	r3, [pc, #56]	; (be0 <sercom_set_gclk_generator+0x40>)
     ba8:	781b      	ldrb	r3, [r3, #0]
     baa:	2b00      	cmp	r3, #0
     bac:	d007      	beq.n	bbe <sercom_set_gclk_generator+0x1e>
     bae:	2900      	cmp	r1, #0
     bb0:	d105      	bne.n	bbe <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     bb2:	4b0b      	ldr	r3, [pc, #44]	; (be0 <sercom_set_gclk_generator+0x40>)
     bb4:	785b      	ldrb	r3, [r3, #1]
     bb6:	4283      	cmp	r3, r0
     bb8:	d010      	beq.n	bdc <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     bba:	201d      	movs	r0, #29
     bbc:	e00c      	b.n	bd8 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     bbe:	a901      	add	r1, sp, #4
     bc0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     bc2:	2013      	movs	r0, #19
     bc4:	4b07      	ldr	r3, [pc, #28]	; (be4 <sercom_set_gclk_generator+0x44>)
     bc6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     bc8:	2013      	movs	r0, #19
     bca:	4b07      	ldr	r3, [pc, #28]	; (be8 <sercom_set_gclk_generator+0x48>)
     bcc:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     bce:	4b04      	ldr	r3, [pc, #16]	; (be0 <sercom_set_gclk_generator+0x40>)
     bd0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     bd2:	2201      	movs	r2, #1
     bd4:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     bd6:	2000      	movs	r0, #0
}
     bd8:	b002      	add	sp, #8
     bda:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     bdc:	2000      	movs	r0, #0
     bde:	e7fb      	b.n	bd8 <sercom_set_gclk_generator+0x38>
     be0:	20000260 	.word	0x20000260
     be4:	00001a11 	.word	0x00001a11
     be8:	00001985 	.word	0x00001985

00000bec <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     bec:	4b40      	ldr	r3, [pc, #256]	; (cf0 <_sercom_get_default_pad+0x104>)
     bee:	4298      	cmp	r0, r3
     bf0:	d031      	beq.n	c56 <_sercom_get_default_pad+0x6a>
     bf2:	d90a      	bls.n	c0a <_sercom_get_default_pad+0x1e>
     bf4:	4b3f      	ldr	r3, [pc, #252]	; (cf4 <_sercom_get_default_pad+0x108>)
     bf6:	4298      	cmp	r0, r3
     bf8:	d04d      	beq.n	c96 <_sercom_get_default_pad+0xaa>
     bfa:	4b3f      	ldr	r3, [pc, #252]	; (cf8 <_sercom_get_default_pad+0x10c>)
     bfc:	4298      	cmp	r0, r3
     bfe:	d05a      	beq.n	cb6 <_sercom_get_default_pad+0xca>
     c00:	4b3e      	ldr	r3, [pc, #248]	; (cfc <_sercom_get_default_pad+0x110>)
     c02:	4298      	cmp	r0, r3
     c04:	d037      	beq.n	c76 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     c06:	2000      	movs	r0, #0
}
     c08:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     c0a:	4b3d      	ldr	r3, [pc, #244]	; (d00 <_sercom_get_default_pad+0x114>)
     c0c:	4298      	cmp	r0, r3
     c0e:	d00c      	beq.n	c2a <_sercom_get_default_pad+0x3e>
     c10:	4b3c      	ldr	r3, [pc, #240]	; (d04 <_sercom_get_default_pad+0x118>)
     c12:	4298      	cmp	r0, r3
     c14:	d1f7      	bne.n	c06 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c16:	2901      	cmp	r1, #1
     c18:	d017      	beq.n	c4a <_sercom_get_default_pad+0x5e>
     c1a:	2900      	cmp	r1, #0
     c1c:	d05d      	beq.n	cda <_sercom_get_default_pad+0xee>
     c1e:	2902      	cmp	r1, #2
     c20:	d015      	beq.n	c4e <_sercom_get_default_pad+0x62>
     c22:	2903      	cmp	r1, #3
     c24:	d015      	beq.n	c52 <_sercom_get_default_pad+0x66>
	return 0;
     c26:	2000      	movs	r0, #0
     c28:	e7ee      	b.n	c08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c2a:	2901      	cmp	r1, #1
     c2c:	d007      	beq.n	c3e <_sercom_get_default_pad+0x52>
     c2e:	2900      	cmp	r1, #0
     c30:	d051      	beq.n	cd6 <_sercom_get_default_pad+0xea>
     c32:	2902      	cmp	r1, #2
     c34:	d005      	beq.n	c42 <_sercom_get_default_pad+0x56>
     c36:	2903      	cmp	r1, #3
     c38:	d005      	beq.n	c46 <_sercom_get_default_pad+0x5a>
	return 0;
     c3a:	2000      	movs	r0, #0
     c3c:	e7e4      	b.n	c08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c3e:	4832      	ldr	r0, [pc, #200]	; (d08 <_sercom_get_default_pad+0x11c>)
     c40:	e7e2      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c42:	4832      	ldr	r0, [pc, #200]	; (d0c <_sercom_get_default_pad+0x120>)
     c44:	e7e0      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c46:	4832      	ldr	r0, [pc, #200]	; (d10 <_sercom_get_default_pad+0x124>)
     c48:	e7de      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c4a:	4832      	ldr	r0, [pc, #200]	; (d14 <_sercom_get_default_pad+0x128>)
     c4c:	e7dc      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c4e:	4832      	ldr	r0, [pc, #200]	; (d18 <_sercom_get_default_pad+0x12c>)
     c50:	e7da      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c52:	4832      	ldr	r0, [pc, #200]	; (d1c <_sercom_get_default_pad+0x130>)
     c54:	e7d8      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c56:	2901      	cmp	r1, #1
     c58:	d007      	beq.n	c6a <_sercom_get_default_pad+0x7e>
     c5a:	2900      	cmp	r1, #0
     c5c:	d03f      	beq.n	cde <_sercom_get_default_pad+0xf2>
     c5e:	2902      	cmp	r1, #2
     c60:	d005      	beq.n	c6e <_sercom_get_default_pad+0x82>
     c62:	2903      	cmp	r1, #3
     c64:	d005      	beq.n	c72 <_sercom_get_default_pad+0x86>
	return 0;
     c66:	2000      	movs	r0, #0
     c68:	e7ce      	b.n	c08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c6a:	482d      	ldr	r0, [pc, #180]	; (d20 <_sercom_get_default_pad+0x134>)
     c6c:	e7cc      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c6e:	482d      	ldr	r0, [pc, #180]	; (d24 <_sercom_get_default_pad+0x138>)
     c70:	e7ca      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c72:	482d      	ldr	r0, [pc, #180]	; (d28 <_sercom_get_default_pad+0x13c>)
     c74:	e7c8      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c76:	2901      	cmp	r1, #1
     c78:	d007      	beq.n	c8a <_sercom_get_default_pad+0x9e>
     c7a:	2900      	cmp	r1, #0
     c7c:	d031      	beq.n	ce2 <_sercom_get_default_pad+0xf6>
     c7e:	2902      	cmp	r1, #2
     c80:	d005      	beq.n	c8e <_sercom_get_default_pad+0xa2>
     c82:	2903      	cmp	r1, #3
     c84:	d005      	beq.n	c92 <_sercom_get_default_pad+0xa6>
	return 0;
     c86:	2000      	movs	r0, #0
     c88:	e7be      	b.n	c08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c8a:	4828      	ldr	r0, [pc, #160]	; (d2c <_sercom_get_default_pad+0x140>)
     c8c:	e7bc      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c8e:	4828      	ldr	r0, [pc, #160]	; (d30 <_sercom_get_default_pad+0x144>)
     c90:	e7ba      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c92:	4828      	ldr	r0, [pc, #160]	; (d34 <_sercom_get_default_pad+0x148>)
     c94:	e7b8      	b.n	c08 <_sercom_get_default_pad+0x1c>
     c96:	2901      	cmp	r1, #1
     c98:	d007      	beq.n	caa <_sercom_get_default_pad+0xbe>
     c9a:	2900      	cmp	r1, #0
     c9c:	d023      	beq.n	ce6 <_sercom_get_default_pad+0xfa>
     c9e:	2902      	cmp	r1, #2
     ca0:	d005      	beq.n	cae <_sercom_get_default_pad+0xc2>
     ca2:	2903      	cmp	r1, #3
     ca4:	d005      	beq.n	cb2 <_sercom_get_default_pad+0xc6>
	return 0;
     ca6:	2000      	movs	r0, #0
     ca8:	e7ae      	b.n	c08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     caa:	4823      	ldr	r0, [pc, #140]	; (d38 <_sercom_get_default_pad+0x14c>)
     cac:	e7ac      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cae:	4823      	ldr	r0, [pc, #140]	; (d3c <_sercom_get_default_pad+0x150>)
     cb0:	e7aa      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cb2:	4823      	ldr	r0, [pc, #140]	; (d40 <_sercom_get_default_pad+0x154>)
     cb4:	e7a8      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cb6:	2901      	cmp	r1, #1
     cb8:	d007      	beq.n	cca <_sercom_get_default_pad+0xde>
     cba:	2900      	cmp	r1, #0
     cbc:	d015      	beq.n	cea <_sercom_get_default_pad+0xfe>
     cbe:	2902      	cmp	r1, #2
     cc0:	d005      	beq.n	cce <_sercom_get_default_pad+0xe2>
     cc2:	2903      	cmp	r1, #3
     cc4:	d005      	beq.n	cd2 <_sercom_get_default_pad+0xe6>
	return 0;
     cc6:	2000      	movs	r0, #0
     cc8:	e79e      	b.n	c08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     cca:	481e      	ldr	r0, [pc, #120]	; (d44 <_sercom_get_default_pad+0x158>)
     ccc:	e79c      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cce:	481e      	ldr	r0, [pc, #120]	; (d48 <_sercom_get_default_pad+0x15c>)
     cd0:	e79a      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cd2:	481e      	ldr	r0, [pc, #120]	; (d4c <_sercom_get_default_pad+0x160>)
     cd4:	e798      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cd6:	481e      	ldr	r0, [pc, #120]	; (d50 <_sercom_get_default_pad+0x164>)
     cd8:	e796      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cda:	2003      	movs	r0, #3
     cdc:	e794      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cde:	481d      	ldr	r0, [pc, #116]	; (d54 <_sercom_get_default_pad+0x168>)
     ce0:	e792      	b.n	c08 <_sercom_get_default_pad+0x1c>
     ce2:	481d      	ldr	r0, [pc, #116]	; (d58 <_sercom_get_default_pad+0x16c>)
     ce4:	e790      	b.n	c08 <_sercom_get_default_pad+0x1c>
     ce6:	481d      	ldr	r0, [pc, #116]	; (d5c <_sercom_get_default_pad+0x170>)
     ce8:	e78e      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cea:	481d      	ldr	r0, [pc, #116]	; (d60 <_sercom_get_default_pad+0x174>)
     cec:	e78c      	b.n	c08 <_sercom_get_default_pad+0x1c>
     cee:	46c0      	nop			; (mov r8, r8)
     cf0:	42001000 	.word	0x42001000
     cf4:	42001800 	.word	0x42001800
     cf8:	42001c00 	.word	0x42001c00
     cfc:	42001400 	.word	0x42001400
     d00:	42000800 	.word	0x42000800
     d04:	42000c00 	.word	0x42000c00
     d08:	00050003 	.word	0x00050003
     d0c:	00060003 	.word	0x00060003
     d10:	00070003 	.word	0x00070003
     d14:	00010003 	.word	0x00010003
     d18:	001e0003 	.word	0x001e0003
     d1c:	001f0003 	.word	0x001f0003
     d20:	00090003 	.word	0x00090003
     d24:	000a0003 	.word	0x000a0003
     d28:	000b0003 	.word	0x000b0003
     d2c:	00110003 	.word	0x00110003
     d30:	00120003 	.word	0x00120003
     d34:	00130003 	.word	0x00130003
     d38:	000d0003 	.word	0x000d0003
     d3c:	000e0003 	.word	0x000e0003
     d40:	000f0003 	.word	0x000f0003
     d44:	00170003 	.word	0x00170003
     d48:	00180003 	.word	0x00180003
     d4c:	00190003 	.word	0x00190003
     d50:	00040003 	.word	0x00040003
     d54:	00080003 	.word	0x00080003
     d58:	00100003 	.word	0x00100003
     d5c:	000c0003 	.word	0x000c0003
     d60:	00160003 	.word	0x00160003

00000d64 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     d64:	b530      	push	{r4, r5, lr}
     d66:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     d68:	4b0b      	ldr	r3, [pc, #44]	; (d98 <_sercom_get_sercom_inst_index+0x34>)
     d6a:	466a      	mov	r2, sp
     d6c:	cb32      	ldmia	r3!, {r1, r4, r5}
     d6e:	c232      	stmia	r2!, {r1, r4, r5}
     d70:	cb32      	ldmia	r3!, {r1, r4, r5}
     d72:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     d74:	9b00      	ldr	r3, [sp, #0]
     d76:	4283      	cmp	r3, r0
     d78:	d00b      	beq.n	d92 <_sercom_get_sercom_inst_index+0x2e>
     d7a:	2301      	movs	r3, #1
     d7c:	009a      	lsls	r2, r3, #2
     d7e:	4669      	mov	r1, sp
     d80:	5852      	ldr	r2, [r2, r1]
     d82:	4282      	cmp	r2, r0
     d84:	d006      	beq.n	d94 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     d86:	3301      	adds	r3, #1
     d88:	2b06      	cmp	r3, #6
     d8a:	d1f7      	bne.n	d7c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     d8c:	2000      	movs	r0, #0
}
     d8e:	b007      	add	sp, #28
     d90:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     d92:	2300      	movs	r3, #0
			return i;
     d94:	b2d8      	uxtb	r0, r3
     d96:	e7fa      	b.n	d8e <_sercom_get_sercom_inst_index+0x2a>
     d98:	0000497c 	.word	0x0000497c

00000d9c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     d9c:	4770      	bx	lr
	...

00000da0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     da0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     da2:	4b0a      	ldr	r3, [pc, #40]	; (dcc <_sercom_set_handler+0x2c>)
     da4:	781b      	ldrb	r3, [r3, #0]
     da6:	2b00      	cmp	r3, #0
     da8:	d10c      	bne.n	dc4 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     daa:	4f09      	ldr	r7, [pc, #36]	; (dd0 <_sercom_set_handler+0x30>)
     dac:	4e09      	ldr	r6, [pc, #36]	; (dd4 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     dae:	4d0a      	ldr	r5, [pc, #40]	; (dd8 <_sercom_set_handler+0x38>)
     db0:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     db2:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     db4:	195a      	adds	r2, r3, r5
     db6:	6014      	str	r4, [r2, #0]
     db8:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     dba:	2b18      	cmp	r3, #24
     dbc:	d1f9      	bne.n	db2 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     dbe:	2201      	movs	r2, #1
     dc0:	4b02      	ldr	r3, [pc, #8]	; (dcc <_sercom_set_handler+0x2c>)
     dc2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     dc4:	0080      	lsls	r0, r0, #2
     dc6:	4b02      	ldr	r3, [pc, #8]	; (dd0 <_sercom_set_handler+0x30>)
     dc8:	50c1      	str	r1, [r0, r3]
}
     dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
     dcc:	20000262 	.word	0x20000262
     dd0:	20000264 	.word	0x20000264
     dd4:	00000d9d 	.word	0x00000d9d
     dd8:	200002a8 	.word	0x200002a8

00000ddc <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     ddc:	b500      	push	{lr}
     dde:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     de0:	2309      	movs	r3, #9
     de2:	466a      	mov	r2, sp
     de4:	7013      	strb	r3, [r2, #0]
     de6:	3301      	adds	r3, #1
     de8:	7053      	strb	r3, [r2, #1]
     dea:	3301      	adds	r3, #1
     dec:	7093      	strb	r3, [r2, #2]
     dee:	3301      	adds	r3, #1
     df0:	70d3      	strb	r3, [r2, #3]
     df2:	3301      	adds	r3, #1
     df4:	7113      	strb	r3, [r2, #4]
     df6:	3301      	adds	r3, #1
     df8:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     dfa:	4b03      	ldr	r3, [pc, #12]	; (e08 <_sercom_get_interrupt_vector+0x2c>)
     dfc:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     dfe:	466b      	mov	r3, sp
     e00:	5618      	ldrsb	r0, [r3, r0]
}
     e02:	b003      	add	sp, #12
     e04:	bd00      	pop	{pc}
     e06:	46c0      	nop			; (mov r8, r8)
     e08:	00000d65 	.word	0x00000d65

00000e0c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     e0c:	b510      	push	{r4, lr}
     e0e:	4b02      	ldr	r3, [pc, #8]	; (e18 <SERCOM0_Handler+0xc>)
     e10:	681b      	ldr	r3, [r3, #0]
     e12:	2000      	movs	r0, #0
     e14:	4798      	blx	r3
     e16:	bd10      	pop	{r4, pc}
     e18:	20000264 	.word	0x20000264

00000e1c <SERCOM1_Handler>:
     e1c:	b510      	push	{r4, lr}
     e1e:	4b02      	ldr	r3, [pc, #8]	; (e28 <SERCOM1_Handler+0xc>)
     e20:	685b      	ldr	r3, [r3, #4]
     e22:	2001      	movs	r0, #1
     e24:	4798      	blx	r3
     e26:	bd10      	pop	{r4, pc}
     e28:	20000264 	.word	0x20000264

00000e2c <SERCOM2_Handler>:
     e2c:	b510      	push	{r4, lr}
     e2e:	4b02      	ldr	r3, [pc, #8]	; (e38 <SERCOM2_Handler+0xc>)
     e30:	689b      	ldr	r3, [r3, #8]
     e32:	2002      	movs	r0, #2
     e34:	4798      	blx	r3
     e36:	bd10      	pop	{r4, pc}
     e38:	20000264 	.word	0x20000264

00000e3c <SERCOM3_Handler>:
     e3c:	b510      	push	{r4, lr}
     e3e:	4b02      	ldr	r3, [pc, #8]	; (e48 <SERCOM3_Handler+0xc>)
     e40:	68db      	ldr	r3, [r3, #12]
     e42:	2003      	movs	r0, #3
     e44:	4798      	blx	r3
     e46:	bd10      	pop	{r4, pc}
     e48:	20000264 	.word	0x20000264

00000e4c <SERCOM4_Handler>:
     e4c:	b510      	push	{r4, lr}
     e4e:	4b02      	ldr	r3, [pc, #8]	; (e58 <SERCOM4_Handler+0xc>)
     e50:	691b      	ldr	r3, [r3, #16]
     e52:	2004      	movs	r0, #4
     e54:	4798      	blx	r3
     e56:	bd10      	pop	{r4, pc}
     e58:	20000264 	.word	0x20000264

00000e5c <SERCOM5_Handler>:
     e5c:	b510      	push	{r4, lr}
     e5e:	4b02      	ldr	r3, [pc, #8]	; (e68 <SERCOM5_Handler+0xc>)
     e60:	695b      	ldr	r3, [r3, #20]
     e62:	2005      	movs	r0, #5
     e64:	4798      	blx	r3
     e66:	bd10      	pop	{r4, pc}
     e68:	20000264 	.word	0x20000264

00000e6c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e6e:	46de      	mov	lr, fp
     e70:	4657      	mov	r7, sl
     e72:	464e      	mov	r6, r9
     e74:	4645      	mov	r5, r8
     e76:	b5e0      	push	{r5, r6, r7, lr}
     e78:	b091      	sub	sp, #68	; 0x44
     e7a:	0005      	movs	r5, r0
     e7c:	000c      	movs	r4, r1
     e7e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     e80:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     e82:	0008      	movs	r0, r1
     e84:	4bba      	ldr	r3, [pc, #744]	; (1170 <usart_init+0x304>)
     e86:	4798      	blx	r3
     e88:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     e8a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     e8c:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     e8e:	07db      	lsls	r3, r3, #31
     e90:	d506      	bpl.n	ea0 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     e92:	b011      	add	sp, #68	; 0x44
     e94:	bc3c      	pop	{r2, r3, r4, r5}
     e96:	4690      	mov	r8, r2
     e98:	4699      	mov	r9, r3
     e9a:	46a2      	mov	sl, r4
     e9c:	46ab      	mov	fp, r5
     e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     ea0:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     ea2:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     ea4:	079b      	lsls	r3, r3, #30
     ea6:	d4f4      	bmi.n	e92 <usart_init+0x26>
     ea8:	49b2      	ldr	r1, [pc, #712]	; (1174 <usart_init+0x308>)
     eaa:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     eac:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     eae:	2301      	movs	r3, #1
     eb0:	40bb      	lsls	r3, r7
     eb2:	4303      	orrs	r3, r0
     eb4:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     eb6:	a90f      	add	r1, sp, #60	; 0x3c
     eb8:	272d      	movs	r7, #45	; 0x2d
     eba:	5df3      	ldrb	r3, [r6, r7]
     ebc:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     ebe:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     ec0:	b2d3      	uxtb	r3, r2
     ec2:	9302      	str	r3, [sp, #8]
     ec4:	0018      	movs	r0, r3
     ec6:	4bac      	ldr	r3, [pc, #688]	; (1178 <usart_init+0x30c>)
     ec8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     eca:	9802      	ldr	r0, [sp, #8]
     ecc:	4bab      	ldr	r3, [pc, #684]	; (117c <usart_init+0x310>)
     ece:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     ed0:	5df0      	ldrb	r0, [r6, r7]
     ed2:	2100      	movs	r1, #0
     ed4:	4baa      	ldr	r3, [pc, #680]	; (1180 <usart_init+0x314>)
     ed6:	4798      	blx	r3
	module->character_size = config->character_size;
     ed8:	7af3      	ldrb	r3, [r6, #11]
     eda:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     edc:	2324      	movs	r3, #36	; 0x24
     ede:	5cf3      	ldrb	r3, [r6, r3]
     ee0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     ee2:	2325      	movs	r3, #37	; 0x25
     ee4:	5cf3      	ldrb	r3, [r6, r3]
     ee6:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     ee8:	7ef3      	ldrb	r3, [r6, #27]
     eea:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     eec:	7f33      	ldrb	r3, [r6, #28]
     eee:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     ef0:	682b      	ldr	r3, [r5, #0]
     ef2:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     ef4:	0018      	movs	r0, r3
     ef6:	4b9e      	ldr	r3, [pc, #632]	; (1170 <usart_init+0x304>)
     ef8:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     efa:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     efc:	2200      	movs	r2, #0
     efe:	230e      	movs	r3, #14
     f00:	a906      	add	r1, sp, #24
     f02:	468c      	mov	ip, r1
     f04:	4463      	add	r3, ip
     f06:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     f08:	8a32      	ldrh	r2, [r6, #16]
     f0a:	9202      	str	r2, [sp, #8]
     f0c:	2380      	movs	r3, #128	; 0x80
     f0e:	01db      	lsls	r3, r3, #7
     f10:	429a      	cmp	r2, r3
     f12:	d100      	bne.n	f16 <usart_init+0xaa>
     f14:	e09a      	b.n	104c <usart_init+0x1e0>
     f16:	d90f      	bls.n	f38 <usart_init+0xcc>
     f18:	23c0      	movs	r3, #192	; 0xc0
     f1a:	01db      	lsls	r3, r3, #7
     f1c:	9a02      	ldr	r2, [sp, #8]
     f1e:	429a      	cmp	r2, r3
     f20:	d100      	bne.n	f24 <usart_init+0xb8>
     f22:	e08e      	b.n	1042 <usart_init+0x1d6>
     f24:	2380      	movs	r3, #128	; 0x80
     f26:	021b      	lsls	r3, r3, #8
     f28:	429a      	cmp	r2, r3
     f2a:	d000      	beq.n	f2e <usart_init+0xc2>
     f2c:	e11b      	b.n	1166 <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     f2e:	2303      	movs	r3, #3
     f30:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     f32:	2300      	movs	r3, #0
     f34:	9307      	str	r3, [sp, #28]
     f36:	e008      	b.n	f4a <usart_init+0xde>
	switch (config->sample_rate) {
     f38:	2380      	movs	r3, #128	; 0x80
     f3a:	019b      	lsls	r3, r3, #6
     f3c:	429a      	cmp	r2, r3
     f3e:	d000      	beq.n	f42 <usart_init+0xd6>
     f40:	e111      	b.n	1166 <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     f42:	2310      	movs	r3, #16
     f44:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     f46:	3b0f      	subs	r3, #15
     f48:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     f4a:	6833      	ldr	r3, [r6, #0]
     f4c:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     f4e:	68f3      	ldr	r3, [r6, #12]
     f50:	469b      	mov	fp, r3
		config->sample_adjustment |
     f52:	6973      	ldr	r3, [r6, #20]
     f54:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     f56:	7e33      	ldrb	r3, [r6, #24]
     f58:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     f5a:	2326      	movs	r3, #38	; 0x26
     f5c:	5cf3      	ldrb	r3, [r6, r3]
     f5e:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     f60:	6873      	ldr	r3, [r6, #4]
     f62:	4699      	mov	r9, r3
	switch (transfer_mode)
     f64:	2b00      	cmp	r3, #0
     f66:	d100      	bne.n	f6a <usart_init+0xfe>
     f68:	e09c      	b.n	10a4 <usart_init+0x238>
     f6a:	2380      	movs	r3, #128	; 0x80
     f6c:	055b      	lsls	r3, r3, #21
     f6e:	4599      	cmp	r9, r3
     f70:	d100      	bne.n	f74 <usart_init+0x108>
     f72:	e080      	b.n	1076 <usart_init+0x20a>
	if(config->encoding_format_enable) {
     f74:	7e73      	ldrb	r3, [r6, #25]
     f76:	2b00      	cmp	r3, #0
     f78:	d002      	beq.n	f80 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     f7a:	7eb3      	ldrb	r3, [r6, #26]
     f7c:	4642      	mov	r2, r8
     f7e:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     f80:	230e      	movs	r3, #14
     f82:	aa06      	add	r2, sp, #24
     f84:	4694      	mov	ip, r2
     f86:	4463      	add	r3, ip
     f88:	881b      	ldrh	r3, [r3, #0]
     f8a:	4642      	mov	r2, r8
     f8c:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     f8e:	9b05      	ldr	r3, [sp, #20]
     f90:	465a      	mov	r2, fp
     f92:	4313      	orrs	r3, r2
     f94:	9a03      	ldr	r2, [sp, #12]
     f96:	4313      	orrs	r3, r2
     f98:	464a      	mov	r2, r9
     f9a:	4313      	orrs	r3, r2
     f9c:	9f02      	ldr	r7, [sp, #8]
     f9e:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     fa0:	9b04      	ldr	r3, [sp, #16]
     fa2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     fa4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     fa6:	4653      	mov	r3, sl
     fa8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     faa:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     fac:	2327      	movs	r3, #39	; 0x27
     fae:	5cf3      	ldrb	r3, [r6, r3]
     fb0:	2b00      	cmp	r3, #0
     fb2:	d101      	bne.n	fb8 <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     fb4:	3304      	adds	r3, #4
     fb6:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     fb8:	7e73      	ldrb	r3, [r6, #25]
     fba:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     fbc:	7f32      	ldrb	r2, [r6, #28]
     fbe:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     fc0:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     fc2:	7f72      	ldrb	r2, [r6, #29]
     fc4:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     fc6:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     fc8:	2224      	movs	r2, #36	; 0x24
     fca:	5cb2      	ldrb	r2, [r6, r2]
     fcc:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     fce:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     fd0:	2225      	movs	r2, #37	; 0x25
     fd2:	5cb2      	ldrb	r2, [r6, r2]
     fd4:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     fd6:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     fd8:	7ab1      	ldrb	r1, [r6, #10]
     fda:	7af2      	ldrb	r2, [r6, #11]
     fdc:	4311      	orrs	r1, r2
     fde:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     fe0:	8933      	ldrh	r3, [r6, #8]
     fe2:	2bff      	cmp	r3, #255	; 0xff
     fe4:	d100      	bne.n	fe8 <usart_init+0x17c>
     fe6:	e081      	b.n	10ec <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     fe8:	2280      	movs	r2, #128	; 0x80
     fea:	0452      	lsls	r2, r2, #17
     fec:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     fee:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     ff0:	232c      	movs	r3, #44	; 0x2c
     ff2:	5cf3      	ldrb	r3, [r6, r3]
     ff4:	2b00      	cmp	r3, #0
     ff6:	d103      	bne.n	1000 <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     ff8:	4b62      	ldr	r3, [pc, #392]	; (1184 <usart_init+0x318>)
     ffa:	789b      	ldrb	r3, [r3, #2]
     ffc:	079b      	lsls	r3, r3, #30
     ffe:	d501      	bpl.n	1004 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1000:	2380      	movs	r3, #128	; 0x80
    1002:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1004:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1006:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1008:	2b00      	cmp	r3, #0
    100a:	d1fc      	bne.n	1006 <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
    100c:	4643      	mov	r3, r8
    100e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1010:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1012:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1014:	2b00      	cmp	r3, #0
    1016:	d1fc      	bne.n	1012 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
    1018:	4643      	mov	r3, r8
    101a:	601f      	str	r7, [r3, #0]
    101c:	ab0e      	add	r3, sp, #56	; 0x38
    101e:	2280      	movs	r2, #128	; 0x80
    1020:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1022:	2200      	movs	r2, #0
    1024:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1026:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1028:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    102a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    102c:	930a      	str	r3, [sp, #40]	; 0x28
    102e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1030:	930b      	str	r3, [sp, #44]	; 0x2c
    1032:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1034:	930c      	str	r3, [sp, #48]	; 0x30
    1036:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1038:	9302      	str	r3, [sp, #8]
    103a:	930d      	str	r3, [sp, #52]	; 0x34
    103c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    103e:	ae0a      	add	r6, sp, #40	; 0x28
    1040:	e063      	b.n	110a <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1042:	2308      	movs	r3, #8
    1044:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1046:	3b07      	subs	r3, #7
    1048:	9307      	str	r3, [sp, #28]
    104a:	e77e      	b.n	f4a <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    104c:	6833      	ldr	r3, [r6, #0]
    104e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1050:	68f3      	ldr	r3, [r6, #12]
    1052:	469b      	mov	fp, r3
		config->sample_adjustment |
    1054:	6973      	ldr	r3, [r6, #20]
    1056:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1058:	7e33      	ldrb	r3, [r6, #24]
    105a:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    105c:	2326      	movs	r3, #38	; 0x26
    105e:	5cf3      	ldrb	r3, [r6, r3]
    1060:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1062:	6873      	ldr	r3, [r6, #4]
    1064:	4699      	mov	r9, r3
	switch (transfer_mode)
    1066:	2b00      	cmp	r3, #0
    1068:	d018      	beq.n	109c <usart_init+0x230>
    106a:	2380      	movs	r3, #128	; 0x80
    106c:	055b      	lsls	r3, r3, #21
    106e:	4599      	cmp	r9, r3
    1070:	d001      	beq.n	1076 <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
    1072:	2000      	movs	r0, #0
    1074:	e025      	b.n	10c2 <usart_init+0x256>
			if (!config->use_external_clock) {
    1076:	2327      	movs	r3, #39	; 0x27
    1078:	5cf3      	ldrb	r3, [r6, r3]
    107a:	2b00      	cmp	r3, #0
    107c:	d000      	beq.n	1080 <usart_init+0x214>
    107e:	e779      	b.n	f74 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1080:	6a33      	ldr	r3, [r6, #32]
    1082:	001f      	movs	r7, r3
    1084:	b2c0      	uxtb	r0, r0
    1086:	4b40      	ldr	r3, [pc, #256]	; (1188 <usart_init+0x31c>)
    1088:	4798      	blx	r3
    108a:	0001      	movs	r1, r0
    108c:	220e      	movs	r2, #14
    108e:	ab06      	add	r3, sp, #24
    1090:	469c      	mov	ip, r3
    1092:	4462      	add	r2, ip
    1094:	0038      	movs	r0, r7
    1096:	4b3d      	ldr	r3, [pc, #244]	; (118c <usart_init+0x320>)
    1098:	4798      	blx	r3
    109a:	e012      	b.n	10c2 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    109c:	2308      	movs	r3, #8
    109e:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    10a0:	2300      	movs	r3, #0
    10a2:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    10a4:	2327      	movs	r3, #39	; 0x27
    10a6:	5cf3      	ldrb	r3, [r6, r3]
    10a8:	2b00      	cmp	r3, #0
    10aa:	d00e      	beq.n	10ca <usart_init+0x25e>
				status_code =
    10ac:	9b06      	ldr	r3, [sp, #24]
    10ae:	9300      	str	r3, [sp, #0]
    10b0:	9b07      	ldr	r3, [sp, #28]
    10b2:	220e      	movs	r2, #14
    10b4:	a906      	add	r1, sp, #24
    10b6:	468c      	mov	ip, r1
    10b8:	4462      	add	r2, ip
    10ba:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    10bc:	6a30      	ldr	r0, [r6, #32]
    10be:	4f34      	ldr	r7, [pc, #208]	; (1190 <usart_init+0x324>)
    10c0:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    10c2:	2800      	cmp	r0, #0
    10c4:	d000      	beq.n	10c8 <usart_init+0x25c>
    10c6:	e6e4      	b.n	e92 <usart_init+0x26>
    10c8:	e754      	b.n	f74 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    10ca:	6a33      	ldr	r3, [r6, #32]
    10cc:	001f      	movs	r7, r3
    10ce:	b2c0      	uxtb	r0, r0
    10d0:	4b2d      	ldr	r3, [pc, #180]	; (1188 <usart_init+0x31c>)
    10d2:	4798      	blx	r3
    10d4:	0001      	movs	r1, r0
				status_code =
    10d6:	9b06      	ldr	r3, [sp, #24]
    10d8:	9300      	str	r3, [sp, #0]
    10da:	9b07      	ldr	r3, [sp, #28]
    10dc:	220e      	movs	r2, #14
    10de:	a806      	add	r0, sp, #24
    10e0:	4684      	mov	ip, r0
    10e2:	4462      	add	r2, ip
    10e4:	0038      	movs	r0, r7
    10e6:	4f2a      	ldr	r7, [pc, #168]	; (1190 <usart_init+0x324>)
    10e8:	47b8      	blx	r7
    10ea:	e7ea      	b.n	10c2 <usart_init+0x256>
		if(config->lin_slave_enable) {
    10ec:	7ef3      	ldrb	r3, [r6, #27]
    10ee:	2b00      	cmp	r3, #0
    10f0:	d100      	bne.n	10f4 <usart_init+0x288>
    10f2:	e77d      	b.n	ff0 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    10f4:	2380      	movs	r3, #128	; 0x80
    10f6:	04db      	lsls	r3, r3, #19
    10f8:	431f      	orrs	r7, r3
    10fa:	e779      	b.n	ff0 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    10fc:	0020      	movs	r0, r4
    10fe:	4b25      	ldr	r3, [pc, #148]	; (1194 <usart_init+0x328>)
    1100:	4798      	blx	r3
    1102:	e007      	b.n	1114 <usart_init+0x2a8>
    1104:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1106:	2f04      	cmp	r7, #4
    1108:	d00d      	beq.n	1126 <usart_init+0x2ba>
    110a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    110c:	00bb      	lsls	r3, r7, #2
    110e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1110:	2800      	cmp	r0, #0
    1112:	d0f3      	beq.n	10fc <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
    1114:	1c43      	adds	r3, r0, #1
    1116:	d0f5      	beq.n	1104 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1118:	a90e      	add	r1, sp, #56	; 0x38
    111a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    111c:	0c00      	lsrs	r0, r0, #16
    111e:	b2c0      	uxtb	r0, r0
    1120:	4b1d      	ldr	r3, [pc, #116]	; (1198 <usart_init+0x32c>)
    1122:	4798      	blx	r3
    1124:	e7ee      	b.n	1104 <usart_init+0x298>
		module->callback[i]            = NULL;
    1126:	2300      	movs	r3, #0
    1128:	60eb      	str	r3, [r5, #12]
    112a:	612b      	str	r3, [r5, #16]
    112c:	616b      	str	r3, [r5, #20]
    112e:	61ab      	str	r3, [r5, #24]
    1130:	61eb      	str	r3, [r5, #28]
    1132:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1134:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1136:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1138:	2200      	movs	r2, #0
    113a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    113c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    113e:	3330      	adds	r3, #48	; 0x30
    1140:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1142:	3301      	adds	r3, #1
    1144:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1146:	3301      	adds	r3, #1
    1148:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    114a:	3301      	adds	r3, #1
    114c:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    114e:	6828      	ldr	r0, [r5, #0]
    1150:	4b07      	ldr	r3, [pc, #28]	; (1170 <usart_init+0x304>)
    1152:	4798      	blx	r3
    1154:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1156:	4911      	ldr	r1, [pc, #68]	; (119c <usart_init+0x330>)
    1158:	4b11      	ldr	r3, [pc, #68]	; (11a0 <usart_init+0x334>)
    115a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    115c:	00a4      	lsls	r4, r4, #2
    115e:	4b11      	ldr	r3, [pc, #68]	; (11a4 <usart_init+0x338>)
    1160:	50e5      	str	r5, [r4, r3]
	return status_code;
    1162:	2000      	movs	r0, #0
    1164:	e695      	b.n	e92 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1166:	2310      	movs	r3, #16
    1168:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    116a:	2300      	movs	r3, #0
    116c:	9307      	str	r3, [sp, #28]
    116e:	e6ec      	b.n	f4a <usart_init+0xde>
    1170:	00000d65 	.word	0x00000d65
    1174:	40000400 	.word	0x40000400
    1178:	00001a11 	.word	0x00001a11
    117c:	00001985 	.word	0x00001985
    1180:	00000ba1 	.word	0x00000ba1
    1184:	41002000 	.word	0x41002000
    1188:	00001a2d 	.word	0x00001a2d
    118c:	00000ae3 	.word	0x00000ae3
    1190:	00000b0d 	.word	0x00000b0d
    1194:	00000bed 	.word	0x00000bed
    1198:	00001b09 	.word	0x00001b09
    119c:	00001239 	.word	0x00001239
    11a0:	00000da1 	.word	0x00000da1
    11a4:	200002a8 	.word	0x200002a8

000011a8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    11a8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    11aa:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    11ac:	2a00      	cmp	r2, #0
    11ae:	d101      	bne.n	11b4 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    11b0:	0018      	movs	r0, r3
    11b2:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    11b4:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    11b6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    11b8:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    11ba:	2a00      	cmp	r2, #0
    11bc:	d1f8      	bne.n	11b0 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    11be:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    11c0:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    11c2:	2102      	movs	r1, #2
    11c4:	7e13      	ldrb	r3, [r2, #24]
    11c6:	420b      	tst	r3, r1
    11c8:	d0fc      	beq.n	11c4 <usart_write_wait+0x1c>
	return STATUS_OK;
    11ca:	2300      	movs	r3, #0
    11cc:	e7f0      	b.n	11b0 <usart_write_wait+0x8>

000011ce <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    11ce:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    11d0:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    11d2:	2a00      	cmp	r2, #0
    11d4:	d101      	bne.n	11da <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    11d6:	0018      	movs	r0, r3
    11d8:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    11da:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    11dc:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    11de:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    11e0:	2a00      	cmp	r2, #0
    11e2:	d1f8      	bne.n	11d6 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    11e4:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    11e6:	7e10      	ldrb	r0, [r2, #24]
    11e8:	0740      	lsls	r0, r0, #29
    11ea:	d5f4      	bpl.n	11d6 <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    11ec:	8b53      	ldrh	r3, [r2, #26]
    11ee:	b2db      	uxtb	r3, r3
	if (error_code) {
    11f0:	0698      	lsls	r0, r3, #26
    11f2:	d01d      	beq.n	1230 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    11f4:	0798      	lsls	r0, r3, #30
    11f6:	d503      	bpl.n	1200 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    11f8:	2302      	movs	r3, #2
    11fa:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    11fc:	3318      	adds	r3, #24
    11fe:	e7ea      	b.n	11d6 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1200:	0758      	lsls	r0, r3, #29
    1202:	d503      	bpl.n	120c <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1204:	2304      	movs	r3, #4
    1206:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1208:	331a      	adds	r3, #26
    120a:	e7e4      	b.n	11d6 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    120c:	07d8      	lsls	r0, r3, #31
    120e:	d503      	bpl.n	1218 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1210:	2301      	movs	r3, #1
    1212:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1214:	3312      	adds	r3, #18
    1216:	e7de      	b.n	11d6 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1218:	06d8      	lsls	r0, r3, #27
    121a:	d503      	bpl.n	1224 <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    121c:	2310      	movs	r3, #16
    121e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1220:	3332      	adds	r3, #50	; 0x32
    1222:	e7d8      	b.n	11d6 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1224:	069b      	lsls	r3, r3, #26
    1226:	d503      	bpl.n	1230 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1228:	2320      	movs	r3, #32
    122a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    122c:	3321      	adds	r3, #33	; 0x21
    122e:	e7d2      	b.n	11d6 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1230:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1232:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1234:	2300      	movs	r3, #0
    1236:	e7ce      	b.n	11d6 <usart_read_wait+0x8>

00001238 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    123a:	0080      	lsls	r0, r0, #2
    123c:	4b62      	ldr	r3, [pc, #392]	; (13c8 <_usart_interrupt_handler+0x190>)
    123e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1240:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1242:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1244:	2b00      	cmp	r3, #0
    1246:	d1fc      	bne.n	1242 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1248:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    124a:	7da6      	ldrb	r6, [r4, #22]
    124c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    124e:	2330      	movs	r3, #48	; 0x30
    1250:	5ceb      	ldrb	r3, [r5, r3]
    1252:	2231      	movs	r2, #49	; 0x31
    1254:	5caf      	ldrb	r7, [r5, r2]
    1256:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1258:	07f3      	lsls	r3, r6, #31
    125a:	d522      	bpl.n	12a2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    125c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    125e:	b29b      	uxth	r3, r3
    1260:	2b00      	cmp	r3, #0
    1262:	d01c      	beq.n	129e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1264:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1266:	7813      	ldrb	r3, [r2, #0]
    1268:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    126a:	1c51      	adds	r1, r2, #1
    126c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    126e:	7969      	ldrb	r1, [r5, #5]
    1270:	2901      	cmp	r1, #1
    1272:	d00e      	beq.n	1292 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1274:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1276:	05db      	lsls	r3, r3, #23
    1278:	0ddb      	lsrs	r3, r3, #23
    127a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    127c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    127e:	3b01      	subs	r3, #1
    1280:	b29b      	uxth	r3, r3
    1282:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1284:	2b00      	cmp	r3, #0
    1286:	d10c      	bne.n	12a2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1288:	3301      	adds	r3, #1
    128a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    128c:	3301      	adds	r3, #1
    128e:	75a3      	strb	r3, [r4, #22]
    1290:	e007      	b.n	12a2 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1292:	7851      	ldrb	r1, [r2, #1]
    1294:	0209      	lsls	r1, r1, #8
    1296:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1298:	3202      	adds	r2, #2
    129a:	62aa      	str	r2, [r5, #40]	; 0x28
    129c:	e7eb      	b.n	1276 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    129e:	2301      	movs	r3, #1
    12a0:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    12a2:	07b3      	lsls	r3, r6, #30
    12a4:	d506      	bpl.n	12b4 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    12a6:	2302      	movs	r3, #2
    12a8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    12aa:	2200      	movs	r2, #0
    12ac:	3331      	adds	r3, #49	; 0x31
    12ae:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    12b0:	07fb      	lsls	r3, r7, #31
    12b2:	d41a      	bmi.n	12ea <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    12b4:	0773      	lsls	r3, r6, #29
    12b6:	d565      	bpl.n	1384 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    12b8:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    12ba:	b29b      	uxth	r3, r3
    12bc:	2b00      	cmp	r3, #0
    12be:	d05f      	beq.n	1380 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    12c0:	8b63      	ldrh	r3, [r4, #26]
    12c2:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    12c4:	071a      	lsls	r2, r3, #28
    12c6:	d414      	bmi.n	12f2 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    12c8:	223f      	movs	r2, #63	; 0x3f
    12ca:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    12cc:	2b00      	cmp	r3, #0
    12ce:	d034      	beq.n	133a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    12d0:	079a      	lsls	r2, r3, #30
    12d2:	d511      	bpl.n	12f8 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    12d4:	221a      	movs	r2, #26
    12d6:	2332      	movs	r3, #50	; 0x32
    12d8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    12da:	3b30      	subs	r3, #48	; 0x30
    12dc:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    12de:	077b      	lsls	r3, r7, #29
    12e0:	d550      	bpl.n	1384 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    12e2:	0028      	movs	r0, r5
    12e4:	696b      	ldr	r3, [r5, #20]
    12e6:	4798      	blx	r3
    12e8:	e04c      	b.n	1384 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    12ea:	0028      	movs	r0, r5
    12ec:	68eb      	ldr	r3, [r5, #12]
    12ee:	4798      	blx	r3
    12f0:	e7e0      	b.n	12b4 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    12f2:	2237      	movs	r2, #55	; 0x37
    12f4:	4013      	ands	r3, r2
    12f6:	e7e9      	b.n	12cc <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    12f8:	075a      	lsls	r2, r3, #29
    12fa:	d505      	bpl.n	1308 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    12fc:	221e      	movs	r2, #30
    12fe:	2332      	movs	r3, #50	; 0x32
    1300:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1302:	3b2e      	subs	r3, #46	; 0x2e
    1304:	8363      	strh	r3, [r4, #26]
    1306:	e7ea      	b.n	12de <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1308:	07da      	lsls	r2, r3, #31
    130a:	d505      	bpl.n	1318 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    130c:	2213      	movs	r2, #19
    130e:	2332      	movs	r3, #50	; 0x32
    1310:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1312:	3b31      	subs	r3, #49	; 0x31
    1314:	8363      	strh	r3, [r4, #26]
    1316:	e7e2      	b.n	12de <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1318:	06da      	lsls	r2, r3, #27
    131a:	d505      	bpl.n	1328 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    131c:	2242      	movs	r2, #66	; 0x42
    131e:	2332      	movs	r3, #50	; 0x32
    1320:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1322:	3b22      	subs	r3, #34	; 0x22
    1324:	8363      	strh	r3, [r4, #26]
    1326:	e7da      	b.n	12de <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1328:	2220      	movs	r2, #32
    132a:	421a      	tst	r2, r3
    132c:	d0d7      	beq.n	12de <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    132e:	3221      	adds	r2, #33	; 0x21
    1330:	2332      	movs	r3, #50	; 0x32
    1332:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1334:	3b12      	subs	r3, #18
    1336:	8363      	strh	r3, [r4, #26]
    1338:	e7d1      	b.n	12de <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    133a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    133c:	05db      	lsls	r3, r3, #23
    133e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1340:	b2da      	uxtb	r2, r3
    1342:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1344:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1346:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1348:	1c51      	adds	r1, r2, #1
    134a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    134c:	7969      	ldrb	r1, [r5, #5]
    134e:	2901      	cmp	r1, #1
    1350:	d010      	beq.n	1374 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1352:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1354:	3b01      	subs	r3, #1
    1356:	b29b      	uxth	r3, r3
    1358:	85ab      	strh	r3, [r5, #44]	; 0x2c
    135a:	2b00      	cmp	r3, #0
    135c:	d112      	bne.n	1384 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    135e:	3304      	adds	r3, #4
    1360:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1362:	2200      	movs	r2, #0
    1364:	332e      	adds	r3, #46	; 0x2e
    1366:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1368:	07bb      	lsls	r3, r7, #30
    136a:	d50b      	bpl.n	1384 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    136c:	0028      	movs	r0, r5
    136e:	692b      	ldr	r3, [r5, #16]
    1370:	4798      	blx	r3
    1372:	e007      	b.n	1384 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1374:	0a1b      	lsrs	r3, r3, #8
    1376:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1378:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    137a:	3301      	adds	r3, #1
    137c:	626b      	str	r3, [r5, #36]	; 0x24
    137e:	e7e8      	b.n	1352 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1380:	2304      	movs	r3, #4
    1382:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1384:	06f3      	lsls	r3, r6, #27
    1386:	d504      	bpl.n	1392 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1388:	2310      	movs	r3, #16
    138a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    138c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    138e:	06fb      	lsls	r3, r7, #27
    1390:	d40e      	bmi.n	13b0 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1392:	06b3      	lsls	r3, r6, #26
    1394:	d504      	bpl.n	13a0 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1396:	2320      	movs	r3, #32
    1398:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    139a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    139c:	073b      	lsls	r3, r7, #28
    139e:	d40b      	bmi.n	13b8 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    13a0:	0733      	lsls	r3, r6, #28
    13a2:	d504      	bpl.n	13ae <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    13a4:	2308      	movs	r3, #8
    13a6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    13a8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    13aa:	06bb      	lsls	r3, r7, #26
    13ac:	d408      	bmi.n	13c0 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    13ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    13b0:	0028      	movs	r0, r5
    13b2:	69eb      	ldr	r3, [r5, #28]
    13b4:	4798      	blx	r3
    13b6:	e7ec      	b.n	1392 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    13b8:	0028      	movs	r0, r5
    13ba:	69ab      	ldr	r3, [r5, #24]
    13bc:	4798      	blx	r3
    13be:	e7ef      	b.n	13a0 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    13c0:	6a2b      	ldr	r3, [r5, #32]
    13c2:	0028      	movs	r0, r5
    13c4:	4798      	blx	r3
}
    13c6:	e7f2      	b.n	13ae <_usart_interrupt_handler+0x176>
    13c8:	200002a8 	.word	0x200002a8

000013cc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    13cc:	b510      	push	{r4, lr}
	switch (clock_source) {
    13ce:	2808      	cmp	r0, #8
    13d0:	d803      	bhi.n	13da <system_clock_source_get_hz+0xe>
    13d2:	0080      	lsls	r0, r0, #2
    13d4:	4b1c      	ldr	r3, [pc, #112]	; (1448 <system_clock_source_get_hz+0x7c>)
    13d6:	581b      	ldr	r3, [r3, r0]
    13d8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    13da:	2000      	movs	r0, #0
    13dc:	e032      	b.n	1444 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    13de:	4b1b      	ldr	r3, [pc, #108]	; (144c <system_clock_source_get_hz+0x80>)
    13e0:	6918      	ldr	r0, [r3, #16]
    13e2:	e02f      	b.n	1444 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    13e4:	4b1a      	ldr	r3, [pc, #104]	; (1450 <system_clock_source_get_hz+0x84>)
    13e6:	6a1b      	ldr	r3, [r3, #32]
    13e8:	059b      	lsls	r3, r3, #22
    13ea:	0f9b      	lsrs	r3, r3, #30
    13ec:	4819      	ldr	r0, [pc, #100]	; (1454 <system_clock_source_get_hz+0x88>)
    13ee:	40d8      	lsrs	r0, r3
    13f0:	e028      	b.n	1444 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    13f2:	4b16      	ldr	r3, [pc, #88]	; (144c <system_clock_source_get_hz+0x80>)
    13f4:	6958      	ldr	r0, [r3, #20]
    13f6:	e025      	b.n	1444 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    13f8:	4b14      	ldr	r3, [pc, #80]	; (144c <system_clock_source_get_hz+0x80>)
    13fa:	681b      	ldr	r3, [r3, #0]
			return 0;
    13fc:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    13fe:	079b      	lsls	r3, r3, #30
    1400:	d520      	bpl.n	1444 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1402:	4913      	ldr	r1, [pc, #76]	; (1450 <system_clock_source_get_hz+0x84>)
    1404:	2210      	movs	r2, #16
    1406:	68cb      	ldr	r3, [r1, #12]
    1408:	421a      	tst	r2, r3
    140a:	d0fc      	beq.n	1406 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    140c:	4b0f      	ldr	r3, [pc, #60]	; (144c <system_clock_source_get_hz+0x80>)
    140e:	681a      	ldr	r2, [r3, #0]
    1410:	2324      	movs	r3, #36	; 0x24
    1412:	4013      	ands	r3, r2
    1414:	2b04      	cmp	r3, #4
    1416:	d001      	beq.n	141c <system_clock_source_get_hz+0x50>
			return 48000000UL;
    1418:	480f      	ldr	r0, [pc, #60]	; (1458 <system_clock_source_get_hz+0x8c>)
    141a:	e013      	b.n	1444 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    141c:	2000      	movs	r0, #0
    141e:	4b0f      	ldr	r3, [pc, #60]	; (145c <system_clock_source_get_hz+0x90>)
    1420:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1422:	4b0a      	ldr	r3, [pc, #40]	; (144c <system_clock_source_get_hz+0x80>)
    1424:	689b      	ldr	r3, [r3, #8]
    1426:	041b      	lsls	r3, r3, #16
    1428:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    142a:	4358      	muls	r0, r3
    142c:	e00a      	b.n	1444 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    142e:	2350      	movs	r3, #80	; 0x50
    1430:	4a07      	ldr	r2, [pc, #28]	; (1450 <system_clock_source_get_hz+0x84>)
    1432:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1434:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1436:	075b      	lsls	r3, r3, #29
    1438:	d504      	bpl.n	1444 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    143a:	4b04      	ldr	r3, [pc, #16]	; (144c <system_clock_source_get_hz+0x80>)
    143c:	68d8      	ldr	r0, [r3, #12]
    143e:	e001      	b.n	1444 <system_clock_source_get_hz+0x78>
		return 32768UL;
    1440:	2080      	movs	r0, #128	; 0x80
    1442:	0200      	lsls	r0, r0, #8
	}
}
    1444:	bd10      	pop	{r4, pc}
    1446:	46c0      	nop			; (mov r8, r8)
    1448:	00004994 	.word	0x00004994
    144c:	2000027c 	.word	0x2000027c
    1450:	40000800 	.word	0x40000800
    1454:	007a1200 	.word	0x007a1200
    1458:	02dc6c00 	.word	0x02dc6c00
    145c:	00001a2d 	.word	0x00001a2d

00001460 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1460:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1462:	490c      	ldr	r1, [pc, #48]	; (1494 <system_clock_source_osc8m_set_config+0x34>)
    1464:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1466:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1468:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    146a:	7840      	ldrb	r0, [r0, #1]
    146c:	2201      	movs	r2, #1
    146e:	4010      	ands	r0, r2
    1470:	0180      	lsls	r0, r0, #6
    1472:	2640      	movs	r6, #64	; 0x40
    1474:	43b3      	bics	r3, r6
    1476:	4303      	orrs	r3, r0
    1478:	402a      	ands	r2, r5
    147a:	01d2      	lsls	r2, r2, #7
    147c:	2080      	movs	r0, #128	; 0x80
    147e:	4383      	bics	r3, r0
    1480:	4313      	orrs	r3, r2
    1482:	2203      	movs	r2, #3
    1484:	4022      	ands	r2, r4
    1486:	0212      	lsls	r2, r2, #8
    1488:	4803      	ldr	r0, [pc, #12]	; (1498 <system_clock_source_osc8m_set_config+0x38>)
    148a:	4003      	ands	r3, r0
    148c:	4313      	orrs	r3, r2
    148e:	620b      	str	r3, [r1, #32]
}
    1490:	bd70      	pop	{r4, r5, r6, pc}
    1492:	46c0      	nop			; (mov r8, r8)
    1494:	40000800 	.word	0x40000800
    1498:	fffffcff 	.word	0xfffffcff

0000149c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    149c:	b5f0      	push	{r4, r5, r6, r7, lr}
    149e:	46de      	mov	lr, fp
    14a0:	4657      	mov	r7, sl
    14a2:	464e      	mov	r6, r9
    14a4:	4645      	mov	r5, r8
    14a6:	b5e0      	push	{r5, r6, r7, lr}
    14a8:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    14aa:	4b26      	ldr	r3, [pc, #152]	; (1544 <system_clock_source_xosc32k_set_config+0xa8>)
    14ac:	469b      	mov	fp, r3
    14ae:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    14b0:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    14b2:	7800      	ldrb	r0, [r0, #0]
    14b4:	4242      	negs	r2, r0
    14b6:	4142      	adcs	r2, r0
    14b8:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    14ba:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    14bc:	78ca      	ldrb	r2, [r1, #3]
    14be:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    14c0:	790a      	ldrb	r2, [r1, #4]
    14c2:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    14c4:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    14c6:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    14c8:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    14ca:	688a      	ldr	r2, [r1, #8]
    14cc:	491e      	ldr	r1, [pc, #120]	; (1548 <system_clock_source_xosc32k_set_config+0xac>)
    14ce:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    14d0:	2101      	movs	r1, #1
    14d2:	464a      	mov	r2, r9
    14d4:	0092      	lsls	r2, r2, #2
    14d6:	4691      	mov	r9, r2
    14d8:	2204      	movs	r2, #4
    14da:	4393      	bics	r3, r2
    14dc:	464a      	mov	r2, r9
    14de:	4313      	orrs	r3, r2
    14e0:	4642      	mov	r2, r8
    14e2:	400a      	ands	r2, r1
    14e4:	00d2      	lsls	r2, r2, #3
    14e6:	4690      	mov	r8, r2
    14e8:	2208      	movs	r2, #8
    14ea:	4393      	bics	r3, r2
    14ec:	4642      	mov	r2, r8
    14ee:	4313      	orrs	r3, r2
    14f0:	4662      	mov	r2, ip
    14f2:	400a      	ands	r2, r1
    14f4:	0112      	lsls	r2, r2, #4
    14f6:	4694      	mov	ip, r2
    14f8:	2210      	movs	r2, #16
    14fa:	4393      	bics	r3, r2
    14fc:	4662      	mov	r2, ip
    14fe:	4313      	orrs	r3, r2
    1500:	4008      	ands	r0, r1
    1502:	0140      	lsls	r0, r0, #5
    1504:	2220      	movs	r2, #32
    1506:	4393      	bics	r3, r2
    1508:	4303      	orrs	r3, r0
    150a:	400f      	ands	r7, r1
    150c:	01bf      	lsls	r7, r7, #6
    150e:	2040      	movs	r0, #64	; 0x40
    1510:	4383      	bics	r3, r0
    1512:	433b      	orrs	r3, r7
    1514:	400e      	ands	r6, r1
    1516:	01f6      	lsls	r6, r6, #7
    1518:	3040      	adds	r0, #64	; 0x40
    151a:	4383      	bics	r3, r0
    151c:	4333      	orrs	r3, r6
    151e:	3879      	subs	r0, #121	; 0x79
    1520:	4005      	ands	r5, r0
    1522:	022d      	lsls	r5, r5, #8
    1524:	4809      	ldr	r0, [pc, #36]	; (154c <system_clock_source_xosc32k_set_config+0xb0>)
    1526:	4003      	ands	r3, r0
    1528:	432b      	orrs	r3, r5
    152a:	4021      	ands	r1, r4
    152c:	0309      	lsls	r1, r1, #12
    152e:	4808      	ldr	r0, [pc, #32]	; (1550 <system_clock_source_xosc32k_set_config+0xb4>)
    1530:	4003      	ands	r3, r0
    1532:	430b      	orrs	r3, r1
    1534:	465a      	mov	r2, fp
    1536:	8293      	strh	r3, [r2, #20]
}
    1538:	bc3c      	pop	{r2, r3, r4, r5}
    153a:	4690      	mov	r8, r2
    153c:	4699      	mov	r9, r3
    153e:	46a2      	mov	sl, r4
    1540:	46ab      	mov	fp, r5
    1542:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1544:	40000800 	.word	0x40000800
    1548:	2000027c 	.word	0x2000027c
    154c:	fffff8ff 	.word	0xfffff8ff
    1550:	ffffefff 	.word	0xffffefff

00001554 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1554:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1556:	7a03      	ldrb	r3, [r0, #8]
    1558:	069b      	lsls	r3, r3, #26
    155a:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    155c:	8942      	ldrh	r2, [r0, #10]
    155e:	0592      	lsls	r2, r2, #22
    1560:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1562:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    1564:	4918      	ldr	r1, [pc, #96]	; (15c8 <system_clock_source_dfll_set_config+0x74>)
    1566:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1568:	7983      	ldrb	r3, [r0, #6]
    156a:	79c2      	ldrb	r2, [r0, #7]
    156c:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    156e:	8842      	ldrh	r2, [r0, #2]
    1570:	8884      	ldrh	r4, [r0, #4]
    1572:	4322      	orrs	r2, r4
    1574:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    1576:	7842      	ldrb	r2, [r0, #1]
    1578:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    157a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    157c:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    157e:	7803      	ldrb	r3, [r0, #0]
    1580:	2b04      	cmp	r3, #4
    1582:	d011      	beq.n	15a8 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1584:	2b20      	cmp	r3, #32
    1586:	d10e      	bne.n	15a6 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1588:	7b03      	ldrb	r3, [r0, #12]
    158a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    158c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    158e:	4313      	orrs	r3, r2
    1590:	89c2      	ldrh	r2, [r0, #14]
    1592:	0412      	lsls	r2, r2, #16
    1594:	490d      	ldr	r1, [pc, #52]	; (15cc <system_clock_source_dfll_set_config+0x78>)
    1596:	400a      	ands	r2, r1
    1598:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    159a:	4a0b      	ldr	r2, [pc, #44]	; (15c8 <system_clock_source_dfll_set_config+0x74>)
    159c:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    159e:	6811      	ldr	r1, [r2, #0]
    15a0:	4b0b      	ldr	r3, [pc, #44]	; (15d0 <system_clock_source_dfll_set_config+0x7c>)
    15a2:	430b      	orrs	r3, r1
    15a4:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    15a6:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    15a8:	7b03      	ldrb	r3, [r0, #12]
    15aa:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    15ac:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    15ae:	4313      	orrs	r3, r2
    15b0:	89c2      	ldrh	r2, [r0, #14]
    15b2:	0412      	lsls	r2, r2, #16
    15b4:	4905      	ldr	r1, [pc, #20]	; (15cc <system_clock_source_dfll_set_config+0x78>)
    15b6:	400a      	ands	r2, r1
    15b8:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    15ba:	4a03      	ldr	r2, [pc, #12]	; (15c8 <system_clock_source_dfll_set_config+0x74>)
    15bc:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    15be:	6813      	ldr	r3, [r2, #0]
    15c0:	2104      	movs	r1, #4
    15c2:	430b      	orrs	r3, r1
    15c4:	6013      	str	r3, [r2, #0]
    15c6:	e7ee      	b.n	15a6 <system_clock_source_dfll_set_config+0x52>
    15c8:	2000027c 	.word	0x2000027c
    15cc:	03ff0000 	.word	0x03ff0000
    15d0:	00000424 	.word	0x00000424

000015d4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    15d4:	2808      	cmp	r0, #8
    15d6:	d803      	bhi.n	15e0 <system_clock_source_enable+0xc>
    15d8:	0080      	lsls	r0, r0, #2
    15da:	4b25      	ldr	r3, [pc, #148]	; (1670 <system_clock_source_enable+0x9c>)
    15dc:	581b      	ldr	r3, [r3, r0]
    15de:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    15e0:	2017      	movs	r0, #23
    15e2:	e044      	b.n	166e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    15e4:	4a23      	ldr	r2, [pc, #140]	; (1674 <system_clock_source_enable+0xa0>)
    15e6:	6a13      	ldr	r3, [r2, #32]
    15e8:	2102      	movs	r1, #2
    15ea:	430b      	orrs	r3, r1
    15ec:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    15ee:	2000      	movs	r0, #0
    15f0:	e03d      	b.n	166e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    15f2:	4a20      	ldr	r2, [pc, #128]	; (1674 <system_clock_source_enable+0xa0>)
    15f4:	6993      	ldr	r3, [r2, #24]
    15f6:	2102      	movs	r1, #2
    15f8:	430b      	orrs	r3, r1
    15fa:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    15fc:	2000      	movs	r0, #0
		break;
    15fe:	e036      	b.n	166e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1600:	4a1c      	ldr	r2, [pc, #112]	; (1674 <system_clock_source_enable+0xa0>)
    1602:	8a13      	ldrh	r3, [r2, #16]
    1604:	2102      	movs	r1, #2
    1606:	430b      	orrs	r3, r1
    1608:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    160a:	2000      	movs	r0, #0
		break;
    160c:	e02f      	b.n	166e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    160e:	4a19      	ldr	r2, [pc, #100]	; (1674 <system_clock_source_enable+0xa0>)
    1610:	8a93      	ldrh	r3, [r2, #20]
    1612:	2102      	movs	r1, #2
    1614:	430b      	orrs	r3, r1
    1616:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1618:	2000      	movs	r0, #0
		break;
    161a:	e028      	b.n	166e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    161c:	4916      	ldr	r1, [pc, #88]	; (1678 <system_clock_source_enable+0xa4>)
    161e:	680b      	ldr	r3, [r1, #0]
    1620:	2202      	movs	r2, #2
    1622:	4313      	orrs	r3, r2
    1624:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1626:	4b13      	ldr	r3, [pc, #76]	; (1674 <system_clock_source_enable+0xa0>)
    1628:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    162a:	0019      	movs	r1, r3
    162c:	320e      	adds	r2, #14
    162e:	68cb      	ldr	r3, [r1, #12]
    1630:	421a      	tst	r2, r3
    1632:	d0fc      	beq.n	162e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1634:	4a10      	ldr	r2, [pc, #64]	; (1678 <system_clock_source_enable+0xa4>)
    1636:	6891      	ldr	r1, [r2, #8]
    1638:	4b0e      	ldr	r3, [pc, #56]	; (1674 <system_clock_source_enable+0xa0>)
    163a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    163c:	6852      	ldr	r2, [r2, #4]
    163e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1640:	2200      	movs	r2, #0
    1642:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1644:	0019      	movs	r1, r3
    1646:	3210      	adds	r2, #16
    1648:	68cb      	ldr	r3, [r1, #12]
    164a:	421a      	tst	r2, r3
    164c:	d0fc      	beq.n	1648 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    164e:	4b0a      	ldr	r3, [pc, #40]	; (1678 <system_clock_source_enable+0xa4>)
    1650:	681b      	ldr	r3, [r3, #0]
    1652:	b29b      	uxth	r3, r3
    1654:	4a07      	ldr	r2, [pc, #28]	; (1674 <system_clock_source_enable+0xa0>)
    1656:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1658:	2000      	movs	r0, #0
    165a:	e008      	b.n	166e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    165c:	4905      	ldr	r1, [pc, #20]	; (1674 <system_clock_source_enable+0xa0>)
    165e:	2244      	movs	r2, #68	; 0x44
    1660:	5c8b      	ldrb	r3, [r1, r2]
    1662:	2002      	movs	r0, #2
    1664:	4303      	orrs	r3, r0
    1666:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1668:	2000      	movs	r0, #0
		break;
    166a:	e000      	b.n	166e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    166c:	2000      	movs	r0, #0
}
    166e:	4770      	bx	lr
    1670:	000049b8 	.word	0x000049b8
    1674:	40000800 	.word	0x40000800
    1678:	2000027c 	.word	0x2000027c

0000167c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    167c:	b5f0      	push	{r4, r5, r6, r7, lr}
    167e:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1680:	22c2      	movs	r2, #194	; 0xc2
    1682:	00d2      	lsls	r2, r2, #3
    1684:	4b47      	ldr	r3, [pc, #284]	; (17a4 <system_clock_init+0x128>)
    1686:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1688:	4947      	ldr	r1, [pc, #284]	; (17a8 <system_clock_init+0x12c>)
    168a:	684b      	ldr	r3, [r1, #4]
    168c:	221e      	movs	r2, #30
    168e:	4393      	bics	r3, r2
    1690:	3a1c      	subs	r2, #28
    1692:	4313      	orrs	r3, r2
    1694:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    1696:	ab01      	add	r3, sp, #4
    1698:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    169a:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    169c:	4d43      	ldr	r5, [pc, #268]	; (17ac <system_clock_init+0x130>)
    169e:	b2e0      	uxtb	r0, r4
    16a0:	a901      	add	r1, sp, #4
    16a2:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    16a4:	3401      	adds	r4, #1
    16a6:	2c25      	cmp	r4, #37	; 0x25
    16a8:	d1f9      	bne.n	169e <system_clock_init+0x22>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    16aa:	a80a      	add	r0, sp, #40	; 0x28
    16ac:	2300      	movs	r3, #0
    16ae:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    16b0:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    16b2:	2280      	movs	r2, #128	; 0x80
    16b4:	0212      	lsls	r2, r2, #8
    16b6:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    16b8:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    16ba:	2201      	movs	r2, #1
    16bc:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    16be:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    16c0:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    16c2:	3205      	adds	r2, #5
    16c4:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    16c6:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    16c8:	4b39      	ldr	r3, [pc, #228]	; (17b0 <system_clock_init+0x134>)
    16ca:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    16cc:	2005      	movs	r0, #5
    16ce:	4b39      	ldr	r3, [pc, #228]	; (17b4 <system_clock_init+0x138>)
    16d0:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    16d2:	4934      	ldr	r1, [pc, #208]	; (17a4 <system_clock_init+0x128>)
    16d4:	2202      	movs	r2, #2
    16d6:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    16d8:	421a      	tst	r2, r3
    16da:	d0fc      	beq.n	16d6 <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    16dc:	4a31      	ldr	r2, [pc, #196]	; (17a4 <system_clock_init+0x128>)
    16de:	8a93      	ldrh	r3, [r2, #20]
    16e0:	2180      	movs	r1, #128	; 0x80
    16e2:	430b      	orrs	r3, r1
    16e4:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    16e6:	ab05      	add	r3, sp, #20
    16e8:	2100      	movs	r1, #0
    16ea:	2200      	movs	r2, #0
    16ec:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    16ee:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    16f0:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    16f2:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    16f4:	313f      	adds	r1, #63	; 0x3f
    16f6:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    16f8:	393b      	subs	r1, #59	; 0x3b
    16fa:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    16fc:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    16fe:	4b2e      	ldr	r3, [pc, #184]	; (17b8 <system_clock_init+0x13c>)
    1700:	681b      	ldr	r3, [r3, #0]
    1702:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1704:	2b3f      	cmp	r3, #63	; 0x3f
    1706:	d04b      	beq.n	17a0 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    1708:	a805      	add	r0, sp, #20
    170a:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    170c:	23b7      	movs	r3, #183	; 0xb7
    170e:	00db      	lsls	r3, r3, #3
    1710:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1712:	2307      	movs	r3, #7
    1714:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1716:	3338      	adds	r3, #56	; 0x38
    1718:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    171a:	4b28      	ldr	r3, [pc, #160]	; (17bc <system_clock_init+0x140>)
    171c:	4798      	blx	r3
	config->run_in_standby  = false;
    171e:	a804      	add	r0, sp, #16
    1720:	2500      	movs	r5, #0
    1722:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    1724:	2601      	movs	r6, #1
    1726:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1728:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    172a:	4b25      	ldr	r3, [pc, #148]	; (17c0 <system_clock_init+0x144>)
    172c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    172e:	2006      	movs	r0, #6
    1730:	4f20      	ldr	r7, [pc, #128]	; (17b4 <system_clock_init+0x138>)
    1732:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1734:	4b23      	ldr	r3, [pc, #140]	; (17c4 <system_clock_init+0x148>)
    1736:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1738:	ac01      	add	r4, sp, #4
    173a:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    173c:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    173e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1740:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1742:	2305      	movs	r3, #5
    1744:	7023      	strb	r3, [r4, #0]
    1746:	0021      	movs	r1, r4
    1748:	2001      	movs	r0, #1
    174a:	4b1f      	ldr	r3, [pc, #124]	; (17c8 <system_clock_init+0x14c>)
    174c:	4798      	blx	r3
    174e:	2001      	movs	r0, #1
    1750:	4b1e      	ldr	r3, [pc, #120]	; (17cc <system_clock_init+0x150>)
    1752:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1754:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1756:	0021      	movs	r1, r4
    1758:	2000      	movs	r0, #0
    175a:	4b14      	ldr	r3, [pc, #80]	; (17ac <system_clock_init+0x130>)
    175c:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    175e:	2000      	movs	r0, #0
    1760:	4b1b      	ldr	r3, [pc, #108]	; (17d0 <system_clock_init+0x154>)
    1762:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1764:	2007      	movs	r0, #7
    1766:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1768:	490e      	ldr	r1, [pc, #56]	; (17a4 <system_clock_init+0x128>)
    176a:	22d0      	movs	r2, #208	; 0xd0
    176c:	68cb      	ldr	r3, [r1, #12]
    176e:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1770:	2bd0      	cmp	r3, #208	; 0xd0
    1772:	d1fb      	bne.n	176c <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    1774:	4a17      	ldr	r2, [pc, #92]	; (17d4 <system_clock_init+0x158>)
    1776:	2300      	movs	r3, #0
    1778:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    177a:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    177c:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    177e:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    1780:	a901      	add	r1, sp, #4
    1782:	2201      	movs	r2, #1
    1784:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1786:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1788:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    178a:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    178c:	3307      	adds	r3, #7
    178e:	700b      	strb	r3, [r1, #0]
    1790:	2000      	movs	r0, #0
    1792:	4b0d      	ldr	r3, [pc, #52]	; (17c8 <system_clock_init+0x14c>)
    1794:	4798      	blx	r3
    1796:	2000      	movs	r0, #0
    1798:	4b0c      	ldr	r3, [pc, #48]	; (17cc <system_clock_init+0x150>)
    179a:	4798      	blx	r3
#endif
}
    179c:	b00f      	add	sp, #60	; 0x3c
    179e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    17a0:	3b20      	subs	r3, #32
    17a2:	e7b1      	b.n	1708 <system_clock_init+0x8c>
    17a4:	40000800 	.word	0x40000800
    17a8:	41004000 	.word	0x41004000
    17ac:	00001a11 	.word	0x00001a11
    17b0:	0000149d 	.word	0x0000149d
    17b4:	000015d5 	.word	0x000015d5
    17b8:	00806024 	.word	0x00806024
    17bc:	00001555 	.word	0x00001555
    17c0:	00001461 	.word	0x00001461
    17c4:	000017d9 	.word	0x000017d9
    17c8:	000017fd 	.word	0x000017fd
    17cc:	000018b5 	.word	0x000018b5
    17d0:	00001985 	.word	0x00001985
    17d4:	40000400 	.word	0x40000400

000017d8 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    17d8:	4a06      	ldr	r2, [pc, #24]	; (17f4 <system_gclk_init+0x1c>)
    17da:	6993      	ldr	r3, [r2, #24]
    17dc:	2108      	movs	r1, #8
    17de:	430b      	orrs	r3, r1
    17e0:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    17e2:	2201      	movs	r2, #1
    17e4:	4b04      	ldr	r3, [pc, #16]	; (17f8 <system_gclk_init+0x20>)
    17e6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    17e8:	0019      	movs	r1, r3
    17ea:	780b      	ldrb	r3, [r1, #0]
    17ec:	4213      	tst	r3, r2
    17ee:	d1fc      	bne.n	17ea <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    17f0:	4770      	bx	lr
    17f2:	46c0      	nop			; (mov r8, r8)
    17f4:	40000400 	.word	0x40000400
    17f8:	40000c00 	.word	0x40000c00

000017fc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    17fc:	b570      	push	{r4, r5, r6, lr}
    17fe:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1800:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1802:	780d      	ldrb	r5, [r1, #0]
    1804:	022d      	lsls	r5, r5, #8
    1806:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1808:	784b      	ldrb	r3, [r1, #1]
    180a:	2b00      	cmp	r3, #0
    180c:	d002      	beq.n	1814 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    180e:	2380      	movs	r3, #128	; 0x80
    1810:	02db      	lsls	r3, r3, #11
    1812:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1814:	7a4b      	ldrb	r3, [r1, #9]
    1816:	2b00      	cmp	r3, #0
    1818:	d002      	beq.n	1820 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    181a:	2380      	movs	r3, #128	; 0x80
    181c:	031b      	lsls	r3, r3, #12
    181e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1820:	6848      	ldr	r0, [r1, #4]
    1822:	2801      	cmp	r0, #1
    1824:	d910      	bls.n	1848 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1826:	1e43      	subs	r3, r0, #1
    1828:	4218      	tst	r0, r3
    182a:	d134      	bne.n	1896 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    182c:	2802      	cmp	r0, #2
    182e:	d930      	bls.n	1892 <system_gclk_gen_set_config+0x96>
    1830:	2302      	movs	r3, #2
    1832:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1834:	3201      	adds	r2, #1
						mask <<= 1) {
    1836:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1838:	4298      	cmp	r0, r3
    183a:	d8fb      	bhi.n	1834 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    183c:	0212      	lsls	r2, r2, #8
    183e:	4332      	orrs	r2, r6
    1840:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1842:	2380      	movs	r3, #128	; 0x80
    1844:	035b      	lsls	r3, r3, #13
    1846:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1848:	7a0b      	ldrb	r3, [r1, #8]
    184a:	2b00      	cmp	r3, #0
    184c:	d002      	beq.n	1854 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    184e:	2380      	movs	r3, #128	; 0x80
    1850:	039b      	lsls	r3, r3, #14
    1852:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1854:	4a13      	ldr	r2, [pc, #76]	; (18a4 <system_gclk_gen_set_config+0xa8>)
    1856:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1858:	b25b      	sxtb	r3, r3
    185a:	2b00      	cmp	r3, #0
    185c:	dbfb      	blt.n	1856 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    185e:	4b12      	ldr	r3, [pc, #72]	; (18a8 <system_gclk_gen_set_config+0xac>)
    1860:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1862:	4b12      	ldr	r3, [pc, #72]	; (18ac <system_gclk_gen_set_config+0xb0>)
    1864:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1866:	4a0f      	ldr	r2, [pc, #60]	; (18a4 <system_gclk_gen_set_config+0xa8>)
    1868:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    186a:	b25b      	sxtb	r3, r3
    186c:	2b00      	cmp	r3, #0
    186e:	dbfb      	blt.n	1868 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1870:	4b0c      	ldr	r3, [pc, #48]	; (18a4 <system_gclk_gen_set_config+0xa8>)
    1872:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1874:	001a      	movs	r2, r3
    1876:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1878:	b25b      	sxtb	r3, r3
    187a:	2b00      	cmp	r3, #0
    187c:	dbfb      	blt.n	1876 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    187e:	4a09      	ldr	r2, [pc, #36]	; (18a4 <system_gclk_gen_set_config+0xa8>)
    1880:	6853      	ldr	r3, [r2, #4]
    1882:	2180      	movs	r1, #128	; 0x80
    1884:	0249      	lsls	r1, r1, #9
    1886:	400b      	ands	r3, r1
    1888:	431d      	orrs	r5, r3
    188a:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    188c:	4b08      	ldr	r3, [pc, #32]	; (18b0 <system_gclk_gen_set_config+0xb4>)
    188e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1890:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1892:	2200      	movs	r2, #0
    1894:	e7d2      	b.n	183c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1896:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1898:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    189a:	2380      	movs	r3, #128	; 0x80
    189c:	029b      	lsls	r3, r3, #10
    189e:	431d      	orrs	r5, r3
    18a0:	e7d2      	b.n	1848 <system_gclk_gen_set_config+0x4c>
    18a2:	46c0      	nop			; (mov r8, r8)
    18a4:	40000c00 	.word	0x40000c00
    18a8:	0000042d 	.word	0x0000042d
    18ac:	40000c08 	.word	0x40000c08
    18b0:	0000046d 	.word	0x0000046d

000018b4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    18b4:	b510      	push	{r4, lr}
    18b6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18b8:	4a0b      	ldr	r2, [pc, #44]	; (18e8 <system_gclk_gen_enable+0x34>)
    18ba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    18bc:	b25b      	sxtb	r3, r3
    18be:	2b00      	cmp	r3, #0
    18c0:	dbfb      	blt.n	18ba <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    18c2:	4b0a      	ldr	r3, [pc, #40]	; (18ec <system_gclk_gen_enable+0x38>)
    18c4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    18c6:	4b0a      	ldr	r3, [pc, #40]	; (18f0 <system_gclk_gen_enable+0x3c>)
    18c8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18ca:	4a07      	ldr	r2, [pc, #28]	; (18e8 <system_gclk_gen_enable+0x34>)
    18cc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    18ce:	b25b      	sxtb	r3, r3
    18d0:	2b00      	cmp	r3, #0
    18d2:	dbfb      	blt.n	18cc <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    18d4:	4a04      	ldr	r2, [pc, #16]	; (18e8 <system_gclk_gen_enable+0x34>)
    18d6:	6851      	ldr	r1, [r2, #4]
    18d8:	2380      	movs	r3, #128	; 0x80
    18da:	025b      	lsls	r3, r3, #9
    18dc:	430b      	orrs	r3, r1
    18de:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    18e0:	4b04      	ldr	r3, [pc, #16]	; (18f4 <system_gclk_gen_enable+0x40>)
    18e2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    18e4:	bd10      	pop	{r4, pc}
    18e6:	46c0      	nop			; (mov r8, r8)
    18e8:	40000c00 	.word	0x40000c00
    18ec:	0000042d 	.word	0x0000042d
    18f0:	40000c04 	.word	0x40000c04
    18f4:	0000046d 	.word	0x0000046d

000018f8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    18f8:	b570      	push	{r4, r5, r6, lr}
    18fa:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18fc:	4a1a      	ldr	r2, [pc, #104]	; (1968 <system_gclk_gen_get_hz+0x70>)
    18fe:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1900:	b25b      	sxtb	r3, r3
    1902:	2b00      	cmp	r3, #0
    1904:	dbfb      	blt.n	18fe <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1906:	4b19      	ldr	r3, [pc, #100]	; (196c <system_gclk_gen_get_hz+0x74>)
    1908:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    190a:	4b19      	ldr	r3, [pc, #100]	; (1970 <system_gclk_gen_get_hz+0x78>)
    190c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    190e:	4a16      	ldr	r2, [pc, #88]	; (1968 <system_gclk_gen_get_hz+0x70>)
    1910:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1912:	b25b      	sxtb	r3, r3
    1914:	2b00      	cmp	r3, #0
    1916:	dbfb      	blt.n	1910 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1918:	4e13      	ldr	r6, [pc, #76]	; (1968 <system_gclk_gen_get_hz+0x70>)
    191a:	6870      	ldr	r0, [r6, #4]
    191c:	04c0      	lsls	r0, r0, #19
    191e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1920:	4b14      	ldr	r3, [pc, #80]	; (1974 <system_gclk_gen_get_hz+0x7c>)
    1922:	4798      	blx	r3
    1924:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1926:	4b12      	ldr	r3, [pc, #72]	; (1970 <system_gclk_gen_get_hz+0x78>)
    1928:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    192a:	6876      	ldr	r6, [r6, #4]
    192c:	02f6      	lsls	r6, r6, #11
    192e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1930:	4b11      	ldr	r3, [pc, #68]	; (1978 <system_gclk_gen_get_hz+0x80>)
    1932:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1934:	4a0c      	ldr	r2, [pc, #48]	; (1968 <system_gclk_gen_get_hz+0x70>)
    1936:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1938:	b25b      	sxtb	r3, r3
    193a:	2b00      	cmp	r3, #0
    193c:	dbfb      	blt.n	1936 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    193e:	4b0a      	ldr	r3, [pc, #40]	; (1968 <system_gclk_gen_get_hz+0x70>)
    1940:	689c      	ldr	r4, [r3, #8]
    1942:	0224      	lsls	r4, r4, #8
    1944:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1946:	4b0d      	ldr	r3, [pc, #52]	; (197c <system_gclk_gen_get_hz+0x84>)
    1948:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    194a:	2e00      	cmp	r6, #0
    194c:	d107      	bne.n	195e <system_gclk_gen_get_hz+0x66>
    194e:	2c01      	cmp	r4, #1
    1950:	d907      	bls.n	1962 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1952:	0021      	movs	r1, r4
    1954:	0028      	movs	r0, r5
    1956:	4b0a      	ldr	r3, [pc, #40]	; (1980 <system_gclk_gen_get_hz+0x88>)
    1958:	4798      	blx	r3
    195a:	0005      	movs	r5, r0
    195c:	e001      	b.n	1962 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    195e:	3401      	adds	r4, #1
    1960:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1962:	0028      	movs	r0, r5
    1964:	bd70      	pop	{r4, r5, r6, pc}
    1966:	46c0      	nop			; (mov r8, r8)
    1968:	40000c00 	.word	0x40000c00
    196c:	0000042d 	.word	0x0000042d
    1970:	40000c04 	.word	0x40000c04
    1974:	000013cd 	.word	0x000013cd
    1978:	40000c08 	.word	0x40000c08
    197c:	0000046d 	.word	0x0000046d
    1980:	00003109 	.word	0x00003109

00001984 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1984:	b510      	push	{r4, lr}
    1986:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1988:	4b06      	ldr	r3, [pc, #24]	; (19a4 <system_gclk_chan_enable+0x20>)
    198a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    198c:	4b06      	ldr	r3, [pc, #24]	; (19a8 <system_gclk_chan_enable+0x24>)
    198e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1990:	4a06      	ldr	r2, [pc, #24]	; (19ac <system_gclk_chan_enable+0x28>)
    1992:	8853      	ldrh	r3, [r2, #2]
    1994:	2180      	movs	r1, #128	; 0x80
    1996:	01c9      	lsls	r1, r1, #7
    1998:	430b      	orrs	r3, r1
    199a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    199c:	4b04      	ldr	r3, [pc, #16]	; (19b0 <system_gclk_chan_enable+0x2c>)
    199e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19a0:	bd10      	pop	{r4, pc}
    19a2:	46c0      	nop			; (mov r8, r8)
    19a4:	0000042d 	.word	0x0000042d
    19a8:	40000c02 	.word	0x40000c02
    19ac:	40000c00 	.word	0x40000c00
    19b0:	0000046d 	.word	0x0000046d

000019b4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    19b4:	b510      	push	{r4, lr}
    19b6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    19b8:	4b0f      	ldr	r3, [pc, #60]	; (19f8 <system_gclk_chan_disable+0x44>)
    19ba:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19bc:	4b0f      	ldr	r3, [pc, #60]	; (19fc <system_gclk_chan_disable+0x48>)
    19be:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    19c0:	4a0f      	ldr	r2, [pc, #60]	; (1a00 <system_gclk_chan_disable+0x4c>)
    19c2:	8853      	ldrh	r3, [r2, #2]
    19c4:	051b      	lsls	r3, r3, #20
    19c6:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    19c8:	8853      	ldrh	r3, [r2, #2]
    19ca:	490e      	ldr	r1, [pc, #56]	; (1a04 <system_gclk_chan_disable+0x50>)
    19cc:	400b      	ands	r3, r1
    19ce:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    19d0:	8853      	ldrh	r3, [r2, #2]
    19d2:	490d      	ldr	r1, [pc, #52]	; (1a08 <system_gclk_chan_disable+0x54>)
    19d4:	400b      	ands	r3, r1
    19d6:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    19d8:	0011      	movs	r1, r2
    19da:	2280      	movs	r2, #128	; 0x80
    19dc:	01d2      	lsls	r2, r2, #7
    19de:	884b      	ldrh	r3, [r1, #2]
    19e0:	4213      	tst	r3, r2
    19e2:	d1fc      	bne.n	19de <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    19e4:	4906      	ldr	r1, [pc, #24]	; (1a00 <system_gclk_chan_disable+0x4c>)
    19e6:	884a      	ldrh	r2, [r1, #2]
    19e8:	0203      	lsls	r3, r0, #8
    19ea:	4806      	ldr	r0, [pc, #24]	; (1a04 <system_gclk_chan_disable+0x50>)
    19ec:	4002      	ands	r2, r0
    19ee:	4313      	orrs	r3, r2
    19f0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    19f2:	4b06      	ldr	r3, [pc, #24]	; (1a0c <system_gclk_chan_disable+0x58>)
    19f4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19f6:	bd10      	pop	{r4, pc}
    19f8:	0000042d 	.word	0x0000042d
    19fc:	40000c02 	.word	0x40000c02
    1a00:	40000c00 	.word	0x40000c00
    1a04:	fffff0ff 	.word	0xfffff0ff
    1a08:	ffffbfff 	.word	0xffffbfff
    1a0c:	0000046d 	.word	0x0000046d

00001a10 <system_gclk_chan_set_config>:
{
    1a10:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1a12:	780c      	ldrb	r4, [r1, #0]
    1a14:	0224      	lsls	r4, r4, #8
    1a16:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1a18:	4b02      	ldr	r3, [pc, #8]	; (1a24 <system_gclk_chan_set_config+0x14>)
    1a1a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1a1c:	b2a4      	uxth	r4, r4
    1a1e:	4b02      	ldr	r3, [pc, #8]	; (1a28 <system_gclk_chan_set_config+0x18>)
    1a20:	805c      	strh	r4, [r3, #2]
}
    1a22:	bd10      	pop	{r4, pc}
    1a24:	000019b5 	.word	0x000019b5
    1a28:	40000c00 	.word	0x40000c00

00001a2c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1a2c:	b510      	push	{r4, lr}
    1a2e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1a30:	4b06      	ldr	r3, [pc, #24]	; (1a4c <system_gclk_chan_get_hz+0x20>)
    1a32:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1a34:	4b06      	ldr	r3, [pc, #24]	; (1a50 <system_gclk_chan_get_hz+0x24>)
    1a36:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1a38:	4b06      	ldr	r3, [pc, #24]	; (1a54 <system_gclk_chan_get_hz+0x28>)
    1a3a:	885c      	ldrh	r4, [r3, #2]
    1a3c:	0524      	lsls	r4, r4, #20
    1a3e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1a40:	4b05      	ldr	r3, [pc, #20]	; (1a58 <system_gclk_chan_get_hz+0x2c>)
    1a42:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1a44:	0020      	movs	r0, r4
    1a46:	4b05      	ldr	r3, [pc, #20]	; (1a5c <system_gclk_chan_get_hz+0x30>)
    1a48:	4798      	blx	r3
}
    1a4a:	bd10      	pop	{r4, pc}
    1a4c:	0000042d 	.word	0x0000042d
    1a50:	40000c02 	.word	0x40000c02
    1a54:	40000c00 	.word	0x40000c00
    1a58:	0000046d 	.word	0x0000046d
    1a5c:	000018f9 	.word	0x000018f9

00001a60 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1a60:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1a62:	78d3      	ldrb	r3, [r2, #3]
    1a64:	2b00      	cmp	r3, #0
    1a66:	d135      	bne.n	1ad4 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1a68:	7813      	ldrb	r3, [r2, #0]
    1a6a:	2b80      	cmp	r3, #128	; 0x80
    1a6c:	d029      	beq.n	1ac2 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1a6e:	061b      	lsls	r3, r3, #24
    1a70:	2480      	movs	r4, #128	; 0x80
    1a72:	0264      	lsls	r4, r4, #9
    1a74:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1a76:	7854      	ldrb	r4, [r2, #1]
    1a78:	2502      	movs	r5, #2
    1a7a:	43ac      	bics	r4, r5
    1a7c:	d106      	bne.n	1a8c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1a7e:	7894      	ldrb	r4, [r2, #2]
    1a80:	2c00      	cmp	r4, #0
    1a82:	d120      	bne.n	1ac6 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1a84:	2480      	movs	r4, #128	; 0x80
    1a86:	02a4      	lsls	r4, r4, #10
    1a88:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1a8a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1a8c:	7854      	ldrb	r4, [r2, #1]
    1a8e:	3c01      	subs	r4, #1
    1a90:	2c01      	cmp	r4, #1
    1a92:	d91c      	bls.n	1ace <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1a94:	040d      	lsls	r5, r1, #16
    1a96:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1a98:	24a0      	movs	r4, #160	; 0xa0
    1a9a:	05e4      	lsls	r4, r4, #23
    1a9c:	432c      	orrs	r4, r5
    1a9e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1aa0:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1aa2:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1aa4:	24d0      	movs	r4, #208	; 0xd0
    1aa6:	0624      	lsls	r4, r4, #24
    1aa8:	432c      	orrs	r4, r5
    1aaa:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1aac:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1aae:	78d4      	ldrb	r4, [r2, #3]
    1ab0:	2c00      	cmp	r4, #0
    1ab2:	d122      	bne.n	1afa <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1ab4:	035b      	lsls	r3, r3, #13
    1ab6:	d51c      	bpl.n	1af2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1ab8:	7893      	ldrb	r3, [r2, #2]
    1aba:	2b01      	cmp	r3, #1
    1abc:	d01e      	beq.n	1afc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1abe:	6141      	str	r1, [r0, #20]
    1ac0:	e017      	b.n	1af2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1ac2:	2300      	movs	r3, #0
    1ac4:	e7d7      	b.n	1a76 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1ac6:	24c0      	movs	r4, #192	; 0xc0
    1ac8:	02e4      	lsls	r4, r4, #11
    1aca:	4323      	orrs	r3, r4
    1acc:	e7dd      	b.n	1a8a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1ace:	4c0d      	ldr	r4, [pc, #52]	; (1b04 <_system_pinmux_config+0xa4>)
    1ad0:	4023      	ands	r3, r4
    1ad2:	e7df      	b.n	1a94 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1ad4:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1ad6:	040c      	lsls	r4, r1, #16
    1ad8:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1ada:	23a0      	movs	r3, #160	; 0xa0
    1adc:	05db      	lsls	r3, r3, #23
    1ade:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1ae0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1ae2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1ae4:	23d0      	movs	r3, #208	; 0xd0
    1ae6:	061b      	lsls	r3, r3, #24
    1ae8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1aea:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1aec:	78d3      	ldrb	r3, [r2, #3]
    1aee:	2b00      	cmp	r3, #0
    1af0:	d103      	bne.n	1afa <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1af2:	7853      	ldrb	r3, [r2, #1]
    1af4:	3b01      	subs	r3, #1
    1af6:	2b01      	cmp	r3, #1
    1af8:	d902      	bls.n	1b00 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1afa:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1afc:	6181      	str	r1, [r0, #24]
    1afe:	e7f8      	b.n	1af2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1b00:	6081      	str	r1, [r0, #8]
}
    1b02:	e7fa      	b.n	1afa <_system_pinmux_config+0x9a>
    1b04:	fffbffff 	.word	0xfffbffff

00001b08 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1b08:	b510      	push	{r4, lr}
    1b0a:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1b0c:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1b0e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1b10:	2900      	cmp	r1, #0
    1b12:	d104      	bne.n	1b1e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1b14:	0943      	lsrs	r3, r0, #5
    1b16:	01db      	lsls	r3, r3, #7
    1b18:	4905      	ldr	r1, [pc, #20]	; (1b30 <system_pinmux_pin_set_config+0x28>)
    1b1a:	468c      	mov	ip, r1
    1b1c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1b1e:	241f      	movs	r4, #31
    1b20:	4020      	ands	r0, r4
    1b22:	2101      	movs	r1, #1
    1b24:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1b26:	0018      	movs	r0, r3
    1b28:	4b02      	ldr	r3, [pc, #8]	; (1b34 <system_pinmux_pin_set_config+0x2c>)
    1b2a:	4798      	blx	r3
}
    1b2c:	bd10      	pop	{r4, pc}
    1b2e:	46c0      	nop			; (mov r8, r8)
    1b30:	41004400 	.word	0x41004400
    1b34:	00001a61 	.word	0x00001a61

00001b38 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1b38:	4770      	bx	lr
	...

00001b3c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1b3c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1b3e:	4b05      	ldr	r3, [pc, #20]	; (1b54 <system_init+0x18>)
    1b40:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1b42:	4b05      	ldr	r3, [pc, #20]	; (1b58 <system_init+0x1c>)
    1b44:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1b46:	4b05      	ldr	r3, [pc, #20]	; (1b5c <system_init+0x20>)
    1b48:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1b4a:	4b05      	ldr	r3, [pc, #20]	; (1b60 <system_init+0x24>)
    1b4c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1b4e:	4b05      	ldr	r3, [pc, #20]	; (1b64 <system_init+0x28>)
    1b50:	4798      	blx	r3
}
    1b52:	bd10      	pop	{r4, pc}
    1b54:	0000167d 	.word	0x0000167d
    1b58:	0000049d 	.word	0x0000049d
    1b5c:	00001b39 	.word	0x00001b39
    1b60:	00001b39 	.word	0x00001b39
    1b64:	00001b39 	.word	0x00001b39

00001b68 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1b68:	e7fe      	b.n	1b68 <Dummy_Handler>
	...

00001b6c <Reset_Handler>:
{
    1b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1b6e:	4a2a      	ldr	r2, [pc, #168]	; (1c18 <Reset_Handler+0xac>)
    1b70:	4b2a      	ldr	r3, [pc, #168]	; (1c1c <Reset_Handler+0xb0>)
    1b72:	429a      	cmp	r2, r3
    1b74:	d011      	beq.n	1b9a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1b76:	001a      	movs	r2, r3
    1b78:	4b29      	ldr	r3, [pc, #164]	; (1c20 <Reset_Handler+0xb4>)
    1b7a:	429a      	cmp	r2, r3
    1b7c:	d20d      	bcs.n	1b9a <Reset_Handler+0x2e>
    1b7e:	4a29      	ldr	r2, [pc, #164]	; (1c24 <Reset_Handler+0xb8>)
    1b80:	3303      	adds	r3, #3
    1b82:	1a9b      	subs	r3, r3, r2
    1b84:	089b      	lsrs	r3, r3, #2
    1b86:	3301      	adds	r3, #1
    1b88:	009b      	lsls	r3, r3, #2
    1b8a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1b8c:	4823      	ldr	r0, [pc, #140]	; (1c1c <Reset_Handler+0xb0>)
    1b8e:	4922      	ldr	r1, [pc, #136]	; (1c18 <Reset_Handler+0xac>)
    1b90:	588c      	ldr	r4, [r1, r2]
    1b92:	5084      	str	r4, [r0, r2]
    1b94:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1b96:	429a      	cmp	r2, r3
    1b98:	d1fa      	bne.n	1b90 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1b9a:	4a23      	ldr	r2, [pc, #140]	; (1c28 <Reset_Handler+0xbc>)
    1b9c:	4b23      	ldr	r3, [pc, #140]	; (1c2c <Reset_Handler+0xc0>)
    1b9e:	429a      	cmp	r2, r3
    1ba0:	d20a      	bcs.n	1bb8 <Reset_Handler+0x4c>
    1ba2:	43d3      	mvns	r3, r2
    1ba4:	4921      	ldr	r1, [pc, #132]	; (1c2c <Reset_Handler+0xc0>)
    1ba6:	185b      	adds	r3, r3, r1
    1ba8:	2103      	movs	r1, #3
    1baa:	438b      	bics	r3, r1
    1bac:	3304      	adds	r3, #4
    1bae:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1bb0:	2100      	movs	r1, #0
    1bb2:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1bb4:	4293      	cmp	r3, r2
    1bb6:	d1fc      	bne.n	1bb2 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1bb8:	4a1d      	ldr	r2, [pc, #116]	; (1c30 <Reset_Handler+0xc4>)
    1bba:	21ff      	movs	r1, #255	; 0xff
    1bbc:	4b1d      	ldr	r3, [pc, #116]	; (1c34 <Reset_Handler+0xc8>)
    1bbe:	438b      	bics	r3, r1
    1bc0:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1bc2:	39fd      	subs	r1, #253	; 0xfd
    1bc4:	2390      	movs	r3, #144	; 0x90
    1bc6:	005b      	lsls	r3, r3, #1
    1bc8:	4a1b      	ldr	r2, [pc, #108]	; (1c38 <Reset_Handler+0xcc>)
    1bca:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1bcc:	4a1b      	ldr	r2, [pc, #108]	; (1c3c <Reset_Handler+0xd0>)
    1bce:	78d3      	ldrb	r3, [r2, #3]
    1bd0:	2503      	movs	r5, #3
    1bd2:	43ab      	bics	r3, r5
    1bd4:	2402      	movs	r4, #2
    1bd6:	4323      	orrs	r3, r4
    1bd8:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1bda:	78d3      	ldrb	r3, [r2, #3]
    1bdc:	270c      	movs	r7, #12
    1bde:	43bb      	bics	r3, r7
    1be0:	2608      	movs	r6, #8
    1be2:	4333      	orrs	r3, r6
    1be4:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1be6:	4b16      	ldr	r3, [pc, #88]	; (1c40 <Reset_Handler+0xd4>)
    1be8:	7b98      	ldrb	r0, [r3, #14]
    1bea:	2230      	movs	r2, #48	; 0x30
    1bec:	4390      	bics	r0, r2
    1bee:	2220      	movs	r2, #32
    1bf0:	4310      	orrs	r0, r2
    1bf2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1bf4:	7b99      	ldrb	r1, [r3, #14]
    1bf6:	43b9      	bics	r1, r7
    1bf8:	4331      	orrs	r1, r6
    1bfa:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1bfc:	7b9a      	ldrb	r2, [r3, #14]
    1bfe:	43aa      	bics	r2, r5
    1c00:	4322      	orrs	r2, r4
    1c02:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1c04:	4a0f      	ldr	r2, [pc, #60]	; (1c44 <Reset_Handler+0xd8>)
    1c06:	6853      	ldr	r3, [r2, #4]
    1c08:	2180      	movs	r1, #128	; 0x80
    1c0a:	430b      	orrs	r3, r1
    1c0c:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1c0e:	4b0e      	ldr	r3, [pc, #56]	; (1c48 <Reset_Handler+0xdc>)
    1c10:	4798      	blx	r3
        main();
    1c12:	4b0e      	ldr	r3, [pc, #56]	; (1c4c <Reset_Handler+0xe0>)
    1c14:	4798      	blx	r3
    1c16:	e7fe      	b.n	1c16 <Reset_Handler+0xaa>
    1c18:	000065d0 	.word	0x000065d0
    1c1c:	20000000 	.word	0x20000000
    1c20:	200001bc 	.word	0x200001bc
    1c24:	20000004 	.word	0x20000004
    1c28:	200001bc 	.word	0x200001bc
    1c2c:	2000042c 	.word	0x2000042c
    1c30:	e000ed00 	.word	0xe000ed00
    1c34:	00000000 	.word	0x00000000
    1c38:	41007000 	.word	0x41007000
    1c3c:	41005000 	.word	0x41005000
    1c40:	41004800 	.word	0x41004800
    1c44:	41004000 	.word	0x41004000
    1c48:	00003275 	.word	0x00003275
    1c4c:	000030b9 	.word	0x000030b9

00001c50 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1c50:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c52:	46c6      	mov	lr, r8
    1c54:	b500      	push	{lr}
    1c56:	000c      	movs	r4, r1
    1c58:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1c5a:	2800      	cmp	r0, #0
    1c5c:	d10f      	bne.n	1c7e <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    1c5e:	2a00      	cmp	r2, #0
    1c60:	dd11      	ble.n	1c86 <_read+0x36>
    1c62:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1c64:	4e09      	ldr	r6, [pc, #36]	; (1c8c <_read+0x3c>)
    1c66:	4d0a      	ldr	r5, [pc, #40]	; (1c90 <_read+0x40>)
    1c68:	6830      	ldr	r0, [r6, #0]
    1c6a:	0021      	movs	r1, r4
    1c6c:	682b      	ldr	r3, [r5, #0]
    1c6e:	4798      	blx	r3
		ptr++;
    1c70:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    1c72:	42bc      	cmp	r4, r7
    1c74:	d1f8      	bne.n	1c68 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    1c76:	4640      	mov	r0, r8
    1c78:	bc04      	pop	{r2}
    1c7a:	4690      	mov	r8, r2
    1c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    1c7e:	2301      	movs	r3, #1
    1c80:	425b      	negs	r3, r3
    1c82:	4698      	mov	r8, r3
    1c84:	e7f7      	b.n	1c76 <_read+0x26>
	for (; len > 0; --len) {
    1c86:	4680      	mov	r8, r0
    1c88:	e7f5      	b.n	1c76 <_read+0x26>
    1c8a:	46c0      	nop			; (mov r8, r8)
    1c8c:	200002c8 	.word	0x200002c8
    1c90:	200002c0 	.word	0x200002c0

00001c94 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1c94:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c96:	46c6      	mov	lr, r8
    1c98:	b500      	push	{lr}
    1c9a:	000e      	movs	r6, r1
    1c9c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    1c9e:	3801      	subs	r0, #1
    1ca0:	2802      	cmp	r0, #2
    1ca2:	d810      	bhi.n	1cc6 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    1ca4:	2a00      	cmp	r2, #0
    1ca6:	d011      	beq.n	1ccc <_write+0x38>
    1ca8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1caa:	4b0c      	ldr	r3, [pc, #48]	; (1cdc <_write+0x48>)
    1cac:	4698      	mov	r8, r3
    1cae:	4f0c      	ldr	r7, [pc, #48]	; (1ce0 <_write+0x4c>)
    1cb0:	4643      	mov	r3, r8
    1cb2:	6818      	ldr	r0, [r3, #0]
    1cb4:	5d31      	ldrb	r1, [r6, r4]
    1cb6:	683b      	ldr	r3, [r7, #0]
    1cb8:	4798      	blx	r3
    1cba:	2800      	cmp	r0, #0
    1cbc:	db08      	blt.n	1cd0 <_write+0x3c>
			return -1;
		}
		++nChars;
    1cbe:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    1cc0:	42a5      	cmp	r5, r4
    1cc2:	d1f5      	bne.n	1cb0 <_write+0x1c>
    1cc4:	e006      	b.n	1cd4 <_write+0x40>
		return -1;
    1cc6:	2401      	movs	r4, #1
    1cc8:	4264      	negs	r4, r4
    1cca:	e003      	b.n	1cd4 <_write+0x40>
	for (; len != 0; --len) {
    1ccc:	0014      	movs	r4, r2
    1cce:	e001      	b.n	1cd4 <_write+0x40>
			return -1;
    1cd0:	2401      	movs	r4, #1
    1cd2:	4264      	negs	r4, r4
	}
	return nChars;
}
    1cd4:	0020      	movs	r0, r4
    1cd6:	bc04      	pop	{r2}
    1cd8:	4690      	mov	r8, r2
    1cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cdc:	200002c8 	.word	0x200002c8
    1ce0:	200002c4 	.word	0x200002c4

00001ce4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1ce4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1ce6:	4a06      	ldr	r2, [pc, #24]	; (1d00 <_sbrk+0x1c>)
    1ce8:	6812      	ldr	r2, [r2, #0]
    1cea:	2a00      	cmp	r2, #0
    1cec:	d004      	beq.n	1cf8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1cee:	4a04      	ldr	r2, [pc, #16]	; (1d00 <_sbrk+0x1c>)
    1cf0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1cf2:	18c3      	adds	r3, r0, r3
    1cf4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1cf6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1cf8:	4902      	ldr	r1, [pc, #8]	; (1d04 <_sbrk+0x20>)
    1cfa:	4a01      	ldr	r2, [pc, #4]	; (1d00 <_sbrk+0x1c>)
    1cfc:	6011      	str	r1, [r2, #0]
    1cfe:	e7f6      	b.n	1cee <_sbrk+0xa>
    1d00:	20000294 	.word	0x20000294
    1d04:	20002430 	.word	0x20002430

00001d08 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1d08:	2001      	movs	r0, #1
    1d0a:	4240      	negs	r0, r0
    1d0c:	4770      	bx	lr

00001d0e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1d0e:	2380      	movs	r3, #128	; 0x80
    1d10:	019b      	lsls	r3, r3, #6
    1d12:	604b      	str	r3, [r1, #4]

	return 0;
}
    1d14:	2000      	movs	r0, #0
    1d16:	4770      	bx	lr

00001d18 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1d18:	2001      	movs	r0, #1
    1d1a:	4770      	bx	lr

00001d1c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1d1c:	2000      	movs	r0, #0
    1d1e:	4770      	bx	lr

00001d20 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1d20:	b570      	push	{r4, r5, r6, lr}
    1d22:	b082      	sub	sp, #8
    1d24:	0005      	movs	r5, r0
    1d26:	000e      	movs	r6, r1
	uint16_t temp = 0;
    1d28:	2200      	movs	r2, #0
    1d2a:	466b      	mov	r3, sp
    1d2c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    1d2e:	4c06      	ldr	r4, [pc, #24]	; (1d48 <usart_serial_getchar+0x28>)
    1d30:	466b      	mov	r3, sp
    1d32:	1d99      	adds	r1, r3, #6
    1d34:	0028      	movs	r0, r5
    1d36:	47a0      	blx	r4
    1d38:	2800      	cmp	r0, #0
    1d3a:	d1f9      	bne.n	1d30 <usart_serial_getchar+0x10>

	*c = temp;
    1d3c:	466b      	mov	r3, sp
    1d3e:	3306      	adds	r3, #6
    1d40:	881b      	ldrh	r3, [r3, #0]
    1d42:	7033      	strb	r3, [r6, #0]
}
    1d44:	b002      	add	sp, #8
    1d46:	bd70      	pop	{r4, r5, r6, pc}
    1d48:	000011cf 	.word	0x000011cf

00001d4c <usart_serial_putchar>:
{
    1d4c:	b570      	push	{r4, r5, r6, lr}
    1d4e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    1d50:	b28c      	uxth	r4, r1
    1d52:	4e03      	ldr	r6, [pc, #12]	; (1d60 <usart_serial_putchar+0x14>)
    1d54:	0021      	movs	r1, r4
    1d56:	0028      	movs	r0, r5
    1d58:	47b0      	blx	r6
    1d5a:	2800      	cmp	r0, #0
    1d5c:	d1fa      	bne.n	1d54 <usart_serial_putchar+0x8>
}
    1d5e:	bd70      	pop	{r4, r5, r6, pc}
    1d60:	000011a9 	.word	0x000011a9

00001d64 <configure_console>:
#include "config_usart.h"

void configure_console(void)
{
    1d64:	b570      	push	{r4, r5, r6, lr}
    1d66:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1d68:	2380      	movs	r3, #128	; 0x80
    1d6a:	05db      	lsls	r3, r3, #23
    1d6c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1d6e:	2300      	movs	r3, #0
    1d70:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1d72:	22ff      	movs	r2, #255	; 0xff
    1d74:	4669      	mov	r1, sp
    1d76:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1d78:	2200      	movs	r2, #0
    1d7a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1d7c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    1d7e:	2196      	movs	r1, #150	; 0x96
    1d80:	0189      	lsls	r1, r1, #6
    1d82:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    1d84:	2101      	movs	r1, #1
    1d86:	2024      	movs	r0, #36	; 0x24
    1d88:	466c      	mov	r4, sp
    1d8a:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1d8c:	3001      	adds	r0, #1
    1d8e:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1d90:	3125      	adds	r1, #37	; 0x25
    1d92:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1d94:	3101      	adds	r1, #1
    1d96:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1d98:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1d9a:	3105      	adds	r1, #5
    1d9c:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1d9e:	3101      	adds	r1, #1
    1da0:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1da2:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1da4:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1da6:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1da8:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1daa:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1dac:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1dae:	2313      	movs	r3, #19
    1db0:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1db2:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = SERCOMBAUD;
	config_usart.mux_setting = SERCOMMUX;
    1db4:	2380      	movs	r3, #128	; 0x80
    1db6:	035b      	lsls	r3, r3, #13
    1db8:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = SERCOMPAD0;
    1dba:	4b1e      	ldr	r3, [pc, #120]	; (1e34 <configure_console+0xd0>)
    1dbc:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = SERCOMPAD1;
    1dbe:	4b1e      	ldr	r3, [pc, #120]	; (1e38 <configure_console+0xd4>)
    1dc0:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = SERCOMPAD2;
    1dc2:	2301      	movs	r3, #1
    1dc4:	425b      	negs	r3, r3
    1dc6:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = SERCOMPAD3;
    1dc8:	930f      	str	r3, [sp, #60]	; 0x3c

	while (usart_init(&usart_instance,	 SERCOMMODULE, &config_usart) != STATUS_OK) { }
    1dca:	4d1c      	ldr	r5, [pc, #112]	; (1e3c <configure_console+0xd8>)
    1dcc:	4c1c      	ldr	r4, [pc, #112]	; (1e40 <configure_console+0xdc>)
    1dce:	466a      	mov	r2, sp
    1dd0:	491c      	ldr	r1, [pc, #112]	; (1e44 <configure_console+0xe0>)
    1dd2:	0028      	movs	r0, r5
    1dd4:	47a0      	blx	r4
    1dd6:	2800      	cmp	r0, #0
    1dd8:	d1f9      	bne.n	1dce <configure_console+0x6a>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1dda:	4c18      	ldr	r4, [pc, #96]	; (1e3c <configure_console+0xd8>)
    1ddc:	4b1a      	ldr	r3, [pc, #104]	; (1e48 <configure_console+0xe4>)
    1dde:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1de0:	4a1a      	ldr	r2, [pc, #104]	; (1e4c <configure_console+0xe8>)
    1de2:	4b1b      	ldr	r3, [pc, #108]	; (1e50 <configure_console+0xec>)
    1de4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1de6:	4a1b      	ldr	r2, [pc, #108]	; (1e54 <configure_console+0xf0>)
    1de8:	4b1b      	ldr	r3, [pc, #108]	; (1e58 <configure_console+0xf4>)
    1dea:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    1dec:	466a      	mov	r2, sp
    1dee:	4915      	ldr	r1, [pc, #84]	; (1e44 <configure_console+0xe0>)
    1df0:	0020      	movs	r0, r4
    1df2:	4b13      	ldr	r3, [pc, #76]	; (1e40 <configure_console+0xdc>)
    1df4:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1df6:	4e19      	ldr	r6, [pc, #100]	; (1e5c <configure_console+0xf8>)
    1df8:	6833      	ldr	r3, [r6, #0]
    1dfa:	6898      	ldr	r0, [r3, #8]
    1dfc:	2100      	movs	r1, #0
    1dfe:	4d18      	ldr	r5, [pc, #96]	; (1e60 <configure_console+0xfc>)
    1e00:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1e02:	6833      	ldr	r3, [r6, #0]
    1e04:	6858      	ldr	r0, [r3, #4]
    1e06:	2100      	movs	r1, #0
    1e08:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e0a:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1e0c:	0028      	movs	r0, r5
    1e0e:	4b15      	ldr	r3, [pc, #84]	; (1e64 <configure_console+0x100>)
    1e10:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1e12:	231f      	movs	r3, #31
    1e14:	4018      	ands	r0, r3
    1e16:	3b1e      	subs	r3, #30
    1e18:	4083      	lsls	r3, r0
    1e1a:	4a13      	ldr	r2, [pc, #76]	; (1e68 <configure_console+0x104>)
    1e1c:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e1e:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    1e20:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1e22:	2b00      	cmp	r3, #0
    1e24:	d1fc      	bne.n	1e20 <configure_console+0xbc>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1e26:	682b      	ldr	r3, [r5, #0]
    1e28:	2202      	movs	r2, #2
    1e2a:	4313      	orrs	r3, r2
    1e2c:	602b      	str	r3, [r5, #0]

	stdio_serial_init(&usart_instance, SERCOMMODULE, &config_usart);
	usart_enable(&usart_instance);
}
    1e2e:	b010      	add	sp, #64	; 0x40
    1e30:	bd70      	pop	{r4, r5, r6, pc}
    1e32:	46c0      	nop			; (mov r8, r8)
    1e34:	00080003 	.word	0x00080003
    1e38:	00090003 	.word	0x00090003
    1e3c:	200002cc 	.word	0x200002cc
    1e40:	00000e6d 	.word	0x00000e6d
    1e44:	42001000 	.word	0x42001000
    1e48:	200002c8 	.word	0x200002c8
    1e4c:	00001d4d 	.word	0x00001d4d
    1e50:	200002c4 	.word	0x200002c4
    1e54:	00001d21 	.word	0x00001d21
    1e58:	200002c0 	.word	0x200002c0
    1e5c:	20000158 	.word	0x20000158
    1e60:	000033e9 	.word	0x000033e9
    1e64:	00000ddd 	.word	0x00000ddd
    1e68:	e000e100 	.word	0xe000e100

00001e6c <drawChar>:
uint8_t yCharPos = 0;

char console[80][24];

void drawChar(uint8_t character)
{
    1e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e6e:	46d6      	mov	lr, sl
    1e70:	464f      	mov	r7, r9
    1e72:	4646      	mov	r6, r8
    1e74:	b5c0      	push	{r6, r7, lr}
    1e76:	0004      	movs	r4, r0
	int x = xCharPos;
    1e78:	4b26      	ldr	r3, [pc, #152]	; (1f14 <drawChar+0xa8>)
    1e7a:	7818      	ldrb	r0, [r3, #0]
	int y = yCharPos;
    1e7c:	4b26      	ldr	r3, [pc, #152]	; (1f18 <drawChar+0xac>)
    1e7e:	7819      	ldrb	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    1e80:	2280      	movs	r2, #128	; 0x80
    1e82:	03d2      	lsls	r2, r2, #15
    1e84:	4b25      	ldr	r3, [pc, #148]	; (1f1c <drawChar+0xb0>)
    1e86:	601a      	str	r2, [r3, #0]
	setXY(x*10,y*20,x*10+9,y*20+19);
    1e88:	0083      	lsls	r3, r0, #2
    1e8a:	18c0      	adds	r0, r0, r3
    1e8c:	0040      	lsls	r0, r0, #1
    1e8e:	2314      	movs	r3, #20
    1e90:	4359      	muls	r1, r3
    1e92:	000b      	movs	r3, r1
    1e94:	3313      	adds	r3, #19
    1e96:	b29b      	uxth	r3, r3
    1e98:	0002      	movs	r2, r0
    1e9a:	3209      	adds	r2, #9
    1e9c:	b292      	uxth	r2, r2
    1e9e:	4d20      	ldr	r5, [pc, #128]	; (1f20 <drawChar+0xb4>)
    1ea0:	47a8      	blx	r5
    1ea2:	4a20      	ldr	r2, [pc, #128]	; (1f24 <drawChar+0xb8>)
    1ea4:	00a5      	lsls	r5, r4, #2
    1ea6:	192d      	adds	r5, r5, r4
    1ea8:	00ab      	lsls	r3, r5, #2
    1eaa:	18ed      	adds	r5, r5, r3
    1eac:	1955      	adds	r5, r2, r5
    1eae:	3401      	adds	r4, #1
    1eb0:	00a3      	lsls	r3, r4, #2
    1eb2:	191b      	adds	r3, r3, r4
    1eb4:	0099      	lsls	r1, r3, #2
    1eb6:	185b      	adds	r3, r3, r1
    1eb8:	4692      	mov	sl, r2
    1eba:	449a      	add	sl, r3
			{
				setPixel((fore_Color_High<<8)|fore_Color_Low);
			}
			else
			{
				setPixel((back_Color_High<<8)|back_Color_Low);
    1ebc:	4b1a      	ldr	r3, [pc, #104]	; (1f28 <drawChar+0xbc>)
    1ebe:	4699      	mov	r9, r3
    1ec0:	4b1a      	ldr	r3, [pc, #104]	; (1f2c <drawChar+0xc0>)
    1ec2:	4698      	mov	r8, r3
    1ec4:	4f1a      	ldr	r7, [pc, #104]	; (1f30 <drawChar+0xc4>)
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    1ec6:	4e1b      	ldr	r6, [pc, #108]	; (1f34 <drawChar+0xc8>)
    1ec8:	e019      	b.n	1efe <drawChar+0x92>
				setPixel((back_Color_High<<8)|back_Color_Low);
    1eca:	464b      	mov	r3, r9
    1ecc:	8818      	ldrh	r0, [r3, #0]
    1ece:	0200      	lsls	r0, r0, #8
    1ed0:	4643      	mov	r3, r8
    1ed2:	881b      	ldrh	r3, [r3, #0]
    1ed4:	4318      	orrs	r0, r3
    1ed6:	b280      	uxth	r0, r0
    1ed8:	47b8      	blx	r7
		for(int j=0;j<8;j++)
    1eda:	3c01      	subs	r4, #1
    1edc:	d30c      	bcc.n	1ef8 <drawChar+0x8c>
			if((CodePage437[character][i]&(1<<(7-j)))!=0)
    1ede:	782b      	ldrb	r3, [r5, #0]
    1ee0:	4123      	asrs	r3, r4
    1ee2:	07db      	lsls	r3, r3, #31
    1ee4:	d5f1      	bpl.n	1eca <drawChar+0x5e>
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    1ee6:	8830      	ldrh	r0, [r6, #0]
    1ee8:	0200      	lsls	r0, r0, #8
    1eea:	4b13      	ldr	r3, [pc, #76]	; (1f38 <drawChar+0xcc>)
    1eec:	881b      	ldrh	r3, [r3, #0]
    1eee:	4318      	orrs	r0, r3
    1ef0:	b280      	uxth	r0, r0
    1ef2:	4b0f      	ldr	r3, [pc, #60]	; (1f30 <drawChar+0xc4>)
    1ef4:	4798      	blx	r3
    1ef6:	e7f0      	b.n	1eda <drawChar+0x6e>
    1ef8:	3501      	adds	r5, #1
	for(uint8_t i=0; i <= 24; i++)
    1efa:	4555      	cmp	r5, sl
    1efc:	d001      	beq.n	1f02 <drawChar+0x96>
{
    1efe:	2407      	movs	r4, #7
    1f00:	e7ed      	b.n	1ede <drawChar+0x72>
			}

		}
	}
	REG_PORT_OUTSET1 = LCD_CS;
    1f02:	2280      	movs	r2, #128	; 0x80
    1f04:	03d2      	lsls	r2, r2, #15
    1f06:	4b0d      	ldr	r3, [pc, #52]	; (1f3c <drawChar+0xd0>)
    1f08:	601a      	str	r2, [r3, #0]

}
    1f0a:	bc1c      	pop	{r2, r3, r4}
    1f0c:	4690      	mov	r8, r2
    1f0e:	4699      	mov	r9, r3
    1f10:	46a2      	mov	sl, r4
    1f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f14:	20000298 	.word	0x20000298
    1f18:	20000299 	.word	0x20000299
    1f1c:	41004494 	.word	0x41004494
    1f20:	00002971 	.word	0x00002971
    1f24:	000049dc 	.word	0x000049dc
    1f28:	200003d2 	.word	0x200003d2
    1f2c:	200003cc 	.word	0x200003cc
    1f30:	00002b51 	.word	0x00002b51
    1f34:	200003ce 	.word	0x200003ce
    1f38:	200003d0 	.word	0x200003d0
    1f3c:	41004498 	.word	0x41004498

00001f40 <newLine>:

void newLine(void)
{
    1f40:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f42:	46de      	mov	lr, fp
    1f44:	4657      	mov	r7, sl
    1f46:	464e      	mov	r6, r9
    1f48:	4645      	mov	r5, r8
    1f4a:	b5e0      	push	{r5, r6, r7, lr}
    1f4c:	4c49      	ldr	r4, [pc, #292]	; (2074 <STACK_SIZE+0x74>)
    1f4e:	44a5      	add	sp, r4
	460 times, for each line in the display.
	*/
	
	uint8_t rowPixel[800];
		
	for(uint16_t row = 0 ; row < 460 ; row++)
    1f50:	2300      	movs	r3, #0
    1f52:	9300      	str	r3, [sp, #0]
	{
		//Per page 40 of datasheet (5.1.2.7, 16-bit
		//parallel interface for data ram read.
		REG_PORT_OUTCLR1 = LCD_CS;
    1f54:	4b48      	ldr	r3, [pc, #288]	; (2078 <STACK_SIZE+0x78>)
    1f56:	4698      	mov	r8, r3
		setXY(0, row+20, 799, row+20);
		//Send'Memory read' command 0x2E00, no data bit
		LCD_Write_COM16(0x2E,0x00);
		REG_PORT_OUTSET1 = LCD_DC;
    1f58:	4f48      	ldr	r7, [pc, #288]	; (207c <STACK_SIZE+0x7c>)
		
		
		//Read pixel data into the display	
		for(uint16_t getpixel = 0 ; getpixel < 800 ; getpixel++)
		{
			REG_PORT_OUTCLR1 = LCD_RD;
    1f5a:	2680      	movs	r6, #128	; 0x80
    1f5c:	0276      	lsls	r6, r6, #9
    1f5e:	e046      	b.n	1fee <newLine+0xae>
			//This can be expanded with else if for the MSBs
			//of all the colors; see datasheet page 40.
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
				rowPixel[getpixel] = 0xFF;
			else
				rowPixel[getpixel] = 0x00;
    1f60:	4653      	mov	r3, sl
    1f62:	7023      	strb	r3, [r4, #0]
			//dummy read, because pixel data broken up
			//per datasheet page 40. Everything after
			//the dummy write is BLUE pixels. Do we ever
			//need blue? IDK.
			
			REG_PORT_OUTCLR1 = LCD_RD;
    1f64:	4643      	mov	r3, r8
    1f66:	601e      	str	r6, [r3, #0]
			REG_PORT_OUTSET1 = LCD_RD;
    1f68:	603e      	str	r6, [r7, #0]
    1f6a:	3401      	adds	r4, #1
		for(uint16_t getpixel = 0 ; getpixel < 800 ; getpixel++)
    1f6c:	4564      	cmp	r4, ip
    1f6e:	d008      	beq.n	1f82 <newLine+0x42>
			REG_PORT_OUTCLR1 = LCD_RD;
    1f70:	4643      	mov	r3, r8
    1f72:	601e      	str	r6, [r3, #0]
			REG_PORT_OUTSET1 = LCD_RD;
    1f74:	603e      	str	r6, [r7, #0]
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    1f76:	5843      	ldr	r3, [r0, r1]
    1f78:	421a      	tst	r2, r3
    1f7a:	d0f1      	beq.n	1f60 <newLine+0x20>
				rowPixel[getpixel] = 0xFF;
    1f7c:	464b      	mov	r3, r9
    1f7e:	7023      	strb	r3, [r4, #0]
    1f80:	e7f0      	b.n	1f64 <newLine+0x24>
    1f82:	9401      	str	r4, [sp, #4]
		}
		
		REG_PORT_OUTSET1 = LCD_DC;
    1f84:	2380      	movs	r3, #128	; 0x80
    1f86:	041b      	lsls	r3, r3, #16
    1f88:	603b      	str	r3, [r7, #0]
		REG_PORT_DIRSET1 = 0x0000FFFF;
    1f8a:	4a3d      	ldr	r2, [pc, #244]	; (2080 <STACK_SIZE+0x80>)
    1f8c:	4b3d      	ldr	r3, [pc, #244]	; (2084 <STACK_SIZE+0x84>)
    1f8e:	601a      	str	r2, [r3, #0]
		
		//now, read out that line of the display
		setXY(0, row, 799, row);	
    1f90:	9900      	ldr	r1, [sp, #0]
    1f92:	000b      	movs	r3, r1
    1f94:	4a3c      	ldr	r2, [pc, #240]	; (2088 <STACK_SIZE+0x88>)
    1f96:	2000      	movs	r0, #0
    1f98:	4c3c      	ldr	r4, [pc, #240]	; (208c <STACK_SIZE+0x8c>)
    1f9a:	47a0      	blx	r4
		for(uint16_t writepixel = 0 ; writepixel < 800 ; writepixel++)
		{
			if((rowPixel[writepixel] == 0xFF))
				setPixel((fore_Color_High<<8)|fore_Color_Low);
			else
				setPixel((back_Color_High<<8)|back_Color_Low);
    1f9c:	4b3c      	ldr	r3, [pc, #240]	; (2090 <STACK_SIZE+0x90>)
    1f9e:	469b      	mov	fp, r3
    1fa0:	4b3c      	ldr	r3, [pc, #240]	; (2094 <STACK_SIZE+0x94>)
    1fa2:	469a      	mov	sl, r3
    1fa4:	4b3c      	ldr	r3, [pc, #240]	; (2098 <STACK_SIZE+0x98>)
    1fa6:	4699      	mov	r9, r3
    1fa8:	9c01      	ldr	r4, [sp, #4]
    1faa:	e00b      	b.n	1fc4 <newLine+0x84>
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    1fac:	4b3b      	ldr	r3, [pc, #236]	; (209c <STACK_SIZE+0x9c>)
    1fae:	8818      	ldrh	r0, [r3, #0]
    1fb0:	0200      	lsls	r0, r0, #8
    1fb2:	4b3b      	ldr	r3, [pc, #236]	; (20a0 <STACK_SIZE+0xa0>)
    1fb4:	881b      	ldrh	r3, [r3, #0]
    1fb6:	4318      	orrs	r0, r3
    1fb8:	b280      	uxth	r0, r0
    1fba:	4b37      	ldr	r3, [pc, #220]	; (2098 <STACK_SIZE+0x98>)
    1fbc:	4798      	blx	r3
    1fbe:	3501      	adds	r5, #1
		for(uint16_t writepixel = 0 ; writepixel < 800 ; writepixel++)
    1fc0:	42ac      	cmp	r4, r5
    1fc2:	d00b      	beq.n	1fdc <newLine+0x9c>
			if((rowPixel[writepixel] == 0xFF))
    1fc4:	782b      	ldrb	r3, [r5, #0]
    1fc6:	2bff      	cmp	r3, #255	; 0xff
    1fc8:	d0f0      	beq.n	1fac <newLine+0x6c>
				setPixel((back_Color_High<<8)|back_Color_Low);
    1fca:	465b      	mov	r3, fp
    1fcc:	8818      	ldrh	r0, [r3, #0]
    1fce:	0200      	lsls	r0, r0, #8
    1fd0:	4653      	mov	r3, sl
    1fd2:	881b      	ldrh	r3, [r3, #0]
    1fd4:	4318      	orrs	r0, r3
    1fd6:	b280      	uxth	r0, r0
    1fd8:	47c8      	blx	r9
    1fda:	e7f0      	b.n	1fbe <newLine+0x7e>
	for(uint16_t row = 0 ; row < 460 ; row++)
    1fdc:	9b00      	ldr	r3, [sp, #0]
    1fde:	3301      	adds	r3, #1
    1fe0:	b29b      	uxth	r3, r3
    1fe2:	001a      	movs	r2, r3
    1fe4:	9300      	str	r3, [sp, #0]
    1fe6:	23e6      	movs	r3, #230	; 0xe6
    1fe8:	005b      	lsls	r3, r3, #1
    1fea:	429a      	cmp	r2, r3
    1fec:	d031      	beq.n	2052 <STACK_SIZE+0x52>
		REG_PORT_OUTCLR1 = LCD_CS;
    1fee:	4643      	mov	r3, r8
    1ff0:	2280      	movs	r2, #128	; 0x80
    1ff2:	03d2      	lsls	r2, r2, #15
    1ff4:	601a      	str	r2, [r3, #0]
		setXY(0, row+20, 799, row+20);
    1ff6:	9900      	ldr	r1, [sp, #0]
    1ff8:	3114      	adds	r1, #20
    1ffa:	b289      	uxth	r1, r1
    1ffc:	000b      	movs	r3, r1
    1ffe:	4a22      	ldr	r2, [pc, #136]	; (2088 <STACK_SIZE+0x88>)
    2000:	2000      	movs	r0, #0
    2002:	4c22      	ldr	r4, [pc, #136]	; (208c <STACK_SIZE+0x8c>)
    2004:	47a0      	blx	r4
		LCD_Write_COM16(0x2E,0x00);
    2006:	2100      	movs	r1, #0
    2008:	202e      	movs	r0, #46	; 0x2e
    200a:	4b26      	ldr	r3, [pc, #152]	; (20a4 <STACK_SIZE+0xa4>)
    200c:	4798      	blx	r3
		REG_PORT_OUTSET1 = LCD_DC;
    200e:	2380      	movs	r3, #128	; 0x80
    2010:	041b      	lsls	r3, r3, #16
    2012:	603b      	str	r3, [r7, #0]
		REG_PORT_OUTCLR1 = LCD_RD;
    2014:	4643      	mov	r3, r8
    2016:	2280      	movs	r2, #128	; 0x80
    2018:	0252      	lsls	r2, r2, #9
    201a:	601a      	str	r2, [r3, #0]
		REG_PORT_OUTSET1 = LCD_RD;
    201c:	603a      	str	r2, [r7, #0]
		REG_PORT_DIRCLR1 = PORT_PB07;
    201e:	2280      	movs	r2, #128	; 0x80
    2020:	4b21      	ldr	r3, [pc, #132]	; (20a8 <STACK_SIZE+0xa8>)
    2022:	601a      	str	r2, [r3, #0]
		PORT->Group[1].PINCFG[7].bit.INEN = 1;
    2024:	4a21      	ldr	r2, [pc, #132]	; (20ac <STACK_SIZE+0xac>)
    2026:	23c7      	movs	r3, #199	; 0xc7
    2028:	5cd1      	ldrb	r1, [r2, r3]
    202a:	2002      	movs	r0, #2
    202c:	4301      	orrs	r1, r0
    202e:	54d1      	strb	r1, [r2, r3]
		PORT->Group[1].PINCFG[7].bit.PULLEN = 1;
    2030:	5cd1      	ldrb	r1, [r2, r3]
    2032:	2004      	movs	r0, #4
    2034:	4301      	orrs	r1, r0
    2036:	54d1      	strb	r1, [r2, r3]
    2038:	ad02      	add	r5, sp, #8
    203a:	abca      	add	r3, sp, #808	; 0x328
    203c:	469c      	mov	ip, r3
    203e:	9501      	str	r5, [sp, #4]
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    2040:	0010      	movs	r0, r2
    2042:	21a0      	movs	r1, #160	; 0xa0
    2044:	2280      	movs	r2, #128	; 0x80
				rowPixel[getpixel] = 0x00;
    2046:	2300      	movs	r3, #0
    2048:	469a      	mov	sl, r3
				rowPixel[getpixel] = 0xFF;
    204a:	33ff      	adds	r3, #255	; 0xff
    204c:	4699      	mov	r9, r3
    204e:	002c      	movs	r4, r5
    2050:	e78e      	b.n	1f70 <newLine+0x30>
		}
	}
	//finally, clear the last character line of the display
	fillRectBackColor(0, 460, 799, 480);
    2052:	3314      	adds	r3, #20
    2054:	4a0c      	ldr	r2, [pc, #48]	; (2088 <STACK_SIZE+0x88>)
    2056:	21e6      	movs	r1, #230	; 0xe6
    2058:	0049      	lsls	r1, r1, #1
    205a:	2000      	movs	r0, #0
    205c:	4c14      	ldr	r4, [pc, #80]	; (20b0 <STACK_SIZE+0xb0>)
    205e:	47a0      	blx	r4
}
    2060:	23cb      	movs	r3, #203	; 0xcb
    2062:	009b      	lsls	r3, r3, #2
    2064:	449d      	add	sp, r3
    2066:	bc3c      	pop	{r2, r3, r4, r5}
    2068:	4690      	mov	r8, r2
    206a:	4699      	mov	r9, r3
    206c:	46a2      	mov	sl, r4
    206e:	46ab      	mov	fp, r5
    2070:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2072:	46c0      	nop			; (mov r8, r8)
    2074:	fffffcd4 	.word	0xfffffcd4
    2078:	41004494 	.word	0x41004494
    207c:	41004498 	.word	0x41004498
    2080:	0000ffff 	.word	0x0000ffff
    2084:	41004488 	.word	0x41004488
    2088:	0000031f 	.word	0x0000031f
    208c:	00002971 	.word	0x00002971
    2090:	200003d2 	.word	0x200003d2
    2094:	200003cc 	.word	0x200003cc
    2098:	00002b51 	.word	0x00002b51
    209c:	200003ce 	.word	0x200003ce
    20a0:	200003d0 	.word	0x200003d0
    20a4:	00002bbd 	.word	0x00002bbd
    20a8:	41004484 	.word	0x41004484
    20ac:	41004400 	.word	0x41004400
    20b0:	00002a89 	.word	0x00002a89

000020b4 <writeString>:

void writeString(char str[])
{
    20b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    20b6:	46c6      	mov	lr, r8
    20b8:	b500      	push	{lr}
    20ba:	0005      	movs	r5, r0
	int length = strlen(str);
    20bc:	4b0c      	ldr	r3, [pc, #48]	; (20f0 <writeString+0x3c>)
    20be:	4798      	blx	r3
	for(int i = 0; i < length; i++)
    20c0:	2800      	cmp	r0, #0
    20c2:	dd11      	ble.n	20e8 <writeString+0x34>
    20c4:	002c      	movs	r4, r5
    20c6:	182d      	adds	r5, r5, r0
	{
		drawChar(str[i]);
    20c8:	4f0a      	ldr	r7, [pc, #40]	; (20f4 <writeString+0x40>)
		if(xCharPos <= 80)
    20ca:	4e0b      	ldr	r6, [pc, #44]	; (20f8 <writeString+0x44>)
		xCharPos++;
    20cc:	46b0      	mov	r8, r6
    20ce:	e002      	b.n	20d6 <writeString+0x22>
    20d0:	3401      	adds	r4, #1
	for(int i = 0; i < length; i++)
    20d2:	42ac      	cmp	r4, r5
    20d4:	d008      	beq.n	20e8 <writeString+0x34>
		drawChar(str[i]);
    20d6:	7820      	ldrb	r0, [r4, #0]
    20d8:	47b8      	blx	r7
		if(xCharPos <= 80)
    20da:	7833      	ldrb	r3, [r6, #0]
    20dc:	2b50      	cmp	r3, #80	; 0x50
    20de:	d8f7      	bhi.n	20d0 <writeString+0x1c>
		xCharPos++;
    20e0:	3301      	adds	r3, #1
    20e2:	4642      	mov	r2, r8
    20e4:	7013      	strb	r3, [r2, #0]
    20e6:	e7f3      	b.n	20d0 <writeString+0x1c>
	}
    20e8:	bc04      	pop	{r2}
    20ea:	4690      	mov	r8, r2
    20ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20ee:	46c0      	nop			; (mov r8, r8)
    20f0:	00003555 	.word	0x00003555
    20f4:	00001e6d 	.word	0x00001e6d
    20f8:	20000298 	.word	0x20000298

000020fc <scanCodesContains>:

bool scanCodesContains(int scanCode)
{
	for(int i = 0 ; i < 70 ; i++)
	{
		if(scanCodes[i] == scanCode)
    20fc:	4b09      	ldr	r3, [pc, #36]	; (2124 <scanCodesContains+0x28>)
    20fe:	681b      	ldr	r3, [r3, #0]
    2100:	4298      	cmp	r0, r3
    2102:	d00b      	beq.n	211c <scanCodesContains+0x20>
    2104:	4a07      	ldr	r2, [pc, #28]	; (2124 <scanCodesContains+0x28>)
    2106:	1d13      	adds	r3, r2, #4
    2108:	3219      	adds	r2, #25
    210a:	32ff      	adds	r2, #255	; 0xff
    210c:	6819      	ldr	r1, [r3, #0]
    210e:	4281      	cmp	r1, r0
    2110:	d006      	beq.n	2120 <scanCodesContains+0x24>
    2112:	3304      	adds	r3, #4
	for(int i = 0 ; i < 70 ; i++)
    2114:	4293      	cmp	r3, r2
    2116:	d1f9      	bne.n	210c <scanCodesContains+0x10>
		{
			return true;
		}
	}
	return false;
    2118:	2000      	movs	r0, #0
    211a:	e002      	b.n	2122 <scanCodesContains+0x26>
			return true;
    211c:	2001      	movs	r0, #1
    211e:	e000      	b.n	2122 <scanCodesContains+0x26>
    2120:	2001      	movs	r0, #1
}
    2122:	4770      	bx	lr
    2124:	2000003c 	.word	0x2000003c

00002128 <keyDown>:

bool keyDown(int scancode)
{
	for(int i = 0 ; i < 20 ; i++)
	{
		if(keyDownBuffer[i] == scancode)
    2128:	4b09      	ldr	r3, [pc, #36]	; (2150 <keyDown+0x28>)
    212a:	781b      	ldrb	r3, [r3, #0]
    212c:	4298      	cmp	r0, r3
    212e:	d00a      	beq.n	2146 <keyDown+0x1e>
    2130:	4907      	ldr	r1, [pc, #28]	; (2150 <keyDown+0x28>)
    2132:	1c4b      	adds	r3, r1, #1
    2134:	3114      	adds	r1, #20
    2136:	781a      	ldrb	r2, [r3, #0]
    2138:	4282      	cmp	r2, r0
    213a:	d006      	beq.n	214a <keyDown+0x22>
    213c:	3301      	adds	r3, #1
	for(int i = 0 ; i < 20 ; i++)
    213e:	428b      	cmp	r3, r1
    2140:	d1f9      	bne.n	2136 <keyDown+0xe>
		{
			return true;
		}	
	}
	return false;
    2142:	2000      	movs	r0, #0
}
    2144:	4770      	bx	lr
			return true;
    2146:	2001      	movs	r0, #1
    2148:	e7fc      	b.n	2144 <keyDown+0x1c>
    214a:	2001      	movs	r0, #1
    214c:	e7fa      	b.n	2144 <keyDown+0x1c>
    214e:	46c0      	nop			; (mov r8, r8)
    2150:	20000014 	.word	0x20000014

00002154 <removeFromKeyDown>:

void removeFromKeyDown(int scancode)
{
    2154:	b510      	push	{r4, lr}
    2156:	4b07      	ldr	r3, [pc, #28]	; (2174 <removeFromKeyDown+0x20>)
    2158:	0019      	movs	r1, r3
    215a:	3114      	adds	r1, #20
	for(int i = 0 ; i < 20 ; i++)
	{
		if(keyDownBuffer[i] == scancode)
		{
			keyDownBuffer[i] = 0xFF;
    215c:	24ff      	movs	r4, #255	; 0xff
    215e:	e002      	b.n	2166 <removeFromKeyDown+0x12>
    2160:	3301      	adds	r3, #1
	for(int i = 0 ; i < 20 ; i++)
    2162:	428b      	cmp	r3, r1
    2164:	d004      	beq.n	2170 <removeFromKeyDown+0x1c>
		if(keyDownBuffer[i] == scancode)
    2166:	781a      	ldrb	r2, [r3, #0]
    2168:	4282      	cmp	r2, r0
    216a:	d1f9      	bne.n	2160 <removeFromKeyDown+0xc>
			keyDownBuffer[i] = 0xFF;
    216c:	701c      	strb	r4, [r3, #0]
    216e:	e7f7      	b.n	2160 <removeFromKeyDown+0xc>
		}
	}
}
    2170:	bd10      	pop	{r4, pc}
    2172:	46c0      	nop			; (mov r8, r8)
    2174:	20000014 	.word	0x20000014

00002178 <readKeyboard>:
{
    2178:	b5f0      	push	{r4, r5, r6, r7, lr}
    217a:	46de      	mov	lr, fp
    217c:	4657      	mov	r7, sl
    217e:	464e      	mov	r6, r9
    2180:	4645      	mov	r5, r8
    2182:	b5e0      	push	{r5, r6, r7, lr}
    2184:	b083      	sub	sp, #12
    2186:	4e6d      	ldr	r6, [pc, #436]	; (233c <readKeyboard+0x1c4>)
    2188:	0031      	movs	r1, r6
    218a:	3119      	adds	r1, #25
    218c:	31ff      	adds	r1, #255	; 0xff
    218e:	0033      	movs	r3, r6
		scanCodes[i] = 0xFF;
    2190:	22ff      	movs	r2, #255	; 0xff
    2192:	c304      	stmia	r3!, {r2}
	for(i = 0 ; i < 70 ; i++)
    2194:	428b      	cmp	r3, r1
    2196:	d1fc      	bne.n	2192 <readKeyboard+0x1a>
	PORT->Group[0].WRCONFIG.bit.DRVSTR = 1;
    2198:	4a69      	ldr	r2, [pc, #420]	; (2340 <readKeyboard+0x1c8>)
    219a:	6a91      	ldr	r1, [r2, #40]	; 0x28
    219c:	2380      	movs	r3, #128	; 0x80
    219e:	03db      	lsls	r3, r3, #15
    21a0:	430b      	orrs	r3, r1
    21a2:	6293      	str	r3, [r2, #40]	; 0x28
    21a4:	4c67      	ldr	r4, [pc, #412]	; (2344 <readKeyboard+0x1cc>)
    21a6:	341c      	adds	r4, #28
    21a8:	4b66      	ldr	r3, [pc, #408]	; (2344 <readKeyboard+0x1cc>)
		REG_PORT_DIRSET0 = kb_col[i];
    21aa:	4867      	ldr	r0, [pc, #412]	; (2348 <readKeyboard+0x1d0>)
		REG_PORT_OUTCLR0 = kb_col[i];
    21ac:	4967      	ldr	r1, [pc, #412]	; (234c <readKeyboard+0x1d4>)
		REG_PORT_DIRSET0 = kb_col[i];
    21ae:	681a      	ldr	r2, [r3, #0]
    21b0:	6002      	str	r2, [r0, #0]
		REG_PORT_OUTCLR0 = kb_col[i];
    21b2:	cb04      	ldmia	r3!, {r2}
    21b4:	600a      	str	r2, [r1, #0]
	for (i = 0; i < NUM_COL; i++) {
    21b6:	42a3      	cmp	r3, r4
    21b8:	d1f9      	bne.n	21ae <readKeyboard+0x36>
    21ba:	2200      	movs	r2, #0
		REG_PORT_DIRCLR0 = kb_row[i];
    21bc:	4b64      	ldr	r3, [pc, #400]	; (2350 <readKeyboard+0x1d8>)
    21be:	469c      	mov	ip, r3
    21c0:	4f64      	ldr	r7, [pc, #400]	; (2354 <readKeyboard+0x1dc>)
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.PULLEN = 1;
    21c2:	4d65      	ldr	r5, [pc, #404]	; (2358 <readKeyboard+0x1e0>)
    21c4:	2404      	movs	r4, #4
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.INEN = 1;
    21c6:	2002      	movs	r0, #2
		REG_PORT_DIRCLR0 = kb_row[i];
    21c8:	4663      	mov	r3, ip
    21ca:	58d3      	ldr	r3, [r2, r3]
    21cc:	603b      	str	r3, [r7, #0]
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.PULLEN = 1;
    21ce:	5953      	ldr	r3, [r2, r5]
    21d0:	4962      	ldr	r1, [pc, #392]	; (235c <readKeyboard+0x1e4>)
    21d2:	4688      	mov	r8, r1
    21d4:	4443      	add	r3, r8
    21d6:	7819      	ldrb	r1, [r3, #0]
    21d8:	4321      	orrs	r1, r4
    21da:	7019      	strb	r1, [r3, #0]
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.INEN = 1;
    21dc:	7819      	ldrb	r1, [r3, #0]
    21de:	4301      	orrs	r1, r0
    21e0:	7019      	strb	r1, [r3, #0]
    21e2:	3204      	adds	r2, #4
	for (i = 0; i < NUM_ROW; i++) {
    21e4:	2a28      	cmp	r2, #40	; 0x28
    21e6:	d1ef      	bne.n	21c8 <readKeyboard+0x50>
    21e8:	4b56      	ldr	r3, [pc, #344]	; (2344 <readKeyboard+0x1cc>)
    21ea:	4699      	mov	r9, r3
    21ec:	2300      	movs	r3, #0
    21ee:	4698      	mov	r8, r3
    21f0:	2200      	movs	r2, #0
		REG_PORT_OUTSET0 = kb_col[i];
    21f2:	4b5b      	ldr	r3, [pc, #364]	; (2360 <readKeyboard+0x1e8>)
    21f4:	469b      	mov	fp, r3
			if((PORT->Group[0].IN.reg & kb_row[j]) != 0) {
    21f6:	4d52      	ldr	r5, [pc, #328]	; (2340 <readKeyboard+0x1c8>)
				scanCodes[scanCodeIndex] = (i * NUM_ROW) + j;
    21f8:	4b50      	ldr	r3, [pc, #320]	; (233c <readKeyboard+0x1c4>)
    21fa:	469c      	mov	ip, r3
		REG_PORT_OUTCLR0 = kb_col[i];
    21fc:	4b53      	ldr	r3, [pc, #332]	; (234c <readKeyboard+0x1d4>)
    21fe:	469a      	mov	sl, r3
    2200:	9601      	str	r6, [sp, #4]
    2202:	464e      	mov	r6, r9
    2204:	4647      	mov	r7, r8
    2206:	e015      	b.n	2234 <readKeyboard+0xbc>
    2208:	3304      	adds	r3, #4
    220a:	3101      	adds	r1, #1
		for (j = 0; j < NUM_ROW; j++) {	
    220c:	42a3      	cmp	r3, r4
    220e:	d008      	beq.n	2222 <readKeyboard+0xaa>
			if((PORT->Group[0].IN.reg & kb_row[j]) != 0) {
    2210:	6a28      	ldr	r0, [r5, #32]
    2212:	681e      	ldr	r6, [r3, #0]
    2214:	4206      	tst	r6, r0
    2216:	d0f7      	beq.n	2208 <readKeyboard+0x90>
				scanCodes[scanCodeIndex] = (i * NUM_ROW) + j;
    2218:	0090      	lsls	r0, r2, #2
    221a:	4666      	mov	r6, ip
    221c:	5181      	str	r1, [r0, r6]
				scanCodeIndex++;
    221e:	3201      	adds	r2, #1
    2220:	e7f2      	b.n	2208 <readKeyboard+0x90>
    2222:	9e00      	ldr	r6, [sp, #0]
		REG_PORT_OUTCLR0 = kb_col[i];
    2224:	4649      	mov	r1, r9
    2226:	6809      	ldr	r1, [r1, #0]
    2228:	4650      	mov	r0, sl
    222a:	6001      	str	r1, [r0, #0]
    222c:	3604      	adds	r6, #4
    222e:	370a      	adds	r7, #10
	for (i = 0; i < NUM_COL; i++) {
    2230:	2f46      	cmp	r7, #70	; 0x46
    2232:	d00a      	beq.n	224a <readKeyboard+0xd2>
    2234:	46b1      	mov	r9, r6
		REG_PORT_OUTSET0 = kb_col[i];
    2236:	465b      	mov	r3, fp
    2238:	6831      	ldr	r1, [r6, #0]
    223a:	6019      	str	r1, [r3, #0]
    223c:	4b44      	ldr	r3, [pc, #272]	; (2350 <readKeyboard+0x1d8>)
    223e:	4698      	mov	r8, r3
    2240:	001c      	movs	r4, r3
    2242:	3428      	adds	r4, #40	; 0x28
    2244:	0039      	movs	r1, r7
    2246:	9600      	str	r6, [sp, #0]
    2248:	e7e2      	b.n	2210 <readKeyboard+0x98>
    224a:	4647      	mov	r7, r8
    224c:	9e01      	ldr	r6, [sp, #4]
    224e:	4641      	mov	r1, r8
		REG_PORT_DIRSET0 = kb_row[i];
    2250:	4d3d      	ldr	r5, [pc, #244]	; (2348 <readKeyboard+0x1d0>)
		REG_PORT_OUTCLR0 = kb_row[i];
    2252:	4c3e      	ldr	r4, [pc, #248]	; (234c <readKeyboard+0x1d4>)
		REG_PORT_DIRSET0 = kb_row[i];
    2254:	6808      	ldr	r0, [r1, #0]
    2256:	6028      	str	r0, [r5, #0]
		REG_PORT_OUTCLR0 = kb_row[i];
    2258:	c901      	ldmia	r1!, {r0}
    225a:	6020      	str	r0, [r4, #0]
	for (i = 0; i < NUM_ROW; i++) {
    225c:	4299      	cmp	r1, r3
    225e:	d1f9      	bne.n	2254 <readKeyboard+0xdc>
    2260:	2100      	movs	r1, #0
		REG_PORT_DIRCLR0 = kb_col[i];
    2262:	4b38      	ldr	r3, [pc, #224]	; (2344 <readKeyboard+0x1cc>)
    2264:	4699      	mov	r9, r3
    2266:	4b3b      	ldr	r3, [pc, #236]	; (2354 <readKeyboard+0x1dc>)
    2268:	4698      	mov	r8, r3
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.PULLEN = 1;
    226a:	4b3e      	ldr	r3, [pc, #248]	; (2364 <readKeyboard+0x1ec>)
    226c:	469c      	mov	ip, r3
    226e:	2504      	movs	r5, #4
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.INEN = 1;
    2270:	2402      	movs	r4, #2
		REG_PORT_DIRCLR0 = kb_col[i];
    2272:	4643      	mov	r3, r8
    2274:	4648      	mov	r0, r9
    2276:	5808      	ldr	r0, [r1, r0]
    2278:	6018      	str	r0, [r3, #0]
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.PULLEN = 1;
    227a:	4663      	mov	r3, ip
    227c:	58cb      	ldr	r3, [r1, r3]
    227e:	4837      	ldr	r0, [pc, #220]	; (235c <readKeyboard+0x1e4>)
    2280:	4682      	mov	sl, r0
    2282:	4453      	add	r3, sl
    2284:	7818      	ldrb	r0, [r3, #0]
    2286:	4328      	orrs	r0, r5
    2288:	7018      	strb	r0, [r3, #0]
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.INEN = 1;
    228a:	7818      	ldrb	r0, [r3, #0]
    228c:	4320      	orrs	r0, r4
    228e:	7018      	strb	r0, [r3, #0]
    2290:	3104      	adds	r1, #4
	for (i = 0; i < NUM_COL; i++) {
    2292:	291c      	cmp	r1, #28
    2294:	d1ed      	bne.n	2272 <readKeyboard+0xfa>
    2296:	2300      	movs	r3, #0
    2298:	469c      	mov	ip, r3
		REG_PORT_OUTSET0 = kb_row[i];
    229a:	4b31      	ldr	r3, [pc, #196]	; (2360 <readKeyboard+0x1e8>)
    229c:	469b      	mov	fp, r3
			if((PORT->Group[0].IN.reg & kb_col[j]) != 0)
    229e:	4d28      	ldr	r5, [pc, #160]	; (2340 <readKeyboard+0x1c8>)
				scanCodes[scanCodeIndex] = (j * NUM_ROW) + i;
    22a0:	4b26      	ldr	r3, [pc, #152]	; (233c <readKeyboard+0x1c4>)
    22a2:	4698      	mov	r8, r3
		REG_PORT_OUTCLR0 = kb_row[i];
    22a4:	4b29      	ldr	r3, [pc, #164]	; (234c <readKeyboard+0x1d4>)
    22a6:	469a      	mov	sl, r3
    22a8:	46b1      	mov	r9, r6
    22aa:	003e      	movs	r6, r7
    22ac:	4667      	mov	r7, ip
    22ae:	e015      	b.n	22dc <readKeyboard+0x164>
    22b0:	3104      	adds	r1, #4
    22b2:	330a      	adds	r3, #10
		for (j = 0; j < NUM_COL; j++) {
    22b4:	42a3      	cmp	r3, r4
    22b6:	d008      	beq.n	22ca <readKeyboard+0x152>
			if((PORT->Group[0].IN.reg & kb_col[j]) != 0)
    22b8:	6a28      	ldr	r0, [r5, #32]
    22ba:	680e      	ldr	r6, [r1, #0]
    22bc:	4206      	tst	r6, r0
    22be:	d0f7      	beq.n	22b0 <readKeyboard+0x138>
				scanCodes[scanCodeIndex] = (j * NUM_ROW) + i;
    22c0:	0090      	lsls	r0, r2, #2
    22c2:	4646      	mov	r6, r8
    22c4:	5183      	str	r3, [r0, r6]
				scanCodeIndex++;
    22c6:	3201      	adds	r2, #1
    22c8:	e7f2      	b.n	22b0 <readKeyboard+0x138>
    22ca:	9e00      	ldr	r6, [sp, #0]
		REG_PORT_OUTCLR0 = kb_row[i];
    22cc:	4663      	mov	r3, ip
    22ce:	681b      	ldr	r3, [r3, #0]
    22d0:	4651      	mov	r1, sl
    22d2:	600b      	str	r3, [r1, #0]
	for (i = 0; i < NUM_ROW; i++) {
    22d4:	3701      	adds	r7, #1
    22d6:	3604      	adds	r6, #4
    22d8:	2f0a      	cmp	r7, #10
    22da:	d009      	beq.n	22f0 <readKeyboard+0x178>
    22dc:	46b4      	mov	ip, r6
		REG_PORT_OUTSET0 = kb_row[i];
    22de:	465b      	mov	r3, fp
    22e0:	6831      	ldr	r1, [r6, #0]
    22e2:	6019      	str	r1, [r3, #0]
    22e4:	003b      	movs	r3, r7
    22e6:	003c      	movs	r4, r7
    22e8:	3446      	adds	r4, #70	; 0x46
    22ea:	4916      	ldr	r1, [pc, #88]	; (2344 <readKeyboard+0x1cc>)
    22ec:	9600      	str	r6, [sp, #0]
    22ee:	e7e3      	b.n	22b8 <readKeyboard+0x140>
    22f0:	464e      	mov	r6, r9
	for(i = 0 ; i < scanCodeIndex ; i++)
    22f2:	2a00      	cmp	r2, #0
    22f4:	dd08      	ble.n	2308 <readKeyboard+0x190>
    22f6:	4b1c      	ldr	r3, [pc, #112]	; (2368 <readKeyboard+0x1f0>)
    22f8:	0092      	lsls	r2, r2, #2
    22fa:	4910      	ldr	r1, [pc, #64]	; (233c <readKeyboard+0x1c4>)
    22fc:	188a      	adds	r2, r1, r2
		scanCodeBuffer[i] = scanCodes[i];	
    22fe:	ce02      	ldmia	r6!, {r1}
    2300:	7019      	strb	r1, [r3, #0]
    2302:	3301      	adds	r3, #1
	for(i = 0 ; i < scanCodeIndex ; i++)
    2304:	42b2      	cmp	r2, r6
    2306:	d1fa      	bne.n	22fe <readKeyboard+0x186>
		REG_PORT_OUTSET0 = kb_row[i];
    2308:	2400      	movs	r4, #0
		if(keyDown(i) && !scanCodesContains(i))
    230a:	4d18      	ldr	r5, [pc, #96]	; (236c <readKeyboard+0x1f4>)
    230c:	4e18      	ldr	r6, [pc, #96]	; (2370 <readKeyboard+0x1f8>)
			removeFromKeyDown(i);
    230e:	4f19      	ldr	r7, [pc, #100]	; (2374 <readKeyboard+0x1fc>)
    2310:	e002      	b.n	2318 <readKeyboard+0x1a0>
	for(i = 0; i < 70; i++)
    2312:	3401      	adds	r4, #1
    2314:	2c46      	cmp	r4, #70	; 0x46
    2316:	d00a      	beq.n	232e <readKeyboard+0x1b6>
		if(keyDown(i) && !scanCodesContains(i))
    2318:	0020      	movs	r0, r4
    231a:	47a8      	blx	r5
    231c:	2800      	cmp	r0, #0
    231e:	d0f8      	beq.n	2312 <readKeyboard+0x19a>
    2320:	0020      	movs	r0, r4
    2322:	47b0      	blx	r6
    2324:	2800      	cmp	r0, #0
    2326:	d1f4      	bne.n	2312 <readKeyboard+0x19a>
			removeFromKeyDown(i);
    2328:	0020      	movs	r0, r4
    232a:	47b8      	blx	r7
    232c:	e7f1      	b.n	2312 <readKeyboard+0x19a>
}
    232e:	b003      	add	sp, #12
    2330:	bc3c      	pop	{r2, r3, r4, r5}
    2332:	4690      	mov	r8, r2
    2334:	4699      	mov	r9, r3
    2336:	46a2      	mov	sl, r4
    2338:	46ab      	mov	fp, r5
    233a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    233c:	2000003c 	.word	0x2000003c
    2340:	41004400 	.word	0x41004400
    2344:	0000636c 	.word	0x0000636c
    2348:	41004408 	.word	0x41004408
    234c:	41004414 	.word	0x41004414
    2350:	000063a4 	.word	0x000063a4
    2354:	41004404 	.word	0x41004404
    2358:	000063cc 	.word	0x000063cc
    235c:	41004440 	.word	0x41004440
    2360:	41004418 	.word	0x41004418
    2364:	00006388 	.word	0x00006388
    2368:	20000028 	.word	0x20000028
    236c:	00002129 	.word	0x00002129
    2370:	000020fd 	.word	0x000020fd
    2374:	00002155 	.word	0x00002155

00002378 <clearCursorBuffer>:

void clearCursorBuffer(void)
{
    2378:	4b04      	ldr	r3, [pc, #16]	; (238c <clearCursorBuffer+0x14>)
    237a:	0019      	movs	r1, r3
    237c:	31c8      	adds	r1, #200	; 0xc8
	for(uint16_t i = 0 ; i < 200 ; i++)
	{
		cursorBuffer[i] = 0x00;
    237e:	2200      	movs	r2, #0
    2380:	701a      	strb	r2, [r3, #0]
    2382:	3301      	adds	r3, #1
	for(uint16_t i = 0 ; i < 200 ; i++)
    2384:	428b      	cmp	r3, r1
    2386:	d1fb      	bne.n	2380 <clearCursorBuffer+0x8>
	}
}
    2388:	4770      	bx	lr
    238a:	46c0      	nop			; (mov r8, r8)
    238c:	20000304 	.word	0x20000304

00002390 <drawCursorBuffer>:

void drawCursorBuffer(void)
{
    2390:	b5f0      	push	{r4, r5, r6, r7, lr}
    2392:	46c6      	mov	lr, r8
    2394:	b500      	push	{lr}

	setXY(xCharPos*10,yCharPos*20,xCharPos*10+9,yCharPos*20+19);
    2396:	4b19      	ldr	r3, [pc, #100]	; (23fc <drawCursorBuffer+0x6c>)
    2398:	7818      	ldrb	r0, [r3, #0]
    239a:	0083      	lsls	r3, r0, #2
    239c:	18c0      	adds	r0, r0, r3
    239e:	0040      	lsls	r0, r0, #1
    23a0:	4b17      	ldr	r3, [pc, #92]	; (2400 <drawCursorBuffer+0x70>)
    23a2:	7819      	ldrb	r1, [r3, #0]
    23a4:	2314      	movs	r3, #20
    23a6:	4359      	muls	r1, r3
    23a8:	000b      	movs	r3, r1
    23aa:	3313      	adds	r3, #19
    23ac:	b29b      	uxth	r3, r3
    23ae:	0002      	movs	r2, r0
    23b0:	3209      	adds	r2, #9
    23b2:	b292      	uxth	r2, r2
    23b4:	4c13      	ldr	r4, [pc, #76]	; (2404 <drawCursorBuffer+0x74>)
    23b6:	47a0      	blx	r4
    23b8:	4c13      	ldr	r4, [pc, #76]	; (2408 <drawCursorBuffer+0x78>)
    23ba:	0025      	movs	r5, r4
    23bc:	35c8      	adds	r5, #200	; 0xc8
	for(uint16_t i = 0 ; i < 200 ; i++)
	{
		if((cursorBuffer[i] == 0xFF))
		setPixel((fore_Color_High<<8)|fore_Color_Low);
		else
		setPixel((back_Color_High<<8)|back_Color_Low);
    23be:	4b13      	ldr	r3, [pc, #76]	; (240c <drawCursorBuffer+0x7c>)
    23c0:	4698      	mov	r8, r3
    23c2:	4f13      	ldr	r7, [pc, #76]	; (2410 <drawCursorBuffer+0x80>)
    23c4:	4e13      	ldr	r6, [pc, #76]	; (2414 <drawCursorBuffer+0x84>)
    23c6:	e00b      	b.n	23e0 <drawCursorBuffer+0x50>
		setPixel((fore_Color_High<<8)|fore_Color_Low);
    23c8:	4b13      	ldr	r3, [pc, #76]	; (2418 <drawCursorBuffer+0x88>)
    23ca:	8818      	ldrh	r0, [r3, #0]
    23cc:	0200      	lsls	r0, r0, #8
    23ce:	4b13      	ldr	r3, [pc, #76]	; (241c <drawCursorBuffer+0x8c>)
    23d0:	881b      	ldrh	r3, [r3, #0]
    23d2:	4318      	orrs	r0, r3
    23d4:	b280      	uxth	r0, r0
    23d6:	4b0f      	ldr	r3, [pc, #60]	; (2414 <drawCursorBuffer+0x84>)
    23d8:	4798      	blx	r3
    23da:	3401      	adds	r4, #1
	for(uint16_t i = 0 ; i < 200 ; i++)
    23dc:	42ac      	cmp	r4, r5
    23de:	d00a      	beq.n	23f6 <drawCursorBuffer+0x66>
		if((cursorBuffer[i] == 0xFF))
    23e0:	7823      	ldrb	r3, [r4, #0]
    23e2:	2bff      	cmp	r3, #255	; 0xff
    23e4:	d0f0      	beq.n	23c8 <drawCursorBuffer+0x38>
		setPixel((back_Color_High<<8)|back_Color_Low);
    23e6:	4643      	mov	r3, r8
    23e8:	8818      	ldrh	r0, [r3, #0]
    23ea:	0200      	lsls	r0, r0, #8
    23ec:	883b      	ldrh	r3, [r7, #0]
    23ee:	4318      	orrs	r0, r3
    23f0:	b280      	uxth	r0, r0
    23f2:	47b0      	blx	r6
    23f4:	e7f1      	b.n	23da <drawCursorBuffer+0x4a>
	}
	

}
    23f6:	bc04      	pop	{r2}
    23f8:	4690      	mov	r8, r2
    23fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23fc:	20000298 	.word	0x20000298
    2400:	20000299 	.word	0x20000299
    2404:	00002971 	.word	0x00002971
    2408:	20000304 	.word	0x20000304
    240c:	200003d2 	.word	0x200003d2
    2410:	200003cc 	.word	0x200003cc
    2414:	00002b51 	.word	0x00002b51
    2418:	200003ce 	.word	0x200003ce
    241c:	200003d0 	.word	0x200003d0

00002420 <moveCursor>:
		}
	}	
}

void moveCursor(uint8_t x, uint8_t y)
{
    2420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2422:	46de      	mov	lr, fp
    2424:	4657      	mov	r7, sl
    2426:	464e      	mov	r6, r9
    2428:	4645      	mov	r5, r8
    242a:	b5e0      	push	{r5, r6, r7, lr}
    242c:	4683      	mov	fp, r0
    242e:	468a      	mov	sl, r1
	
	//All this function does is read the GRAM and move the cursor.
	
	
	//set PB07 to input
	REG_PORT_DIRCLR1 = PORT_PB07;
    2430:	2280      	movs	r2, #128	; 0x80
    2432:	4b2f      	ldr	r3, [pc, #188]	; (24f0 <moveCursor+0xd0>)
    2434:	601a      	str	r2, [r3, #0]
	PORT->Group[1].PINCFG[7].bit.INEN = 1;
    2436:	4a2f      	ldr	r2, [pc, #188]	; (24f4 <moveCursor+0xd4>)
    2438:	23c7      	movs	r3, #199	; 0xc7
    243a:	5cd1      	ldrb	r1, [r2, r3]
    243c:	2002      	movs	r0, #2
    243e:	4301      	orrs	r1, r0
    2440:	54d1      	strb	r1, [r2, r3]
	PORT->Group[1].PINCFG[7].bit.PULLEN = 1;
    2442:	5cd1      	ldrb	r1, [r2, r3]
    2444:	2004      	movs	r0, #4
    2446:	4301      	orrs	r1, r0
    2448:	54d1      	strb	r1, [r2, r3]
	
	
	//Per page 40 of datasheet (5.1.2.7, 16-bit
	//parallel interface for data ram read.
	REG_PORT_OUTCLR1 = LCD_CS;
    244a:	4c2b      	ldr	r4, [pc, #172]	; (24f8 <moveCursor+0xd8>)
    244c:	2380      	movs	r3, #128	; 0x80
    244e:	03db      	lsls	r3, r3, #15
    2450:	6023      	str	r3, [r4, #0]
	setXY(xCharPos*10,yCharPos*20,xCharPos*10+9,yCharPos*20+19);
    2452:	4b2a      	ldr	r3, [pc, #168]	; (24fc <moveCursor+0xdc>)
    2454:	7818      	ldrb	r0, [r3, #0]
    2456:	0083      	lsls	r3, r0, #2
    2458:	18c0      	adds	r0, r0, r3
    245a:	0040      	lsls	r0, r0, #1
    245c:	4b28      	ldr	r3, [pc, #160]	; (2500 <moveCursor+0xe0>)
    245e:	7819      	ldrb	r1, [r3, #0]
    2460:	2314      	movs	r3, #20
    2462:	4359      	muls	r1, r3
    2464:	000b      	movs	r3, r1
    2466:	3313      	adds	r3, #19
    2468:	b29b      	uxth	r3, r3
    246a:	0002      	movs	r2, r0
    246c:	3209      	adds	r2, #9
    246e:	b292      	uxth	r2, r2
    2470:	4d24      	ldr	r5, [pc, #144]	; (2504 <moveCursor+0xe4>)
    2472:	47a8      	blx	r5
	
	//Send'Memory read' command 0x2E00, no data bit
	LCD_Write_COM16(0x2E,0x00);
    2474:	2100      	movs	r1, #0
    2476:	202e      	movs	r0, #46	; 0x2e
    2478:	4b23      	ldr	r3, [pc, #140]	; (2508 <moveCursor+0xe8>)
    247a:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_DC;
    247c:	4b23      	ldr	r3, [pc, #140]	; (250c <moveCursor+0xec>)
    247e:	2280      	movs	r2, #128	; 0x80
    2480:	0412      	lsls	r2, r2, #16
    2482:	601a      	str	r2, [r3, #0]

	//needs dummy write, per data sheet, page 40
	REG_PORT_OUTCLR1 = LCD_RD;
    2484:	2280      	movs	r2, #128	; 0x80
    2486:	0252      	lsls	r2, r2, #9
    2488:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_RD;
    248a:	601a      	str	r2, [r3, #0]
    248c:	4b20      	ldr	r3, [pc, #128]	; (2510 <moveCursor+0xf0>)
    248e:	22c9      	movs	r2, #201	; 0xc9
    2490:	4691      	mov	r9, r2
    2492:	4499      	add	r9, r3
	
	for(uint8_t pixel = 0; pixel <= 200 ; pixel++)
	{
		REG_PORT_OUTCLR1 = LCD_RD;
    2494:	0020      	movs	r0, r4
    2496:	2280      	movs	r2, #128	; 0x80
    2498:	0252      	lsls	r2, r2, #9
		REG_PORT_OUTSET1 = LCD_RD;
    249a:	491c      	ldr	r1, [pc, #112]	; (250c <moveCursor+0xec>)

		//get the pin state, stuff into array
		
		//This can be expanded with else if for the MSBs
		//of all the colors; see datasheet page 40.
		if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    249c:	4c15      	ldr	r4, [pc, #84]	; (24f4 <moveCursor+0xd4>)
    249e:	46a0      	mov	r8, r4
    24a0:	24a0      	movs	r4, #160	; 0xa0
    24a2:	46a4      	mov	ip, r4
    24a4:	2580      	movs	r5, #128	; 0x80
		{
			cursorBuffer[pixel] = 0xFF;
		}
		else
		{
			cursorBuffer[pixel] = 0x00;
    24a6:	2700      	movs	r7, #0
    24a8:	e005      	b.n	24b6 <moveCursor+0x96>
    24aa:	701f      	strb	r7, [r3, #0]
		//dummy read, because pixel data broken up
		//per datasheet page 40. Everything after
		//the dummy write is BLUE pixels. Do we ever
		//need blue? IDK.
		
		REG_PORT_OUTCLR1 = LCD_RD;
    24ac:	6002      	str	r2, [r0, #0]
		REG_PORT_OUTSET1 = LCD_RD;
    24ae:	600a      	str	r2, [r1, #0]
    24b0:	3301      	adds	r3, #1
	for(uint8_t pixel = 0; pixel <= 200 ; pixel++)
    24b2:	454b      	cmp	r3, r9
    24b4:	d009      	beq.n	24ca <moveCursor+0xaa>
		REG_PORT_OUTCLR1 = LCD_RD;
    24b6:	6002      	str	r2, [r0, #0]
		REG_PORT_OUTSET1 = LCD_RD;
    24b8:	600a      	str	r2, [r1, #0]
		if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    24ba:	4644      	mov	r4, r8
    24bc:	4666      	mov	r6, ip
    24be:	59a4      	ldr	r4, [r4, r6]
    24c0:	4225      	tst	r5, r4
    24c2:	d0f2      	beq.n	24aa <moveCursor+0x8a>
			cursorBuffer[pixel] = 0xFF;
    24c4:	24ff      	movs	r4, #255	; 0xff
    24c6:	701c      	strb	r4, [r3, #0]
    24c8:	e7f0      	b.n	24ac <moveCursor+0x8c>
	}
	
	REG_PORT_OUTSET1 = LCD_DC;
    24ca:	2280      	movs	r2, #128	; 0x80
    24cc:	0412      	lsls	r2, r2, #16
    24ce:	4b0f      	ldr	r3, [pc, #60]	; (250c <moveCursor+0xec>)
    24d0:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = 0x0000FFFF;
    24d2:	4a10      	ldr	r2, [pc, #64]	; (2514 <moveCursor+0xf4>)
    24d4:	4b10      	ldr	r3, [pc, #64]	; (2518 <moveCursor+0xf8>)
    24d6:	601a      	str	r2, [r3, #0]
	
	//The cursor data is in the cursorBuffer, so now we move
	//xCharPos and yCharPos
	xCharPos = x;
    24d8:	4b08      	ldr	r3, [pc, #32]	; (24fc <moveCursor+0xdc>)
    24da:	465a      	mov	r2, fp
    24dc:	701a      	strb	r2, [r3, #0]
	yCharPos = y;
    24de:	4b08      	ldr	r3, [pc, #32]	; (2500 <moveCursor+0xe0>)
    24e0:	4652      	mov	r2, sl
    24e2:	701a      	strb	r2, [r3, #0]
	
}
    24e4:	bc3c      	pop	{r2, r3, r4, r5}
    24e6:	4690      	mov	r8, r2
    24e8:	4699      	mov	r9, r3
    24ea:	46a2      	mov	sl, r4
    24ec:	46ab      	mov	fp, r5
    24ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    24f0:	41004484 	.word	0x41004484
    24f4:	41004400 	.word	0x41004400
    24f8:	41004494 	.word	0x41004494
    24fc:	20000298 	.word	0x20000298
    2500:	20000299 	.word	0x20000299
    2504:	00002971 	.word	0x00002971
    2508:	00002bbd 	.word	0x00002bbd
    250c:	41004498 	.word	0x41004498
    2510:	20000304 	.word	0x20000304
    2514:	0000ffff 	.word	0x0000ffff
    2518:	41004488 	.word	0x41004488

0000251c <blinkCursor>:

void blinkCursor(void)
{
    251c:	b5f0      	push	{r4, r5, r6, r7, lr}
    251e:	46c6      	mov	lr, r8
    2520:	b500      	push	{lr}
	if(cursorBlinkState)
    2522:	4b39      	ldr	r3, [pc, #228]	; (2608 <blinkCursor+0xec>)
    2524:	781b      	ldrb	r3, [r3, #0]
    2526:	2b00      	cmp	r3, #0
    2528:	d037      	beq.n	259a <blinkCursor+0x7e>
	{

		//Draw the *inverse* of cursorBuffer
		setXY(xCharPos*10,yCharPos*20,xCharPos*10+9,yCharPos*20+19);
    252a:	4b38      	ldr	r3, [pc, #224]	; (260c <blinkCursor+0xf0>)
    252c:	7818      	ldrb	r0, [r3, #0]
    252e:	0083      	lsls	r3, r0, #2
    2530:	18c0      	adds	r0, r0, r3
    2532:	0040      	lsls	r0, r0, #1
    2534:	4b36      	ldr	r3, [pc, #216]	; (2610 <blinkCursor+0xf4>)
    2536:	7819      	ldrb	r1, [r3, #0]
    2538:	2314      	movs	r3, #20
    253a:	4359      	muls	r1, r3
    253c:	000b      	movs	r3, r1
    253e:	3313      	adds	r3, #19
    2540:	b29b      	uxth	r3, r3
    2542:	0002      	movs	r2, r0
    2544:	3209      	adds	r2, #9
    2546:	b292      	uxth	r2, r2
    2548:	4c32      	ldr	r4, [pc, #200]	; (2614 <blinkCursor+0xf8>)
    254a:	47a0      	blx	r4
    254c:	4c32      	ldr	r4, [pc, #200]	; (2618 <blinkCursor+0xfc>)
    254e:	0025      	movs	r5, r4
    2550:	35c8      	adds	r5, #200	; 0xc8
		for(uint16_t i = 0 ; i < 200 ; i++)
		{
			if((cursorBuffer[i] != 0xFF))
			setPixel((fore_Color_High<<8)|fore_Color_Low);
			else
			setPixel((back_Color_High<<8)|back_Color_Low);
    2552:	4b32      	ldr	r3, [pc, #200]	; (261c <blinkCursor+0x100>)
    2554:	4698      	mov	r8, r3
    2556:	4f32      	ldr	r7, [pc, #200]	; (2620 <blinkCursor+0x104>)
    2558:	4e32      	ldr	r6, [pc, #200]	; (2624 <blinkCursor+0x108>)
    255a:	e009      	b.n	2570 <blinkCursor+0x54>
    255c:	4643      	mov	r3, r8
    255e:	8818      	ldrh	r0, [r3, #0]
    2560:	0200      	lsls	r0, r0, #8
    2562:	883b      	ldrh	r3, [r7, #0]
    2564:	4318      	orrs	r0, r3
    2566:	b280      	uxth	r0, r0
    2568:	47b0      	blx	r6
    256a:	3401      	adds	r4, #1
		for(uint16_t i = 0 ; i < 200 ; i++)
    256c:	42a5      	cmp	r5, r4
    256e:	d00c      	beq.n	258a <blinkCursor+0x6e>
			if((cursorBuffer[i] != 0xFF))
    2570:	7823      	ldrb	r3, [r4, #0]
    2572:	2bff      	cmp	r3, #255	; 0xff
    2574:	d0f2      	beq.n	255c <blinkCursor+0x40>
			setPixel((fore_Color_High<<8)|fore_Color_Low);
    2576:	4b2c      	ldr	r3, [pc, #176]	; (2628 <blinkCursor+0x10c>)
    2578:	8818      	ldrh	r0, [r3, #0]
    257a:	0200      	lsls	r0, r0, #8
    257c:	4b2b      	ldr	r3, [pc, #172]	; (262c <blinkCursor+0x110>)
    257e:	881b      	ldrh	r3, [r3, #0]
    2580:	4318      	orrs	r0, r3
    2582:	b280      	uxth	r0, r0
    2584:	4b27      	ldr	r3, [pc, #156]	; (2624 <blinkCursor+0x108>)
    2586:	4798      	blx	r3
    2588:	e7ef      	b.n	256a <blinkCursor+0x4e>
		}
		
		//finally set cursorBlinkState to false
		cursorBlinkState = !cursorBlinkState;
    258a:	4a1f      	ldr	r2, [pc, #124]	; (2608 <blinkCursor+0xec>)
    258c:	7813      	ldrb	r3, [r2, #0]
    258e:	2101      	movs	r1, #1
    2590:	404b      	eors	r3, r1
    2592:	7013      	strb	r3, [r2, #0]
			setPixel((back_Color_High<<8)|back_Color_Low);
		}
		//set cursorBlinkState to true
		cursorBlinkState = !cursorBlinkState;
	}
}
    2594:	bc04      	pop	{r2}
    2596:	4690      	mov	r8, r2
    2598:	bdf0      	pop	{r4, r5, r6, r7, pc}
		setXY(xCharPos*10,yCharPos*20,xCharPos*10+9,yCharPos*20+19);
    259a:	4b1c      	ldr	r3, [pc, #112]	; (260c <blinkCursor+0xf0>)
    259c:	7818      	ldrb	r0, [r3, #0]
    259e:	0083      	lsls	r3, r0, #2
    25a0:	18c0      	adds	r0, r0, r3
    25a2:	0040      	lsls	r0, r0, #1
    25a4:	4b1a      	ldr	r3, [pc, #104]	; (2610 <blinkCursor+0xf4>)
    25a6:	7819      	ldrb	r1, [r3, #0]
    25a8:	2314      	movs	r3, #20
    25aa:	4359      	muls	r1, r3
    25ac:	000b      	movs	r3, r1
    25ae:	3313      	adds	r3, #19
    25b0:	b29b      	uxth	r3, r3
    25b2:	0002      	movs	r2, r0
    25b4:	3209      	adds	r2, #9
    25b6:	b292      	uxth	r2, r2
    25b8:	4c16      	ldr	r4, [pc, #88]	; (2614 <blinkCursor+0xf8>)
    25ba:	47a0      	blx	r4
    25bc:	4c16      	ldr	r4, [pc, #88]	; (2618 <blinkCursor+0xfc>)
    25be:	0025      	movs	r5, r4
    25c0:	35c8      	adds	r5, #200	; 0xc8
			setPixel((back_Color_High<<8)|back_Color_Low);
    25c2:	4b16      	ldr	r3, [pc, #88]	; (261c <blinkCursor+0x100>)
    25c4:	4698      	mov	r8, r3
    25c6:	4f16      	ldr	r7, [pc, #88]	; (2620 <blinkCursor+0x104>)
    25c8:	4e16      	ldr	r6, [pc, #88]	; (2624 <blinkCursor+0x108>)
    25ca:	e00b      	b.n	25e4 <blinkCursor+0xc8>
			setPixel((fore_Color_High<<8)|fore_Color_Low);
    25cc:	4b16      	ldr	r3, [pc, #88]	; (2628 <blinkCursor+0x10c>)
    25ce:	8818      	ldrh	r0, [r3, #0]
    25d0:	0200      	lsls	r0, r0, #8
    25d2:	4b16      	ldr	r3, [pc, #88]	; (262c <blinkCursor+0x110>)
    25d4:	881b      	ldrh	r3, [r3, #0]
    25d6:	4318      	orrs	r0, r3
    25d8:	b280      	uxth	r0, r0
    25da:	4b12      	ldr	r3, [pc, #72]	; (2624 <blinkCursor+0x108>)
    25dc:	4798      	blx	r3
    25de:	3401      	adds	r4, #1
		for(uint16_t i = 0 ; i < 200 ; i++)
    25e0:	42ac      	cmp	r4, r5
    25e2:	d00a      	beq.n	25fa <blinkCursor+0xde>
			if((cursorBuffer[i] == 0xFF))
    25e4:	7823      	ldrb	r3, [r4, #0]
    25e6:	2bff      	cmp	r3, #255	; 0xff
    25e8:	d0f0      	beq.n	25cc <blinkCursor+0xb0>
			setPixel((back_Color_High<<8)|back_Color_Low);
    25ea:	4643      	mov	r3, r8
    25ec:	8818      	ldrh	r0, [r3, #0]
    25ee:	0200      	lsls	r0, r0, #8
    25f0:	883b      	ldrh	r3, [r7, #0]
    25f2:	4318      	orrs	r0, r3
    25f4:	b280      	uxth	r0, r0
    25f6:	47b0      	blx	r6
    25f8:	e7f1      	b.n	25de <blinkCursor+0xc2>
		cursorBlinkState = !cursorBlinkState;
    25fa:	4a03      	ldr	r2, [pc, #12]	; (2608 <blinkCursor+0xec>)
    25fc:	7813      	ldrb	r3, [r2, #0]
    25fe:	2101      	movs	r1, #1
    2600:	404b      	eors	r3, r1
    2602:	7013      	strb	r3, [r2, #0]
}
    2604:	e7c6      	b.n	2594 <blinkCursor+0x78>
    2606:	46c0      	nop			; (mov r8, r8)
    2608:	20000010 	.word	0x20000010
    260c:	20000298 	.word	0x20000298
    2610:	20000299 	.word	0x20000299
    2614:	00002971 	.word	0x00002971
    2618:	20000304 	.word	0x20000304
    261c:	200003d2 	.word	0x200003d2
    2620:	200003cc 	.word	0x200003cc
    2624:	00002b51 	.word	0x00002b51
    2628:	200003ce 	.word	0x200003ce
    262c:	200003d0 	.word	0x200003d0

00002630 <printKeyboardBuffer>:
{
    2630:	b5f0      	push	{r4, r5, r6, r7, lr}
    2632:	46de      	mov	lr, fp
    2634:	4657      	mov	r7, sl
    2636:	464e      	mov	r6, r9
    2638:	4645      	mov	r5, r8
    263a:	b5e0      	push	{r5, r6, r7, lr}
    263c:	b0a7      	sub	sp, #156	; 0x9c
	char noCase[] =	  {0xFF,0xFF,0xFF,0xFF,0xFF,	//Col0, Row0-4
    263e:	4c8d      	ldr	r4, [pc, #564]	; (2874 <printKeyboardBuffer+0x244>)
    2640:	2246      	movs	r2, #70	; 0x46
    2642:	0021      	movs	r1, r4
    2644:	a814      	add	r0, sp, #80	; 0x50
    2646:	4d8c      	ldr	r5, [pc, #560]	; (2878 <printKeyboardBuffer+0x248>)
    2648:	47a8      	blx	r5
	char shiftCase[] = {0xFF,0xFF,0xFF,0xFF,0xFF,	//Col0, Row0-4
    264a:	0021      	movs	r1, r4
    264c:	3148      	adds	r1, #72	; 0x48
    264e:	2246      	movs	r2, #70	; 0x46
    2650:	a802      	add	r0, sp, #8
    2652:	47a8      	blx	r5
    2654:	4e89      	ldr	r6, [pc, #548]	; (287c <printKeyboardBuffer+0x24c>)
    2656:	0031      	movs	r1, r6
    2658:	3114      	adds	r1, #20
    265a:	0034      	movs	r4, r6
	bool shifted = false;
    265c:	2300      	movs	r3, #0
    265e:	9301      	str	r3, [sp, #4]
    2660:	e002      	b.n	2668 <printKeyboardBuffer+0x38>
    2662:	3401      	adds	r4, #1
	for(int i=0; i<20; i++)
    2664:	428c      	cmp	r4, r1
    2666:	d00b      	beq.n	2680 <printKeyboardBuffer+0x50>
		if((scanCodeBuffer[i] == 13) | (scanCodeBuffer[i] == 49))
    2668:	7823      	ldrb	r3, [r4, #0]
    266a:	001a      	movs	r2, r3
    266c:	3a0d      	subs	r2, #13
    266e:	4250      	negs	r0, r2
    2670:	4142      	adcs	r2, r0
    2672:	3b31      	subs	r3, #49	; 0x31
    2674:	4258      	negs	r0, r3
    2676:	4143      	adcs	r3, r0
    2678:	4313      	orrs	r3, r2
    267a:	d0f2      	beq.n	2662 <printKeyboardBuffer+0x32>
			shifted = true;
    267c:	9301      	str	r3, [sp, #4]
    267e:	e7f0      	b.n	2662 <printKeyboardBuffer+0x32>
    2680:	2500      	movs	r5, #0
		if(!keyDown(scanCodeBuffer[i]))
    2682:	4b7e      	ldr	r3, [pc, #504]	; (287c <printKeyboardBuffer+0x24c>)
    2684:	4699      	mov	r9, r3
			keyDownBuffer[i] = scanCodeBuffer[i];
    2686:	4b7e      	ldr	r3, [pc, #504]	; (2880 <printKeyboardBuffer+0x250>)
    2688:	469a      	mov	sl, r3
    268a:	e007      	b.n	269c <printKeyboardBuffer+0x6c>
				if(xCharPos > 0)  ///I think I need to decouple the reading the next cursor
    268c:	4b7d      	ldr	r3, [pc, #500]	; (2884 <printKeyboardBuffer+0x254>)
    268e:	781b      	ldrb	r3, [r3, #0]
    2690:	2b00      	cmp	r3, #0
    2692:	d134      	bne.n	26fe <printKeyboardBuffer+0xce>
	for(int i=0; i<20; i++)
    2694:	3501      	adds	r5, #1
    2696:	2d14      	cmp	r5, #20
    2698:	d100      	bne.n	269c <printKeyboardBuffer+0x6c>
    269a:	e0df      	b.n	285c <printKeyboardBuffer+0x22c>
		if(!keyDown(scanCodeBuffer[i]))
    269c:	464b      	mov	r3, r9
    269e:	5cef      	ldrb	r7, [r5, r3]
    26a0:	0038      	movs	r0, r7
    26a2:	4b79      	ldr	r3, [pc, #484]	; (2888 <printKeyboardBuffer+0x258>)
    26a4:	4798      	blx	r3
    26a6:	2800      	cmp	r0, #0
    26a8:	d1f4      	bne.n	2694 <printKeyboardBuffer+0x64>
			keyDownBuffer[i] = scanCodeBuffer[i];
    26aa:	4653      	mov	r3, sl
    26ac:	555f      	strb	r7, [r3, r5]
			if(scanCodeBuffer[i] == 0xFF)
    26ae:	2fff      	cmp	r7, #255	; 0xff
    26b0:	d0f0      	beq.n	2694 <printKeyboardBuffer+0x64>
			else if(scanCodeBuffer[i] == 35) //left
    26b2:	2f23      	cmp	r7, #35	; 0x23
    26b4:	d0ea      	beq.n	268c <printKeyboardBuffer+0x5c>
			else if(scanCodeBuffer[i] == 45)	//down
    26b6:	2f2d      	cmp	r7, #45	; 0x2d
    26b8:	d032      	beq.n	2720 <printKeyboardBuffer+0xf0>
			else if(scanCodeBuffer[i] == 55)	//up
    26ba:	2f37      	cmp	r7, #55	; 0x37
    26bc:	d045      	beq.n	274a <printKeyboardBuffer+0x11a>
			else if(scanCodeBuffer[i] == 65)	//right
    26be:	2f41      	cmp	r7, #65	; 0x41
    26c0:	d058      	beq.n	2774 <printKeyboardBuffer+0x144>
			else if((scanCodeBuffer[i] == 49) | (scanCodeBuffer[i] == 13))
    26c2:	2f31      	cmp	r7, #49	; 0x31
    26c4:	d0e6      	beq.n	2694 <printKeyboardBuffer+0x64>
    26c6:	2f0d      	cmp	r7, #13
    26c8:	d0e4      	beq.n	2694 <printKeyboardBuffer+0x64>
			else if(scanCodeBuffer[i] == 58) //Return
    26ca:	2f3a      	cmp	r7, #58	; 0x3a
    26cc:	d067      	beq.n	279e <printKeyboardBuffer+0x16e>
			else if(scanCodeBuffer[i] == 69) //Line
    26ce:	2f45      	cmp	r7, #69	; 0x45
    26d0:	d07b      	beq.n	27ca <printKeyboardBuffer+0x19a>
			else if(scanCodeBuffer[i] == 66) //Backspace
    26d2:	2f42      	cmp	r7, #66	; 0x42
    26d4:	d100      	bne.n	26d8 <printKeyboardBuffer+0xa8>
    26d6:	e083      	b.n	27e0 <printKeyboardBuffer+0x1b0>
				if(shifted)
    26d8:	9b01      	ldr	r3, [sp, #4]
    26da:	2b00      	cmp	r3, #0
    26dc:	d100      	bne.n	26e0 <printKeyboardBuffer+0xb0>
    26de:	e09f      	b.n	2820 <printKeyboardBuffer+0x1f0>
					drawChar(shiftCase[scanCodeBuffer[i]]);
    26e0:	ab02      	add	r3, sp, #8
    26e2:	5dd8      	ldrb	r0, [r3, r7]
    26e4:	4b69      	ldr	r3, [pc, #420]	; (288c <printKeyboardBuffer+0x25c>)
    26e6:	4798      	blx	r3
					if(xCharPos < 79)
    26e8:	4b66      	ldr	r3, [pc, #408]	; (2884 <printKeyboardBuffer+0x254>)
    26ea:	7818      	ldrb	r0, [r3, #0]
    26ec:	284e      	cmp	r0, #78	; 0x4e
    26ee:	d800      	bhi.n	26f2 <printKeyboardBuffer+0xc2>
    26f0:	e089      	b.n	2806 <printKeyboardBuffer+0x1d6>
					cursorBlinkState = true;
    26f2:	2201      	movs	r2, #1
    26f4:	4b66      	ldr	r3, [pc, #408]	; (2890 <printKeyboardBuffer+0x260>)
    26f6:	701a      	strb	r2, [r3, #0]
					blinkCursor();
    26f8:	4b66      	ldr	r3, [pc, #408]	; (2894 <printKeyboardBuffer+0x264>)
    26fa:	4798      	blx	r3
    26fc:	e7ca      	b.n	2694 <printKeyboardBuffer+0x64>
					drawCursorBuffer();
    26fe:	4f66      	ldr	r7, [pc, #408]	; (2898 <printKeyboardBuffer+0x268>)
    2700:	47b8      	blx	r7
					moveCursor(xCharPos-1,yCharPos);
    2702:	4b66      	ldr	r3, [pc, #408]	; (289c <printKeyboardBuffer+0x26c>)
    2704:	7819      	ldrb	r1, [r3, #0]
    2706:	4b5f      	ldr	r3, [pc, #380]	; (2884 <printKeyboardBuffer+0x254>)
    2708:	7818      	ldrb	r0, [r3, #0]
    270a:	3801      	subs	r0, #1
    270c:	b2c0      	uxtb	r0, r0
    270e:	4b64      	ldr	r3, [pc, #400]	; (28a0 <printKeyboardBuffer+0x270>)
    2710:	4798      	blx	r3
					drawCursorBuffer();
    2712:	47b8      	blx	r7
					cursorBlinkState = true;
    2714:	2201      	movs	r2, #1
    2716:	4b5e      	ldr	r3, [pc, #376]	; (2890 <printKeyboardBuffer+0x260>)
    2718:	701a      	strb	r2, [r3, #0]
					blinkCursor();
    271a:	4b5e      	ldr	r3, [pc, #376]	; (2894 <printKeyboardBuffer+0x264>)
    271c:	4798      	blx	r3
    271e:	e7b9      	b.n	2694 <printKeyboardBuffer+0x64>
				if(yCharPos < 24)
    2720:	4b5e      	ldr	r3, [pc, #376]	; (289c <printKeyboardBuffer+0x26c>)
    2722:	781b      	ldrb	r3, [r3, #0]
    2724:	2b17      	cmp	r3, #23
    2726:	d8b5      	bhi.n	2694 <printKeyboardBuffer+0x64>
					drawCursorBuffer();
    2728:	4f5b      	ldr	r7, [pc, #364]	; (2898 <printKeyboardBuffer+0x268>)
    272a:	47b8      	blx	r7
					moveCursor(xCharPos,yCharPos+1);
    272c:	4b5b      	ldr	r3, [pc, #364]	; (289c <printKeyboardBuffer+0x26c>)
    272e:	7819      	ldrb	r1, [r3, #0]
    2730:	3101      	adds	r1, #1
    2732:	b2c9      	uxtb	r1, r1
    2734:	4b53      	ldr	r3, [pc, #332]	; (2884 <printKeyboardBuffer+0x254>)
    2736:	7818      	ldrb	r0, [r3, #0]
    2738:	4b59      	ldr	r3, [pc, #356]	; (28a0 <printKeyboardBuffer+0x270>)
    273a:	4798      	blx	r3
					drawCursorBuffer();
    273c:	47b8      	blx	r7
					cursorBlinkState = true;
    273e:	2201      	movs	r2, #1
    2740:	4b53      	ldr	r3, [pc, #332]	; (2890 <printKeyboardBuffer+0x260>)
    2742:	701a      	strb	r2, [r3, #0]
					blinkCursor();
    2744:	4b53      	ldr	r3, [pc, #332]	; (2894 <printKeyboardBuffer+0x264>)
    2746:	4798      	blx	r3
    2748:	e7a4      	b.n	2694 <printKeyboardBuffer+0x64>
				if(yCharPos > 0)
    274a:	4b54      	ldr	r3, [pc, #336]	; (289c <printKeyboardBuffer+0x26c>)
    274c:	781b      	ldrb	r3, [r3, #0]
    274e:	2b00      	cmp	r3, #0
    2750:	d0a0      	beq.n	2694 <printKeyboardBuffer+0x64>
					drawCursorBuffer();
    2752:	4f51      	ldr	r7, [pc, #324]	; (2898 <printKeyboardBuffer+0x268>)
    2754:	47b8      	blx	r7
					moveCursor(xCharPos,yCharPos-1);
    2756:	4b51      	ldr	r3, [pc, #324]	; (289c <printKeyboardBuffer+0x26c>)
    2758:	7819      	ldrb	r1, [r3, #0]
    275a:	3901      	subs	r1, #1
    275c:	b2c9      	uxtb	r1, r1
    275e:	4b49      	ldr	r3, [pc, #292]	; (2884 <printKeyboardBuffer+0x254>)
    2760:	7818      	ldrb	r0, [r3, #0]
    2762:	4b4f      	ldr	r3, [pc, #316]	; (28a0 <printKeyboardBuffer+0x270>)
    2764:	4798      	blx	r3
					drawCursorBuffer();
    2766:	47b8      	blx	r7
					cursorBlinkState = true;
    2768:	2201      	movs	r2, #1
    276a:	4b49      	ldr	r3, [pc, #292]	; (2890 <printKeyboardBuffer+0x260>)
    276c:	701a      	strb	r2, [r3, #0]
					blinkCursor();
    276e:	4b49      	ldr	r3, [pc, #292]	; (2894 <printKeyboardBuffer+0x264>)
    2770:	4798      	blx	r3
    2772:	e78f      	b.n	2694 <printKeyboardBuffer+0x64>
				if(xCharPos < 79)
    2774:	4b43      	ldr	r3, [pc, #268]	; (2884 <printKeyboardBuffer+0x254>)
    2776:	781b      	ldrb	r3, [r3, #0]
    2778:	2b4e      	cmp	r3, #78	; 0x4e
    277a:	d88b      	bhi.n	2694 <printKeyboardBuffer+0x64>
					drawCursorBuffer();
    277c:	4f46      	ldr	r7, [pc, #280]	; (2898 <printKeyboardBuffer+0x268>)
    277e:	47b8      	blx	r7
					moveCursor(xCharPos+1,yCharPos);
    2780:	4b46      	ldr	r3, [pc, #280]	; (289c <printKeyboardBuffer+0x26c>)
    2782:	7819      	ldrb	r1, [r3, #0]
    2784:	4b3f      	ldr	r3, [pc, #252]	; (2884 <printKeyboardBuffer+0x254>)
    2786:	7818      	ldrb	r0, [r3, #0]
    2788:	3001      	adds	r0, #1
    278a:	b2c0      	uxtb	r0, r0
    278c:	4b44      	ldr	r3, [pc, #272]	; (28a0 <printKeyboardBuffer+0x270>)
    278e:	4798      	blx	r3
					drawCursorBuffer();
    2790:	47b8      	blx	r7
					cursorBlinkState = true;
    2792:	2201      	movs	r2, #1
    2794:	4b3e      	ldr	r3, [pc, #248]	; (2890 <printKeyboardBuffer+0x260>)
    2796:	701a      	strb	r2, [r3, #0]
					blinkCursor();
    2798:	4b3e      	ldr	r3, [pc, #248]	; (2894 <printKeyboardBuffer+0x264>)
    279a:	4798      	blx	r3
    279c:	e77a      	b.n	2694 <printKeyboardBuffer+0x64>
				if(yCharPos == 23)
    279e:	4b3f      	ldr	r3, [pc, #252]	; (289c <printKeyboardBuffer+0x26c>)
    27a0:	781b      	ldrb	r3, [r3, #0]
    27a2:	2b17      	cmp	r3, #23
    27a4:	d009      	beq.n	27ba <printKeyboardBuffer+0x18a>
					drawCursorBuffer();
    27a6:	4b3c      	ldr	r3, [pc, #240]	; (2898 <printKeyboardBuffer+0x268>)
    27a8:	4798      	blx	r3
					yCharPos++;
    27aa:	4a3c      	ldr	r2, [pc, #240]	; (289c <printKeyboardBuffer+0x26c>)
    27ac:	7813      	ldrb	r3, [r2, #0]
    27ae:	3301      	adds	r3, #1
    27b0:	7013      	strb	r3, [r2, #0]
					xCharPos = 0;
    27b2:	2200      	movs	r2, #0
    27b4:	4b33      	ldr	r3, [pc, #204]	; (2884 <printKeyboardBuffer+0x254>)
    27b6:	701a      	strb	r2, [r3, #0]
    27b8:	e76c      	b.n	2694 <printKeyboardBuffer+0x64>
					drawCursorBuffer();
    27ba:	4b37      	ldr	r3, [pc, #220]	; (2898 <printKeyboardBuffer+0x268>)
    27bc:	4798      	blx	r3
					newLine();
    27be:	4b39      	ldr	r3, [pc, #228]	; (28a4 <printKeyboardBuffer+0x274>)
    27c0:	4798      	blx	r3
					xCharPos = 0;
    27c2:	2200      	movs	r2, #0
    27c4:	4b2f      	ldr	r3, [pc, #188]	; (2884 <printKeyboardBuffer+0x254>)
    27c6:	701a      	strb	r2, [r3, #0]
    27c8:	e764      	b.n	2694 <printKeyboardBuffer+0x64>
				if(yCharPos == 23)
    27ca:	4b34      	ldr	r3, [pc, #208]	; (289c <printKeyboardBuffer+0x26c>)
    27cc:	781b      	ldrb	r3, [r3, #0]
    27ce:	2b17      	cmp	r3, #23
    27d0:	d003      	beq.n	27da <printKeyboardBuffer+0x1aa>
					yCharPos++;
    27d2:	3301      	adds	r3, #1
    27d4:	4a31      	ldr	r2, [pc, #196]	; (289c <printKeyboardBuffer+0x26c>)
    27d6:	7013      	strb	r3, [r2, #0]
    27d8:	e75c      	b.n	2694 <printKeyboardBuffer+0x64>
					newLine();
    27da:	4b32      	ldr	r3, [pc, #200]	; (28a4 <printKeyboardBuffer+0x274>)
    27dc:	4798      	blx	r3
    27de:	e759      	b.n	2694 <printKeyboardBuffer+0x64>
				drawCursorBuffer();
    27e0:	4b2d      	ldr	r3, [pc, #180]	; (2898 <printKeyboardBuffer+0x268>)
    27e2:	4698      	mov	r8, r3
    27e4:	4798      	blx	r3
				xCharPos--;
    27e6:	4f27      	ldr	r7, [pc, #156]	; (2884 <printKeyboardBuffer+0x254>)
    27e8:	783b      	ldrb	r3, [r7, #0]
    27ea:	3b01      	subs	r3, #1
    27ec:	703b      	strb	r3, [r7, #0]
				drawChar(0x20);
    27ee:	2020      	movs	r0, #32
    27f0:	4b26      	ldr	r3, [pc, #152]	; (288c <printKeyboardBuffer+0x25c>)
    27f2:	4798      	blx	r3
				drawCursorBuffer();
    27f4:	47c0      	blx	r8
				clearCursorBuffer();
    27f6:	4b2c      	ldr	r3, [pc, #176]	; (28a8 <printKeyboardBuffer+0x278>)
    27f8:	4798      	blx	r3
				moveCursor(xCharPos,yCharPos);
    27fa:	4b28      	ldr	r3, [pc, #160]	; (289c <printKeyboardBuffer+0x26c>)
    27fc:	7819      	ldrb	r1, [r3, #0]
    27fe:	7838      	ldrb	r0, [r7, #0]
    2800:	4b27      	ldr	r3, [pc, #156]	; (28a0 <printKeyboardBuffer+0x270>)
    2802:	4798      	blx	r3
    2804:	e746      	b.n	2694 <printKeyboardBuffer+0x64>
						moveCursor(xCharPos++,yCharPos);
    2806:	001f      	movs	r7, r3
    2808:	1c43      	adds	r3, r0, #1
    280a:	703b      	strb	r3, [r7, #0]
    280c:	4b23      	ldr	r3, [pc, #140]	; (289c <printKeyboardBuffer+0x26c>)
    280e:	7819      	ldrb	r1, [r3, #0]
    2810:	4b23      	ldr	r3, [pc, #140]	; (28a0 <printKeyboardBuffer+0x270>)
    2812:	4798      	blx	r3
						xCharPos++;
    2814:	783b      	ldrb	r3, [r7, #0]
    2816:	3301      	adds	r3, #1
    2818:	703b      	strb	r3, [r7, #0]
						clearCursorBuffer();
    281a:	4b23      	ldr	r3, [pc, #140]	; (28a8 <printKeyboardBuffer+0x278>)
    281c:	4798      	blx	r3
    281e:	e768      	b.n	26f2 <printKeyboardBuffer+0xc2>
					drawChar(noCase[scanCodeBuffer[i]]);
    2820:	ab14      	add	r3, sp, #80	; 0x50
    2822:	5dd8      	ldrb	r0, [r3, r7]
    2824:	4b19      	ldr	r3, [pc, #100]	; (288c <printKeyboardBuffer+0x25c>)
    2826:	4798      	blx	r3
					if(xCharPos < 79)
    2828:	4b16      	ldr	r3, [pc, #88]	; (2884 <printKeyboardBuffer+0x254>)
    282a:	7818      	ldrb	r0, [r3, #0]
    282c:	284e      	cmp	r0, #78	; 0x4e
    282e:	d905      	bls.n	283c <printKeyboardBuffer+0x20c>
					cursorBlinkState = true;
    2830:	2201      	movs	r2, #1
    2832:	4b17      	ldr	r3, [pc, #92]	; (2890 <printKeyboardBuffer+0x260>)
    2834:	701a      	strb	r2, [r3, #0]
					blinkCursor();
    2836:	4b17      	ldr	r3, [pc, #92]	; (2894 <printKeyboardBuffer+0x264>)
    2838:	4798      	blx	r3
    283a:	e72b      	b.n	2694 <printKeyboardBuffer+0x64>
						moveCursor(xCharPos++,yCharPos);
    283c:	469b      	mov	fp, r3
    283e:	1c43      	adds	r3, r0, #1
    2840:	465a      	mov	r2, fp
    2842:	7013      	strb	r3, [r2, #0]
    2844:	4b15      	ldr	r3, [pc, #84]	; (289c <printKeyboardBuffer+0x26c>)
    2846:	7819      	ldrb	r1, [r3, #0]
    2848:	4b15      	ldr	r3, [pc, #84]	; (28a0 <printKeyboardBuffer+0x270>)
    284a:	4798      	blx	r3
						xCharPos++;
    284c:	465b      	mov	r3, fp
    284e:	781b      	ldrb	r3, [r3, #0]
    2850:	3301      	adds	r3, #1
    2852:	465a      	mov	r2, fp
    2854:	7013      	strb	r3, [r2, #0]
						clearCursorBuffer();
    2856:	4b14      	ldr	r3, [pc, #80]	; (28a8 <printKeyboardBuffer+0x278>)
    2858:	4798      	blx	r3
    285a:	e7e9      	b.n	2830 <printKeyboardBuffer+0x200>
		scanCodeBuffer[i] = 0xFF;
    285c:	23ff      	movs	r3, #255	; 0xff
    285e:	7033      	strb	r3, [r6, #0]
    2860:	3601      	adds	r6, #1
	for(int i = 0 ; i < 20 ; i++)
    2862:	42a6      	cmp	r6, r4
    2864:	d1fb      	bne.n	285e <printKeyboardBuffer+0x22e>
}
    2866:	b027      	add	sp, #156	; 0x9c
    2868:	bc3c      	pop	{r2, r3, r4, r5}
    286a:	4690      	mov	r8, r2
    286c:	4699      	mov	r9, r3
    286e:	46a2      	mov	sl, r4
    2870:	46ab      	mov	fp, r5
    2872:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2874:	000062dc 	.word	0x000062dc
    2878:	000032bd 	.word	0x000032bd
    287c:	20000028 	.word	0x20000028
    2880:	20000014 	.word	0x20000014
    2884:	20000298 	.word	0x20000298
    2888:	00002129 	.word	0x00002129
    288c:	00001e6d 	.word	0x00001e6d
    2890:	20000010 	.word	0x20000010
    2894:	0000251d 	.word	0x0000251d
    2898:	00002391 	.word	0x00002391
    289c:	20000299 	.word	0x20000299
    28a0:	00002421 	.word	0x00002421
    28a4:	00001f41 	.word	0x00001f41
    28a8:	00002379 	.word	0x00002379

000028ac <setColorRGB>:

uint16_t fore_Color_High, fore_Color_Low;
uint16_t back_Color_High, back_Color_Low;

void setColorRGB(uint8_t r, uint8_t g, uint8_t b)
{
    28ac:	b510      	push	{r4, lr}
	fore_Color_High = ((r&248)|g>>5);
    28ae:	094b      	lsrs	r3, r1, #5
    28b0:	2407      	movs	r4, #7
    28b2:	43a0      	bics	r0, r4
    28b4:	4318      	orrs	r0, r3
    28b6:	4b05      	ldr	r3, [pc, #20]	; (28cc <setColorRGB+0x20>)
    28b8:	8018      	strh	r0, [r3, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    28ba:	00c9      	lsls	r1, r1, #3
    28bc:	23e0      	movs	r3, #224	; 0xe0
    28be:	4019      	ands	r1, r3
    28c0:	08d2      	lsrs	r2, r2, #3
    28c2:	430a      	orrs	r2, r1
    28c4:	4b02      	ldr	r3, [pc, #8]	; (28d0 <setColorRGB+0x24>)
    28c6:	801a      	strh	r2, [r3, #0]
}
    28c8:	bd10      	pop	{r4, pc}
    28ca:	46c0      	nop			; (mov r8, r8)
    28cc:	200003ce 	.word	0x200003ce
    28d0:	200003d0 	.word	0x200003d0

000028d4 <setBackColorRGB>:
	fore_Color_Low = (color & 0xFF);
}

void setBackColorRGB(unsigned char r,
unsigned char g, unsigned char b)
{
    28d4:	b510      	push	{r4, lr}
	back_Color_High = ((r&248)|g>>5);
    28d6:	094b      	lsrs	r3, r1, #5
    28d8:	2407      	movs	r4, #7
    28da:	43a0      	bics	r0, r4
    28dc:	4318      	orrs	r0, r3
    28de:	4b05      	ldr	r3, [pc, #20]	; (28f4 <setBackColorRGB+0x20>)
    28e0:	8018      	strh	r0, [r3, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    28e2:	00c9      	lsls	r1, r1, #3
    28e4:	23e0      	movs	r3, #224	; 0xe0
    28e6:	4019      	ands	r1, r3
    28e8:	08d2      	lsrs	r2, r2, #3
    28ea:	430a      	orrs	r2, r1
    28ec:	4b02      	ldr	r3, [pc, #8]	; (28f8 <setBackColorRGB+0x24>)
    28ee:	801a      	strh	r2, [r3, #0]
}
    28f0:	bd10      	pop	{r4, pc}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	200003d2 	.word	0x200003d2
    28f8:	200003cc 	.word	0x200003cc

000028fc <LCD_Fast_Fill>:
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Fast_Fill(int ch, int cl, long pix)
{
    28fc:	b570      	push	{r4, r5, r6, lr}
	int blocks;
	
	
	REG_PORT_OUTCLR1 = 0x0000ffff;
    28fe:	4c19      	ldr	r4, [pc, #100]	; (2964 <LCD_Fast_Fill+0x68>)
    2900:	4b19      	ldr	r3, [pc, #100]	; (2968 <LCD_Fast_Fill+0x6c>)
    2902:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTSET1 = (ch << 8) | cl;
    2904:	0200      	lsls	r0, r0, #8
    2906:	4301      	orrs	r1, r0
    2908:	4b18      	ldr	r3, [pc, #96]	; (296c <LCD_Fast_Fill+0x70>)
    290a:	6019      	str	r1, [r3, #0]

	blocks = pix/16;
    290c:	17d3      	asrs	r3, r2, #31
    290e:	260f      	movs	r6, #15
    2910:	401e      	ands	r6, r3
    2912:	18b6      	adds	r6, r6, r2
    2914:	1136      	asrs	r6, r6, #4
	for (int i=0; i<blocks; i++)
    2916:	2500      	movs	r5, #0
    2918:	2e00      	cmp	r6, #0
    291a:	dd0c      	ble.n	2936 <LCD_Fast_Fill+0x3a>
	{
		for (int j=0; j<16; j++)
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    291c:	4c12      	ldr	r4, [pc, #72]	; (2968 <LCD_Fast_Fill+0x6c>)
    291e:	2180      	movs	r1, #128	; 0x80
    2920:	0289      	lsls	r1, r1, #10
			REG_PORT_OUTSET1 = LCD_WR;
    2922:	4812      	ldr	r0, [pc, #72]	; (296c <LCD_Fast_Fill+0x70>)
{
    2924:	2310      	movs	r3, #16
			REG_PORT_OUTCLR1 = LCD_WR;
    2926:	6021      	str	r1, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    2928:	6001      	str	r1, [r0, #0]
    292a:	3b01      	subs	r3, #1
		for (int j=0; j<16; j++)
    292c:	2b00      	cmp	r3, #0
    292e:	d1fa      	bne.n	2926 <LCD_Fast_Fill+0x2a>
	for (int i=0; i<blocks; i++)
    2930:	3501      	adds	r5, #1
    2932:	42ae      	cmp	r6, r5
    2934:	d1f6      	bne.n	2924 <LCD_Fast_Fill+0x28>
		}
	}
	
	if ((pix % 16) != 0)
    2936:	0713      	lsls	r3, r2, #28
    2938:	d013      	beq.n	2962 <LCD_Fast_Fill+0x66>
	for (int i=0; i<(pix % 16)+1; i++)
    293a:	17d3      	asrs	r3, r2, #31
    293c:	0f1b      	lsrs	r3, r3, #28
    293e:	18d2      	adds	r2, r2, r3
    2940:	210f      	movs	r1, #15
    2942:	4011      	ands	r1, r2
    2944:	1ac9      	subs	r1, r1, r3
    2946:	1c4b      	adds	r3, r1, #1
    2948:	2b00      	cmp	r3, #0
    294a:	dd0a      	ble.n	2962 <LCD_Fast_Fill+0x66>
    294c:	0019      	movs	r1, r3
    294e:	2300      	movs	r3, #0
	{
		REG_PORT_OUTCLR1 = LCD_WR;
    2950:	4c05      	ldr	r4, [pc, #20]	; (2968 <LCD_Fast_Fill+0x6c>)
    2952:	2280      	movs	r2, #128	; 0x80
    2954:	0292      	lsls	r2, r2, #10
		REG_PORT_OUTSET1 = LCD_WR;
    2956:	4805      	ldr	r0, [pc, #20]	; (296c <LCD_Fast_Fill+0x70>)
		REG_PORT_OUTCLR1 = LCD_WR;
    2958:	6022      	str	r2, [r4, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    295a:	6002      	str	r2, [r0, #0]
	for (int i=0; i<(pix % 16)+1; i++)
    295c:	3301      	adds	r3, #1
    295e:	4299      	cmp	r1, r3
    2960:	d1fa      	bne.n	2958 <LCD_Fast_Fill+0x5c>
	}
}
    2962:	bd70      	pop	{r4, r5, r6, pc}
    2964:	0000ffff 	.word	0x0000ffff
    2968:	41004494 	.word	0x41004494
    296c:	41004498 	.word	0x41004498

00002970 <setXY>:
{
	setXY(0,0,display_X_size,display_Y_size);
}

void setXY(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
    2970:	b5f0      	push	{r4, r5, r6, r7, lr}
    2972:	b083      	sub	sp, #12
    2974:	000e      	movs	r6, r1
    2976:	9300      	str	r3, [sp, #0]
	
	SwapUint16(x1, y1);
	SwapUint16(x2, y2);
	y1=display_Y_size-y1;
    2978:	4b1c      	ldr	r3, [pc, #112]	; (29ec <setXY+0x7c>)
    297a:	881d      	ldrh	r5, [r3, #0]
    297c:	1a28      	subs	r0, r5, r0
    297e:	b287      	uxth	r7, r0
	y2=display_Y_size-y2;
    2980:	1aad      	subs	r5, r5, r2
    2982:	b2ad      	uxth	r5, r5
	SwapUint16(y1, y2);
	
	
	LCD_Write_COM16(0x2a,0x00);
    2984:	2100      	movs	r1, #0
    2986:	202a      	movs	r0, #42	; 0x2a
    2988:	4c19      	ldr	r4, [pc, #100]	; (29f0 <setXY+0x80>)
    298a:	47a0      	blx	r4
	LCD_Write_DATA8(x1>>8);
    298c:	9601      	str	r6, [sp, #4]
    298e:	0a30      	lsrs	r0, r6, #8
    2990:	4e18      	ldr	r6, [pc, #96]	; (29f4 <setXY+0x84>)
    2992:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x01);
    2994:	2101      	movs	r1, #1
    2996:	202a      	movs	r0, #42	; 0x2a
    2998:	47a0      	blx	r4
	LCD_Write_DATA8(x1);
    299a:	466b      	mov	r3, sp
    299c:	7918      	ldrb	r0, [r3, #4]
    299e:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x02);
    29a0:	2102      	movs	r1, #2
    29a2:	202a      	movs	r0, #42	; 0x2a
    29a4:	47a0      	blx	r4
	LCD_Write_DATA8(x2>>8);
    29a6:	9b00      	ldr	r3, [sp, #0]
    29a8:	0a18      	lsrs	r0, r3, #8
    29aa:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x03);
    29ac:	2103      	movs	r1, #3
    29ae:	202a      	movs	r0, #42	; 0x2a
    29b0:	47a0      	blx	r4
	LCD_Write_DATA8(x2);
    29b2:	466b      	mov	r3, sp
    29b4:	7818      	ldrb	r0, [r3, #0]
    29b6:	47b0      	blx	r6

	LCD_Write_COM16(0x2b,0x00);
    29b8:	2100      	movs	r1, #0
    29ba:	202b      	movs	r0, #43	; 0x2b
    29bc:	47a0      	blx	r4
	LCD_Write_DATA8(y1>>8);
    29be:	0a28      	lsrs	r0, r5, #8
    29c0:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x01);
    29c2:	2101      	movs	r1, #1
    29c4:	202b      	movs	r0, #43	; 0x2b
    29c6:	47a0      	blx	r4
	LCD_Write_DATA8(y1);
    29c8:	b2e8      	uxtb	r0, r5
    29ca:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x02);
    29cc:	2102      	movs	r1, #2
    29ce:	202b      	movs	r0, #43	; 0x2b
    29d0:	47a0      	blx	r4
	LCD_Write_DATA8(y2>>8);
    29d2:	0a38      	lsrs	r0, r7, #8
    29d4:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x03);
    29d6:	2103      	movs	r1, #3
    29d8:	202b      	movs	r0, #43	; 0x2b
    29da:	47a0      	blx	r4
	LCD_Write_DATA8(y2);
    29dc:	b2f8      	uxtb	r0, r7
    29de:	47b0      	blx	r6

	LCD_Write_COM16(0x2c,0x00);
    29e0:	2100      	movs	r1, #0
    29e2:	202c      	movs	r0, #44	; 0x2c
    29e4:	47a0      	blx	r4
}
    29e6:	b003      	add	sp, #12
    29e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29ea:	46c0      	nop			; (mov r8, r8)
    29ec:	20000156 	.word	0x20000156
    29f0:	00002bbd 	.word	0x00002bbd
    29f4:	00002bed 	.word	0x00002bed

000029f8 <fillRect>:
{
    29f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    29fa:	46ce      	mov	lr, r9
    29fc:	4647      	mov	r7, r8
    29fe:	b580      	push	{r7, lr}
    2a00:	b083      	sub	sp, #12
    2a02:	4681      	mov	r9, r0
    2a04:	4688      	mov	r8, r1
    2a06:	0015      	movs	r5, r2
    2a08:	001c      	movs	r4, r3
	if (x1>x2)
    2a0a:	4290      	cmp	r0, r2
    2a0c:	dd02      	ble.n	2a14 <fillRect+0x1c>
    2a0e:	0403      	lsls	r3, r0, #16
	SwapUint16(x1, x2);
    2a10:	4691      	mov	r9, r2
    2a12:	0c1d      	lsrs	r5, r3, #16
	if (y1>y2)
    2a14:	45a0      	cmp	r8, r4
    2a16:	dd03      	ble.n	2a20 <fillRect+0x28>
    2a18:	4643      	mov	r3, r8
    2a1a:	041b      	lsls	r3, r3, #16
	SwapUint16(y1, y2);
    2a1c:	46a0      	mov	r8, r4
    2a1e:	0c1c      	lsrs	r4, r3, #16
	REG_PORT_OUTCLR1 = LCD_CS;
    2a20:	2780      	movs	r7, #128	; 0x80
    2a22:	03ff      	lsls	r7, r7, #15
    2a24:	4b12      	ldr	r3, [pc, #72]	; (2a70 <fillRect+0x78>)
    2a26:	601f      	str	r7, [r3, #0]
	setXY(x1, y1, x2, y2);
    2a28:	b2a3      	uxth	r3, r4
    2a2a:	b2aa      	uxth	r2, r5
    2a2c:	4641      	mov	r1, r8
    2a2e:	4668      	mov	r0, sp
    2a30:	80c1      	strh	r1, [r0, #6]
    2a32:	88c1      	ldrh	r1, [r0, #6]
    2a34:	4648      	mov	r0, r9
    2a36:	466e      	mov	r6, sp
    2a38:	80f0      	strh	r0, [r6, #6]
    2a3a:	88f0      	ldrh	r0, [r6, #6]
    2a3c:	4e0d      	ldr	r6, [pc, #52]	; (2a74 <fillRect+0x7c>)
    2a3e:	47b0      	blx	r6
	REG_PORT_OUTSET1 = LCD_DC;
    2a40:	4e0d      	ldr	r6, [pc, #52]	; (2a78 <fillRect+0x80>)
    2a42:	2380      	movs	r3, #128	; 0x80
    2a44:	041b      	lsls	r3, r3, #16
    2a46:	6033      	str	r3, [r6, #0]
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    2a48:	464b      	mov	r3, r9
    2a4a:	1aed      	subs	r5, r5, r3
    2a4c:	3501      	adds	r5, #1
    2a4e:	4643      	mov	r3, r8
    2a50:	1ae2      	subs	r2, r4, r3
    2a52:	3201      	adds	r2, #1
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low,
    2a54:	436a      	muls	r2, r5
    2a56:	4b09      	ldr	r3, [pc, #36]	; (2a7c <fillRect+0x84>)
    2a58:	8819      	ldrh	r1, [r3, #0]
    2a5a:	4b09      	ldr	r3, [pc, #36]	; (2a80 <fillRect+0x88>)
    2a5c:	8818      	ldrh	r0, [r3, #0]
    2a5e:	4b09      	ldr	r3, [pc, #36]	; (2a84 <fillRect+0x8c>)
    2a60:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    2a62:	6037      	str	r7, [r6, #0]
}
    2a64:	b003      	add	sp, #12
    2a66:	bc0c      	pop	{r2, r3}
    2a68:	4690      	mov	r8, r2
    2a6a:	4699      	mov	r9, r3
    2a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a6e:	46c0      	nop			; (mov r8, r8)
    2a70:	41004494 	.word	0x41004494
    2a74:	00002971 	.word	0x00002971
    2a78:	41004498 	.word	0x41004498
    2a7c:	200003d0 	.word	0x200003d0
    2a80:	200003ce 	.word	0x200003ce
    2a84:	000028fd 	.word	0x000028fd

00002a88 <fillRectBackColor>:
{
    2a88:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a8a:	46ce      	mov	lr, r9
    2a8c:	4647      	mov	r7, r8
    2a8e:	b580      	push	{r7, lr}
    2a90:	b083      	sub	sp, #12
    2a92:	4681      	mov	r9, r0
    2a94:	4688      	mov	r8, r1
    2a96:	0015      	movs	r5, r2
    2a98:	001c      	movs	r4, r3
	if (x1>x2)
    2a9a:	4290      	cmp	r0, r2
    2a9c:	dd02      	ble.n	2aa4 <fillRectBackColor+0x1c>
    2a9e:	0403      	lsls	r3, r0, #16
	SwapUint16(x1, x2);
    2aa0:	4691      	mov	r9, r2
    2aa2:	0c1d      	lsrs	r5, r3, #16
	if (y1>y2)
    2aa4:	45a0      	cmp	r8, r4
    2aa6:	dd03      	ble.n	2ab0 <fillRectBackColor+0x28>
    2aa8:	4643      	mov	r3, r8
    2aaa:	041b      	lsls	r3, r3, #16
	SwapUint16(y1, y2);
    2aac:	46a0      	mov	r8, r4
    2aae:	0c1c      	lsrs	r4, r3, #16
	REG_PORT_OUTCLR1 = LCD_CS;
    2ab0:	2780      	movs	r7, #128	; 0x80
    2ab2:	03ff      	lsls	r7, r7, #15
    2ab4:	4b12      	ldr	r3, [pc, #72]	; (2b00 <fillRectBackColor+0x78>)
    2ab6:	601f      	str	r7, [r3, #0]
	setXY(x1, y1, x2, y2);
    2ab8:	b2a3      	uxth	r3, r4
    2aba:	b2aa      	uxth	r2, r5
    2abc:	4641      	mov	r1, r8
    2abe:	4668      	mov	r0, sp
    2ac0:	80c1      	strh	r1, [r0, #6]
    2ac2:	88c1      	ldrh	r1, [r0, #6]
    2ac4:	4648      	mov	r0, r9
    2ac6:	466e      	mov	r6, sp
    2ac8:	80f0      	strh	r0, [r6, #6]
    2aca:	88f0      	ldrh	r0, [r6, #6]
    2acc:	4e0d      	ldr	r6, [pc, #52]	; (2b04 <fillRectBackColor+0x7c>)
    2ace:	47b0      	blx	r6
	REG_PORT_OUTSET1 = LCD_DC;
    2ad0:	4e0d      	ldr	r6, [pc, #52]	; (2b08 <fillRectBackColor+0x80>)
    2ad2:	2380      	movs	r3, #128	; 0x80
    2ad4:	041b      	lsls	r3, r3, #16
    2ad6:	6033      	str	r3, [r6, #0]
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    2ad8:	464b      	mov	r3, r9
    2ada:	1aed      	subs	r5, r5, r3
    2adc:	3501      	adds	r5, #1
    2ade:	4643      	mov	r3, r8
    2ae0:	1ae2      	subs	r2, r4, r3
    2ae2:	3201      	adds	r2, #1
	LCD_Fast_Fill(back_Color_High, back_Color_Low,
    2ae4:	436a      	muls	r2, r5
    2ae6:	4b09      	ldr	r3, [pc, #36]	; (2b0c <fillRectBackColor+0x84>)
    2ae8:	8819      	ldrh	r1, [r3, #0]
    2aea:	4b09      	ldr	r3, [pc, #36]	; (2b10 <fillRectBackColor+0x88>)
    2aec:	8818      	ldrh	r0, [r3, #0]
    2aee:	4b09      	ldr	r3, [pc, #36]	; (2b14 <fillRectBackColor+0x8c>)
    2af0:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    2af2:	6037      	str	r7, [r6, #0]
}
    2af4:	b003      	add	sp, #12
    2af6:	bc0c      	pop	{r2, r3}
    2af8:	4690      	mov	r8, r2
    2afa:	4699      	mov	r9, r3
    2afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2afe:	46c0      	nop			; (mov r8, r8)
    2b00:	41004494 	.word	0x41004494
    2b04:	00002971 	.word	0x00002971
    2b08:	41004498 	.word	0x41004498
    2b0c:	200003cc 	.word	0x200003cc
    2b10:	200003d2 	.word	0x200003d2
    2b14:	000028fd 	.word	0x000028fd

00002b18 <clrXY>:
{
    2b18:	b510      	push	{r4, lr}
	setXY(0,0,display_X_size,display_Y_size);
    2b1a:	4b04      	ldr	r3, [pc, #16]	; (2b2c <clrXY+0x14>)
    2b1c:	881b      	ldrh	r3, [r3, #0]
    2b1e:	4a04      	ldr	r2, [pc, #16]	; (2b30 <clrXY+0x18>)
    2b20:	8812      	ldrh	r2, [r2, #0]
    2b22:	2100      	movs	r1, #0
    2b24:	2000      	movs	r0, #0
    2b26:	4c03      	ldr	r4, [pc, #12]	; (2b34 <clrXY+0x1c>)
    2b28:	47a0      	blx	r4
}
    2b2a:	bd10      	pop	{r4, pc}
    2b2c:	20000156 	.word	0x20000156
    2b30:	20000154 	.word	0x20000154
    2b34:	00002971 	.word	0x00002971

00002b38 <clrScr>:
{
    2b38:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    2b3a:	2280      	movs	r2, #128	; 0x80
    2b3c:	03d2      	lsls	r2, r2, #15
    2b3e:	4b02      	ldr	r3, [pc, #8]	; (2b48 <clrScr+0x10>)
    2b40:	601a      	str	r2, [r3, #0]
	clrXY();
    2b42:	4b02      	ldr	r3, [pc, #8]	; (2b4c <clrScr+0x14>)
    2b44:	4798      	blx	r3
}
    2b46:	bd10      	pop	{r4, pc}
    2b48:	41004494 	.word	0x41004494
    2b4c:	00002b19 	.word	0x00002b19

00002b50 <setPixel>:

void setPixel(uint16_t color)
{
    2b50:	b510      	push	{r4, lr}
	//it sets it to a 16-bit color.
	LCD_Write_DATA16((color>>8),(color&0xFF));
    2b52:	b2c1      	uxtb	r1, r0
    2b54:	0a00      	lsrs	r0, r0, #8
    2b56:	4b01      	ldr	r3, [pc, #4]	; (2b5c <setPixel+0xc>)
    2b58:	4798      	blx	r3
}
    2b5a:	bd10      	pop	{r4, pc}
    2b5c:	00002bd5 	.word	0x00002bd5

00002b60 <clearScreen>:
	LCD_Write_DATA8(0x80);
	REG_PORT_OUTSET1 = LCD_CS;
}

void clearScreen(void)
{
    2b60:	b510      	push	{r4, lr}
	fore_Color_High = ((r&248)|g>>5);
    2b62:	2300      	movs	r3, #0
    2b64:	4a06      	ldr	r2, [pc, #24]	; (2b80 <clearScreen+0x20>)
    2b66:	8013      	strh	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    2b68:	4a06      	ldr	r2, [pc, #24]	; (2b84 <clearScreen+0x24>)
    2b6a:	8013      	strh	r3, [r2, #0]
	setColorRGB(0,0,0);
	fillRect(0,0,display_Y_size,display_X_size);
    2b6c:	4b06      	ldr	r3, [pc, #24]	; (2b88 <clearScreen+0x28>)
    2b6e:	881b      	ldrh	r3, [r3, #0]
    2b70:	4a06      	ldr	r2, [pc, #24]	; (2b8c <clearScreen+0x2c>)
    2b72:	8812      	ldrh	r2, [r2, #0]
    2b74:	2100      	movs	r1, #0
    2b76:	2000      	movs	r0, #0
    2b78:	4c05      	ldr	r4, [pc, #20]	; (2b90 <clearScreen+0x30>)
    2b7a:	47a0      	blx	r4
}
    2b7c:	bd10      	pop	{r4, pc}
    2b7e:	46c0      	nop			; (mov r8, r8)
    2b80:	200003ce 	.word	0x200003ce
    2b84:	200003d0 	.word	0x200003d0
    2b88:	20000154 	.word	0x20000154
    2b8c:	20000156 	.word	0x20000156
    2b90:	000029f9 	.word	0x000029f9

00002b94 <LCD_Write_Bus>:
	fillRect(0,0,799,489);
		
}

void LCD_Write_Bus(char VH, char VL)
{
    2b94:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = 0x0000ffff;
    2b96:	4c06      	ldr	r4, [pc, #24]	; (2bb0 <LCD_Write_Bus+0x1c>)
    2b98:	4b06      	ldr	r3, [pc, #24]	; (2bb4 <LCD_Write_Bus+0x20>)
    2b9a:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = (VH << 8) | VL;
    2b9c:	0200      	lsls	r0, r0, #8
    2b9e:	4301      	orrs	r1, r0
    2ba0:	4b05      	ldr	r3, [pc, #20]	; (2bb8 <LCD_Write_Bus+0x24>)
    2ba2:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    2ba4:	2280      	movs	r2, #128	; 0x80
    2ba6:	0292      	lsls	r2, r2, #10
    2ba8:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_WR;
    2baa:	601a      	str	r2, [r3, #0]
}
    2bac:	bd10      	pop	{r4, pc}
    2bae:	46c0      	nop			; (mov r8, r8)
    2bb0:	41004494 	.word	0x41004494
    2bb4:	0000ffff 	.word	0x0000ffff
    2bb8:	41004498 	.word	0x41004498

00002bbc <LCD_Write_COM16>:

void LCD_Write_COM16(char VH, char VL)
{
    2bbc:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_DC;
    2bbe:	2280      	movs	r2, #128	; 0x80
    2bc0:	0412      	lsls	r2, r2, #16
    2bc2:	4b02      	ldr	r3, [pc, #8]	; (2bcc <LCD_Write_COM16+0x10>)
    2bc4:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    2bc6:	4b02      	ldr	r3, [pc, #8]	; (2bd0 <LCD_Write_COM16+0x14>)
    2bc8:	4798      	blx	r3
}
    2bca:	bd10      	pop	{r4, pc}
    2bcc:	41004494 	.word	0x41004494
    2bd0:	00002b95 	.word	0x00002b95

00002bd4 <LCD_Write_DATA16>:
	REG_PORT_OUTCLR1 = LCD_DC;
	LCD_Write_Bus(0x00, VL);
}

void LCD_Write_DATA16(char VH, char VL)
{
    2bd4:	b510      	push	{r4, lr}
	REG_PORT_OUTSET1 = LCD_DC;
    2bd6:	2280      	movs	r2, #128	; 0x80
    2bd8:	0412      	lsls	r2, r2, #16
    2bda:	4b02      	ldr	r3, [pc, #8]	; (2be4 <LCD_Write_DATA16+0x10>)
    2bdc:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    2bde:	4b02      	ldr	r3, [pc, #8]	; (2be8 <LCD_Write_DATA16+0x14>)
    2be0:	4798      	blx	r3
}
    2be2:	bd10      	pop	{r4, pc}
    2be4:	41004498 	.word	0x41004498
    2be8:	00002b95 	.word	0x00002b95

00002bec <LCD_Write_DATA8>:

void LCD_Write_DATA8(char VL)
{
    2bec:	b510      	push	{r4, lr}
    2bee:	0001      	movs	r1, r0
	REG_PORT_OUTSET1 = LCD_DC;
    2bf0:	2280      	movs	r2, #128	; 0x80
    2bf2:	0412      	lsls	r2, r2, #16
    2bf4:	4b02      	ldr	r3, [pc, #8]	; (2c00 <LCD_Write_DATA8+0x14>)
    2bf6:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(0x00, VL);
    2bf8:	2000      	movs	r0, #0
    2bfa:	4b02      	ldr	r3, [pc, #8]	; (2c04 <LCD_Write_DATA8+0x18>)
    2bfc:	4798      	blx	r3
}
    2bfe:	bd10      	pop	{r4, pc}
    2c00:	41004498 	.word	0x41004498
    2c04:	00002b95 	.word	0x00002b95

00002c08 <InitLCD>:
{
    2c08:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c0a:	46c6      	mov	lr, r8
    2c0c:	b500      	push	{lr}
    2c0e:	b082      	sub	sp, #8
	REG_PORT_DIRSET1 = 0x0000ffff;		//LCD data bus, PB00 - PB15
    2c10:	4b80      	ldr	r3, [pc, #512]	; (2e14 <InitLCD+0x20c>)
    2c12:	4f81      	ldr	r7, [pc, #516]	; (2e18 <InitLCD+0x210>)
    2c14:	601f      	str	r7, [r3, #0]
	REG_PORT_DIRSET1 = LCD_Reset;
    2c16:	2580      	movs	r5, #128	; 0x80
    2c18:	05ed      	lsls	r5, r5, #23
    2c1a:	601d      	str	r5, [r3, #0]
	REG_PORT_DIRSET1 = LCD_CS;
    2c1c:	2680      	movs	r6, #128	; 0x80
    2c1e:	03f6      	lsls	r6, r6, #15
    2c20:	601e      	str	r6, [r3, #0]
	REG_PORT_DIRSET1 = LCD_WR;
    2c22:	2080      	movs	r0, #128	; 0x80
    2c24:	0280      	lsls	r0, r0, #10
    2c26:	6018      	str	r0, [r3, #0]
	REG_PORT_DIRSET1 = LCD_DC;
    2c28:	2180      	movs	r1, #128	; 0x80
    2c2a:	0409      	lsls	r1, r1, #16
    2c2c:	6019      	str	r1, [r3, #0]
	REG_PORT_DIRSET1 = LCD_RD;
    2c2e:	2280      	movs	r2, #128	; 0x80
    2c30:	0252      	lsls	r2, r2, #9
    2c32:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = 0x0000ffff;
    2c34:	4c79      	ldr	r4, [pc, #484]	; (2e1c <InitLCD+0x214>)
    2c36:	6027      	str	r7, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_Reset;
    2c38:	6025      	str	r5, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    2c3a:	6026      	str	r6, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    2c3c:	6020      	str	r0, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    2c3e:	6021      	str	r1, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_RD;
    2c40:	6022      	str	r2, [r4, #0]
	REG_PORT_DIRSET1 = PORT_PB16;
    2c42:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTSET1 = PORT_PB16;
    2c44:	4f76      	ldr	r7, [pc, #472]	; (2e20 <InitLCD+0x218>)
    2c46:	603a      	str	r2, [r7, #0]
	REG_PORT_OUTSET1 = LCD_Reset;
    2c48:	603d      	str	r5, [r7, #0]
	delay_ms(5);
    2c4a:	2005      	movs	r0, #5
    2c4c:	4b75      	ldr	r3, [pc, #468]	; (2e24 <InitLCD+0x21c>)
    2c4e:	4698      	mov	r8, r3
    2c50:	4798      	blx	r3
	REG_PORT_OUTCLR1 = LCD_Reset;
    2c52:	6025      	str	r5, [r4, #0]
	delay_ms(5);
    2c54:	2005      	movs	r0, #5
    2c56:	47c0      	blx	r8
	REG_PORT_OUTSET1 = LCD_Reset;
    2c58:	603d      	str	r5, [r7, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    2c5a:	6026      	str	r6, [r4, #0]
	for(int i = 0; i < 70; i++)
    2c5c:	2400      	movs	r4, #0
		REG_PORT_OUTCLR1 = LCD_DC;
    2c5e:	4b6f      	ldr	r3, [pc, #444]	; (2e1c <InitLCD+0x214>)
    2c60:	4698      	mov	r8, r3
    2c62:	2580      	movs	r5, #128	; 0x80
    2c64:	042d      	lsls	r5, r5, #16
    2c66:	002f      	movs	r7, r5
		LCD_Write_COM16(belial[i],mulciber[i]);
    2c68:	4e6f      	ldr	r6, [pc, #444]	; (2e28 <InitLCD+0x220>)
		REG_PORT_OUTCLR1 = LCD_DC;
    2c6a:	4643      	mov	r3, r8
    2c6c:	601f      	str	r7, [r3, #0]
		LCD_Write_COM16(belial[i],mulciber[i]);
    2c6e:	5da1      	ldrb	r1, [r4, r6]
    2c70:	4b6e      	ldr	r3, [pc, #440]	; (2e2c <InitLCD+0x224>)
    2c72:	5ce0      	ldrb	r0, [r4, r3]
    2c74:	4b6e      	ldr	r3, [pc, #440]	; (2e30 <InitLCD+0x228>)
    2c76:	4798      	blx	r3
		REG_PORT_OUTSET1 = LCD_DC;
    2c78:	4b69      	ldr	r3, [pc, #420]	; (2e20 <InitLCD+0x218>)
    2c7a:	601d      	str	r5, [r3, #0]
		LCD_Write_DATA8(lucifer[i]);
    2c7c:	4b6d      	ldr	r3, [pc, #436]	; (2e34 <InitLCD+0x22c>)
    2c7e:	5ce0      	ldrb	r0, [r4, r3]
    2c80:	4b6d      	ldr	r3, [pc, #436]	; (2e38 <InitLCD+0x230>)
    2c82:	4798      	blx	r3
	for(int i = 0; i < 70; i++)
    2c84:	3401      	adds	r4, #1
    2c86:	2c46      	cmp	r4, #70	; 0x46
    2c88:	d1ef      	bne.n	2c6a <InitLCD+0x62>
    2c8a:	23d1      	movs	r3, #209	; 0xd1
    2c8c:	9301      	str	r3, [sp, #4]
			LCD_Write_COM16(k,0x00);
    2c8e:	4d68      	ldr	r5, [pc, #416]	; (2e30 <InitLCD+0x228>)
			LCD_Write_DATA8(beelzebub[l]);
    2c90:	4f69      	ldr	r7, [pc, #420]	; (2e38 <InitLCD+0x230>)
    2c92:	4c6a      	ldr	r4, [pc, #424]	; (2e3c <InitLCD+0x234>)
    2c94:	0026      	movs	r6, r4
    2c96:	3634      	adds	r6, #52	; 0x34
			LCD_Write_COM16(k,0x00);
    2c98:	2100      	movs	r1, #0
    2c9a:	9801      	ldr	r0, [sp, #4]
    2c9c:	47a8      	blx	r5
			LCD_Write_DATA8(beelzebub[l]);
    2c9e:	7820      	ldrb	r0, [r4, #0]
    2ca0:	47b8      	blx	r7
    2ca2:	3401      	adds	r4, #1
		for(int l = 0; l < 52; l++)
    2ca4:	42a6      	cmp	r6, r4
    2ca6:	d1f7      	bne.n	2c98 <InitLCD+0x90>
	for(char k = 0xD1; k < 0xD6; k++)
    2ca8:	9b01      	ldr	r3, [sp, #4]
    2caa:	3301      	adds	r3, #1
    2cac:	b2db      	uxtb	r3, r3
    2cae:	9301      	str	r3, [sp, #4]
    2cb0:	2bd6      	cmp	r3, #214	; 0xd6
    2cb2:	d1ee      	bne.n	2c92 <InitLCD+0x8a>
	LCD_Write_COM16(0xF0, 0x00);LCD_Write_DATA8(0x55);
    2cb4:	2100      	movs	r1, #0
    2cb6:	20f0      	movs	r0, #240	; 0xf0
    2cb8:	4c5d      	ldr	r4, [pc, #372]	; (2e30 <InitLCD+0x228>)
    2cba:	47a0      	blx	r4
    2cbc:	2055      	movs	r0, #85	; 0x55
    2cbe:	4d5e      	ldr	r5, [pc, #376]	; (2e38 <InitLCD+0x230>)
    2cc0:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x01);LCD_Write_DATA8(0xAA);	
    2cc2:	2101      	movs	r1, #1
    2cc4:	20f0      	movs	r0, #240	; 0xf0
    2cc6:	47a0      	blx	r4
    2cc8:	20aa      	movs	r0, #170	; 0xaa
    2cca:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x02);LCD_Write_DATA8(0x52);	
    2ccc:	2102      	movs	r1, #2
    2cce:	20f0      	movs	r0, #240	; 0xf0
    2cd0:	47a0      	blx	r4
    2cd2:	2052      	movs	r0, #82	; 0x52
    2cd4:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x03);LCD_Write_DATA8(0x08);	
    2cd6:	2103      	movs	r1, #3
    2cd8:	20f0      	movs	r0, #240	; 0xf0
    2cda:	47a0      	blx	r4
    2cdc:	2008      	movs	r0, #8
    2cde:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x04);LCD_Write_DATA8(0x00);	
    2ce0:	2104      	movs	r1, #4
    2ce2:	20f0      	movs	r0, #240	; 0xf0
    2ce4:	47a0      	blx	r4
    2ce6:	2000      	movs	r0, #0
    2ce8:	47a8      	blx	r5
	LCD_Write_COM16(0xB1, 0x00);LCD_Write_DATA8(0xCC);
    2cea:	2100      	movs	r1, #0
    2cec:	20b1      	movs	r0, #177	; 0xb1
    2cee:	47a0      	blx	r4
    2cf0:	20cc      	movs	r0, #204	; 0xcc
    2cf2:	47a8      	blx	r5
	LCD_Write_COM16(0xB1, 0x01);LCD_Write_DATA8(0x00);	
    2cf4:	2101      	movs	r1, #1
    2cf6:	20b1      	movs	r0, #177	; 0xb1
    2cf8:	47a0      	blx	r4
    2cfa:	2000      	movs	r0, #0
    2cfc:	47a8      	blx	r5
	LCD_Write_COM16(0xB5, 0x00);LCD_Write_DATA8(0x50);	
    2cfe:	2100      	movs	r1, #0
    2d00:	20b5      	movs	r0, #181	; 0xb5
    2d02:	47a0      	blx	r4
    2d04:	2050      	movs	r0, #80	; 0x50
    2d06:	47a8      	blx	r5
	LCD_Write_COM16(0xB6, 0x00);LCD_Write_DATA8(0x05);
    2d08:	2100      	movs	r1, #0
    2d0a:	20b6      	movs	r0, #182	; 0xb6
    2d0c:	47a0      	blx	r4
    2d0e:	2005      	movs	r0, #5
    2d10:	47a8      	blx	r5
	LCD_Write_COM16(0xB7, 0x00);LCD_Write_DATA8(0x70);
    2d12:	2100      	movs	r1, #0
    2d14:	20b7      	movs	r0, #183	; 0xb7
    2d16:	47a0      	blx	r4
    2d18:	2070      	movs	r0, #112	; 0x70
    2d1a:	47a8      	blx	r5
	LCD_Write_COM16(0xB7, 0x01);LCD_Write_DATA8(0x70);
    2d1c:	2101      	movs	r1, #1
    2d1e:	20b7      	movs	r0, #183	; 0xb7
    2d20:	47a0      	blx	r4
    2d22:	2070      	movs	r0, #112	; 0x70
    2d24:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x00);LCD_Write_DATA8(0x01);
    2d26:	2100      	movs	r1, #0
    2d28:	20b8      	movs	r0, #184	; 0xb8
    2d2a:	47a0      	blx	r4
    2d2c:	2001      	movs	r0, #1
    2d2e:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x01);LCD_Write_DATA8(0x03);
    2d30:	2101      	movs	r1, #1
    2d32:	20b8      	movs	r0, #184	; 0xb8
    2d34:	47a0      	blx	r4
    2d36:	2003      	movs	r0, #3
    2d38:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x02);LCD_Write_DATA8(0x03);
    2d3a:	2102      	movs	r1, #2
    2d3c:	20b8      	movs	r0, #184	; 0xb8
    2d3e:	47a0      	blx	r4
    2d40:	2003      	movs	r0, #3
    2d42:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x03);LCD_Write_DATA8(0x03);	
    2d44:	2103      	movs	r1, #3
    2d46:	20b8      	movs	r0, #184	; 0xb8
    2d48:	47a0      	blx	r4
    2d4a:	2003      	movs	r0, #3
    2d4c:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x00);LCD_Write_DATA8(0x02);
    2d4e:	2100      	movs	r1, #0
    2d50:	20bc      	movs	r0, #188	; 0xbc
    2d52:	47a0      	blx	r4
    2d54:	2002      	movs	r0, #2
    2d56:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x01);LCD_Write_DATA8(0x00);
    2d58:	2101      	movs	r1, #1
    2d5a:	20bc      	movs	r0, #188	; 0xbc
    2d5c:	47a0      	blx	r4
    2d5e:	2000      	movs	r0, #0
    2d60:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x02);LCD_Write_DATA8(0x00);
    2d62:	2102      	movs	r1, #2
    2d64:	20bc      	movs	r0, #188	; 0xbc
    2d66:	47a0      	blx	r4
    2d68:	2000      	movs	r0, #0
    2d6a:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x00);LCD_Write_DATA8(0xD0);
    2d6c:	2100      	movs	r1, #0
    2d6e:	20c9      	movs	r0, #201	; 0xc9
    2d70:	47a0      	blx	r4
    2d72:	20d0      	movs	r0, #208	; 0xd0
    2d74:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x01);LCD_Write_DATA8(0x02);
    2d76:	2101      	movs	r1, #1
    2d78:	20c9      	movs	r0, #201	; 0xc9
    2d7a:	47a0      	blx	r4
    2d7c:	2002      	movs	r0, #2
    2d7e:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x02);LCD_Write_DATA8(0x50);
    2d80:	2102      	movs	r1, #2
    2d82:	20c9      	movs	r0, #201	; 0xc9
    2d84:	47a0      	blx	r4
    2d86:	2050      	movs	r0, #80	; 0x50
    2d88:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x03);LCD_Write_DATA8(0x50);
    2d8a:	2103      	movs	r1, #3
    2d8c:	20c9      	movs	r0, #201	; 0xc9
    2d8e:	47a0      	blx	r4
    2d90:	2050      	movs	r0, #80	; 0x50
    2d92:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x04);LCD_Write_DATA8(0x50);
    2d94:	2104      	movs	r1, #4
    2d96:	20c9      	movs	r0, #201	; 0xc9
    2d98:	47a0      	blx	r4
    2d9a:	2050      	movs	r0, #80	; 0x50
    2d9c:	47a8      	blx	r5
	LCD_Write_COM16(0x35, 0x00);LCD_Write_DATA8(0x00);
    2d9e:	2100      	movs	r1, #0
    2da0:	2035      	movs	r0, #53	; 0x35
    2da2:	47a0      	blx	r4
    2da4:	2000      	movs	r0, #0
    2da6:	47a8      	blx	r5
	LCD_Write_COM16(0x3A, 0x00);LCD_Write_DATA8(0x55);
    2da8:	2100      	movs	r1, #0
    2daa:	203a      	movs	r0, #58	; 0x3a
    2dac:	47a0      	blx	r4
    2dae:	2055      	movs	r0, #85	; 0x55
    2db0:	47a8      	blx	r5
	LCD_Write_COM16(0x36, 0x00);LCD_Write_DATA8(0x00);
    2db2:	2100      	movs	r1, #0
    2db4:	2036      	movs	r0, #54	; 0x36
    2db6:	47a0      	blx	r4
    2db8:	2000      	movs	r0, #0
    2dba:	47a8      	blx	r5
  	LCD_Write_COM16(0x11,0x00);   //Start Up  
    2dbc:	2100      	movs	r1, #0
    2dbe:	2011      	movs	r0, #17
    2dc0:	47a0      	blx	r4
  	delay_ms(100);
    2dc2:	2064      	movs	r0, #100	; 0x64
    2dc4:	4e17      	ldr	r6, [pc, #92]	; (2e24 <InitLCD+0x21c>)
    2dc6:	47b0      	blx	r6
  	LCD_Write_COM16(0x29,0x00);   //Display On  
    2dc8:	2100      	movs	r1, #0
    2dca:	2029      	movs	r0, #41	; 0x29
    2dcc:	47a0      	blx	r4
   	delay_ms(100);
    2dce:	2064      	movs	r0, #100	; 0x64
    2dd0:	47b0      	blx	r6
	LCD_Write_COM16(0x51,0x00);LCD_Write_DATA8(0xFF);
    2dd2:	2100      	movs	r1, #0
    2dd4:	2051      	movs	r0, #81	; 0x51
    2dd6:	47a0      	blx	r4
    2dd8:	20ff      	movs	r0, #255	; 0xff
    2dda:	47a8      	blx	r5
	REG_PORT_OUTSET1 = LCD_CS;
    2ddc:	2280      	movs	r2, #128	; 0x80
    2dde:	03d2      	lsls	r2, r2, #15
    2de0:	4b0f      	ldr	r3, [pc, #60]	; (2e20 <InitLCD+0x218>)
    2de2:	601a      	str	r2, [r3, #0]
	clrScr();
    2de4:	4b16      	ldr	r3, [pc, #88]	; (2e40 <InitLCD+0x238>)
    2de6:	4798      	blx	r3
	setColorRGB(0,0,0);
    2de8:	2200      	movs	r2, #0
    2dea:	2100      	movs	r1, #0
    2dec:	2000      	movs	r0, #0
    2dee:	4b15      	ldr	r3, [pc, #84]	; (2e44 <InitLCD+0x23c>)
    2df0:	4798      	blx	r3
	setBackColorRGB(0, 0, 0);
    2df2:	2200      	movs	r2, #0
    2df4:	2100      	movs	r1, #0
    2df6:	2000      	movs	r0, #0
    2df8:	4b13      	ldr	r3, [pc, #76]	; (2e48 <InitLCD+0x240>)
    2dfa:	4798      	blx	r3
	fillRect(0,0,799,489);
    2dfc:	23ea      	movs	r3, #234	; 0xea
    2dfe:	33ff      	adds	r3, #255	; 0xff
    2e00:	4a12      	ldr	r2, [pc, #72]	; (2e4c <InitLCD+0x244>)
    2e02:	2100      	movs	r1, #0
    2e04:	2000      	movs	r0, #0
    2e06:	4c12      	ldr	r4, [pc, #72]	; (2e50 <InitLCD+0x248>)
    2e08:	47a0      	blx	r4
}
    2e0a:	b002      	add	sp, #8
    2e0c:	bc04      	pop	{r2}
    2e0e:	4690      	mov	r8, r2
    2e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e12:	46c0      	nop			; (mov r8, r8)
    2e14:	41004488 	.word	0x41004488
    2e18:	0000ffff 	.word	0x0000ffff
    2e1c:	41004494 	.word	0x41004494
    2e20:	41004498 	.word	0x41004498
    2e24:	00000401 	.word	0x00000401
    2e28:	000064b8 	.word	0x000064b8
    2e2c:	00006428 	.word	0x00006428
    2e30:	00002bbd 	.word	0x00002bbd
    2e34:	00006470 	.word	0x00006470
    2e38:	00002bed 	.word	0x00002bed
    2e3c:	000063f4 	.word	0x000063f4
    2e40:	00002b39 	.word	0x00002b39
    2e44:	000028ad 	.word	0x000028ad
    2e48:	000028d5 	.word	0x000028d5
    2e4c:	0000031f 	.word	0x0000031f
    2e50:	000029f9 	.word	0x000029f9

00002e54 <SysTick_Handler>:

void SysTick_Handler(void)
{

	
	ul_tickcount++;
    2e54:	4a02      	ldr	r2, [pc, #8]	; (2e60 <SysTick_Handler+0xc>)
    2e56:	8813      	ldrh	r3, [r2, #0]
    2e58:	3301      	adds	r3, #1
    2e5a:	8013      	strh	r3, [r2, #0]
	{
		ul_tickcount = 0;
	}
	*/

}
    2e5c:	4770      	bx	lr
    2e5e:	46c0      	nop			; (mov r8, r8)
    2e60:	2000029a 	.word	0x2000029a

00002e64 <conf_systick>:

void conf_systick(void)
{
    2e64:	b510      	push	{r4, lr}
	//system_core_clk=48Mhz / 1000=48kHz systic clk if 48Mhz  is used
	SysTick_Config(SystemCoreClock/1000);
    2e66:	4b0e      	ldr	r3, [pc, #56]	; (2ea0 <conf_systick+0x3c>)
    2e68:	6818      	ldr	r0, [r3, #0]
    2e6a:	21fa      	movs	r1, #250	; 0xfa
    2e6c:	0089      	lsls	r1, r1, #2
    2e6e:	4b0d      	ldr	r3, [pc, #52]	; (2ea4 <conf_systick+0x40>)
    2e70:	4798      	blx	r3
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
    2e72:	3801      	subs	r0, #1
    2e74:	4b0c      	ldr	r3, [pc, #48]	; (2ea8 <conf_systick+0x44>)
    2e76:	4298      	cmp	r0, r3
    2e78:	d80d      	bhi.n	2e96 <conf_systick+0x32>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    2e7a:	4a0c      	ldr	r2, [pc, #48]	; (2eac <conf_systick+0x48>)
    2e7c:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    2e7e:	480c      	ldr	r0, [pc, #48]	; (2eb0 <conf_systick+0x4c>)
    2e80:	6a03      	ldr	r3, [r0, #32]
    2e82:	021b      	lsls	r3, r3, #8
    2e84:	0a1b      	lsrs	r3, r3, #8
    2e86:	21c0      	movs	r1, #192	; 0xc0
    2e88:	0609      	lsls	r1, r1, #24
    2e8a:	430b      	orrs	r3, r1
    2e8c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    2e8e:	2300      	movs	r3, #0
    2e90:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    2e92:	3307      	adds	r3, #7
    2e94:	6013      	str	r3, [r2, #0]
    2e96:	2280      	movs	r2, #128	; 0x80
    2e98:	0612      	lsls	r2, r2, #24
    2e9a:	4b06      	ldr	r3, [pc, #24]	; (2eb4 <conf_systick+0x50>)
    2e9c:	601a      	str	r2, [r3, #0]
	system_interrupt_enable(SYSTEM_INTERRUPT_SYSTICK);
}
    2e9e:	bd10      	pop	{r4, pc}
    2ea0:	2000000c 	.word	0x2000000c
    2ea4:	00003109 	.word	0x00003109
    2ea8:	00ffffff 	.word	0x00ffffff
    2eac:	e000e010 	.word	0xe000e010
    2eb0:	e000ed00 	.word	0xe000ed00
    2eb4:	e000e100 	.word	0xe000e100

00002eb8 <configure_usart_USB>:

/**************************SERCOM STUFF*******************************/
void configure_usart_USB(void)
{
    2eb8:	b530      	push	{r4, r5, lr}
    2eba:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    2ebc:	2380      	movs	r3, #128	; 0x80
    2ebe:	05db      	lsls	r3, r3, #23
    2ec0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2ec2:	2300      	movs	r3, #0
    2ec4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2ec6:	22ff      	movs	r2, #255	; 0xff
    2ec8:	4669      	mov	r1, sp
    2eca:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    2ecc:	2200      	movs	r2, #0
    2ece:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2ed0:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    2ed2:	2196      	movs	r1, #150	; 0x96
    2ed4:	0189      	lsls	r1, r1, #6
    2ed6:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    2ed8:	2101      	movs	r1, #1
    2eda:	2024      	movs	r0, #36	; 0x24
    2edc:	466c      	mov	r4, sp
    2ede:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2ee0:	3001      	adds	r0, #1
    2ee2:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2ee4:	3125      	adds	r1, #37	; 0x25
    2ee6:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2ee8:	3101      	adds	r1, #1
    2eea:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2eec:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    2eee:	3105      	adds	r1, #5
    2ef0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2ef2:	3101      	adds	r1, #1
    2ef4:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2ef6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2ef8:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    2efa:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    2efc:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    2efe:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    2f00:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    2f02:	2313      	movs	r3, #19
    2f04:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    2f06:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart_USB;
	usart_get_config_defaults(&config_usart_USB);

		config_usart_USB.baudrate    = 9600;
		config_usart_USB.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    2f08:	2380      	movs	r3, #128	; 0x80
    2f0a:	035b      	lsls	r3, r3, #13
    2f0c:	9303      	str	r3, [sp, #12]
		config_usart_USB.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    2f0e:	4b12      	ldr	r3, [pc, #72]	; (2f58 <configure_usart_USB+0xa0>)
    2f10:	930c      	str	r3, [sp, #48]	; 0x30
		config_usart_USB.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    2f12:	4b12      	ldr	r3, [pc, #72]	; (2f5c <configure_usart_USB+0xa4>)
    2f14:	930d      	str	r3, [sp, #52]	; 0x34
		config_usart_USB.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    2f16:	2301      	movs	r3, #1
    2f18:	425b      	negs	r3, r3
    2f1a:	930e      	str	r3, [sp, #56]	; 0x38
		config_usart_USB.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    2f1c:	930f      	str	r3, [sp, #60]	; 0x3c
		while (usart_init(&usart_USB,
    2f1e:	4d10      	ldr	r5, [pc, #64]	; (2f60 <configure_usart_USB+0xa8>)
    2f20:	4c10      	ldr	r4, [pc, #64]	; (2f64 <configure_usart_USB+0xac>)
    2f22:	466a      	mov	r2, sp
    2f24:	4910      	ldr	r1, [pc, #64]	; (2f68 <configure_usart_USB+0xb0>)
    2f26:	0028      	movs	r0, r5
    2f28:	47a0      	blx	r4
    2f2a:	2800      	cmp	r0, #0
    2f2c:	d1f9      	bne.n	2f22 <configure_usart_USB+0x6a>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2f2e:	4d0c      	ldr	r5, [pc, #48]	; (2f60 <configure_usart_USB+0xa8>)
    2f30:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2f32:	0020      	movs	r0, r4
    2f34:	4b0d      	ldr	r3, [pc, #52]	; (2f6c <configure_usart_USB+0xb4>)
    2f36:	4798      	blx	r3
    2f38:	231f      	movs	r3, #31
    2f3a:	4018      	ands	r0, r3
    2f3c:	3b1e      	subs	r3, #30
    2f3e:	4083      	lsls	r3, r0
    2f40:	4a0b      	ldr	r2, [pc, #44]	; (2f70 <configure_usart_USB+0xb8>)
    2f42:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2f44:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2f46:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2f48:	2b00      	cmp	r3, #0
    2f4a:	d1fc      	bne.n	2f46 <configure_usart_USB+0x8e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2f4c:	6823      	ldr	r3, [r4, #0]
    2f4e:	2202      	movs	r2, #2
    2f50:	4313      	orrs	r3, r2
    2f52:	6023      	str	r3, [r4, #0]
		EDBG_CDC_MODULE, &config_usart_USB) != STATUS_OK) {
		}

	usart_enable(&usart_USB);
}
    2f54:	b011      	add	sp, #68	; 0x44
    2f56:	bd30      	pop	{r4, r5, pc}
    2f58:	00160002 	.word	0x00160002
    2f5c:	00170002 	.word	0x00170002
    2f60:	200003d4 	.word	0x200003d4
    2f64:	00000e6d 	.word	0x00000e6d
    2f68:	42001400 	.word	0x42001400
    2f6c:	00000ddd 	.word	0x00000ddd
    2f70:	e000e100 	.word	0xe000e100

00002f74 <configure_adc>:

void configure_adc(void)
{
    2f74:	b510      	push	{r4, lr}
    2f76:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    2f78:	4668      	mov	r0, sp
    2f7a:	4b11      	ldr	r3, [pc, #68]	; (2fc0 <configure_adc+0x4c>)
    2f7c:	4798      	blx	r3
	config_adc.positive_input = ADC_POSITIVE_INPUT_DAC;
    2f7e:	231c      	movs	r3, #28
    2f80:	466a      	mov	r2, sp
    2f82:	7313      	strb	r3, [r2, #12]
	adc_init(&adc_instance, ADC, &config_adc);
    2f84:	4c0f      	ldr	r4, [pc, #60]	; (2fc4 <configure_adc+0x50>)
    2f86:	4910      	ldr	r1, [pc, #64]	; (2fc8 <configure_adc+0x54>)
    2f88:	0020      	movs	r0, r4
    2f8a:	4b10      	ldr	r3, [pc, #64]	; (2fcc <configure_adc+0x58>)
    2f8c:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    2f8e:	6822      	ldr	r2, [r4, #0]
    2f90:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    2f92:	b25b      	sxtb	r3, r3
    2f94:	2b00      	cmp	r3, #0
    2f96:	dbfb      	blt.n	2f90 <configure_adc+0x1c>
    2f98:	2180      	movs	r1, #128	; 0x80
    2f9a:	0409      	lsls	r1, r1, #16
    2f9c:	4b0c      	ldr	r3, [pc, #48]	; (2fd0 <configure_adc+0x5c>)
    2f9e:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    2fa0:	230f      	movs	r3, #15
    2fa2:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    2fa4:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    2fa6:	7813      	ldrb	r3, [r2, #0]
    2fa8:	2102      	movs	r1, #2
    2faa:	430b      	orrs	r3, r1
    2fac:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    2fae:	4b05      	ldr	r3, [pc, #20]	; (2fc4 <configure_adc+0x50>)
    2fb0:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2fb2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    2fb4:	b25b      	sxtb	r3, r3
    2fb6:	2b00      	cmp	r3, #0
    2fb8:	dbfb      	blt.n	2fb2 <configure_adc+0x3e>
	adc_enable(&adc_instance);
}
    2fba:	b00c      	add	sp, #48	; 0x30
    2fbc:	bd10      	pop	{r4, pc}
    2fbe:	46c0      	nop			; (mov r8, r8)
    2fc0:	000004d5 	.word	0x000004d5
    2fc4:	20000408 	.word	0x20000408
    2fc8:	42004000 	.word	0x42004000
    2fcc:	00000519 	.word	0x00000519
    2fd0:	e000e100 	.word	0xe000e100

00002fd4 <setupBoard>:


void setupBoard(void)
{
    2fd4:	b570      	push	{r4, r5, r6, lr}
	uint16_t adcResult;
	

	system_init();
    2fd6:	4b2a      	ldr	r3, [pc, #168]	; (3080 <setupBoard+0xac>)
    2fd8:	4798      	blx	r3
	
	configure_adc();
    2fda:	4b2a      	ldr	r3, [pc, #168]	; (3084 <setupBoard+0xb0>)
    2fdc:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    2fde:	4b2a      	ldr	r3, [pc, #168]	; (3088 <setupBoard+0xb4>)
    2fe0:	6819      	ldr	r1, [r3, #0]
    2fe2:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    2fe4:	b25b      	sxtb	r3, r3
    2fe6:	2b00      	cmp	r3, #0
    2fe8:	dbfb      	blt.n	2fe2 <setupBoard+0xe>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2fea:	7b0b      	ldrb	r3, [r1, #12]
    2fec:	2202      	movs	r2, #2
    2fee:	4313      	orrs	r3, r2
    2ff0:	730b      	strb	r3, [r1, #12]
    2ff2:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    2ff4:	b25b      	sxtb	r3, r3
    2ff6:	2b00      	cmp	r3, #0
    2ff8:	dbfb      	blt.n	2ff2 <setupBoard+0x1e>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2ffa:	2001      	movs	r0, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    2ffc:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    2ffe:	2402      	movs	r4, #2
    3000:	e001      	b.n	3006 <setupBoard+0x32>
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    3002:	4210      	tst	r0, r2
    3004:	d10a      	bne.n	301c <setupBoard+0x48>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    3006:	7e0b      	ldrb	r3, [r1, #24]
    3008:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    300a:	0002      	movs	r2, r0
    300c:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    300e:	421d      	tst	r5, r3
    3010:	d000      	beq.n	3014 <setupBoard+0x40>
		status_flags |= ADC_STATUS_WINDOW;
    3012:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    3014:	421c      	tst	r4, r3
    3016:	d0f4      	beq.n	3002 <setupBoard+0x2e>
		status_flags |= ADC_STATUS_OVERRUN;
    3018:	432a      	orrs	r2, r5
    301a:	e7f2      	b.n	3002 <setupBoard+0x2e>
    301c:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    301e:	b25b      	sxtb	r3, r3
    3020:	2b00      	cmp	r3, #0
    3022:	dbfb      	blt.n	301c <setupBoard+0x48>
	*result = adc_module->RESULT.reg;
    3024:	8b4c      	ldrh	r4, [r1, #26]
    3026:	b2a4      	uxth	r4, r4
	adc_module->INTFLAG.reg = int_flags;
    3028:	2301      	movs	r3, #1
    302a:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    302c:	7e0a      	ldrb	r2, [r1, #24]
    302e:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    3030:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    3032:	0750      	lsls	r0, r2, #29
    3034:	d501      	bpl.n	303a <setupBoard+0x66>
		status_flags |= ADC_STATUS_WINDOW;
    3036:	2002      	movs	r0, #2
    3038:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    303a:	0792      	lsls	r2, r2, #30
    303c:	d501      	bpl.n	3042 <setupBoard+0x6e>
		status_flags |= ADC_STATUS_OVERRUN;
    303e:	2204      	movs	r2, #4
    3040:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    3042:	075b      	lsls	r3, r3, #29
    3044:	d501      	bpl.n	304a <setupBoard+0x76>
	adc_module->INTFLAG.reg = int_flags;
    3046:	2302      	movs	r3, #2
    3048:	760b      	strb	r3, [r1, #24]
	adc_start_conversion(&adc_instance);
	do {
		/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, &adcResult) == STATUS_BUSY);
	
	system_init();
    304a:	4b0d      	ldr	r3, [pc, #52]	; (3080 <setupBoard+0xac>)
    304c:	4798      	blx	r3
	
	delay_init();
    304e:	4b0f      	ldr	r3, [pc, #60]	; (308c <setupBoard+0xb8>)
    3050:	4798      	blx	r3
	srand(adcResult);
    3052:	0020      	movs	r0, r4
    3054:	4b0e      	ldr	r3, [pc, #56]	; (3090 <setupBoard+0xbc>)
    3056:	4798      	blx	r3
	configure_usart_USB();
    3058:	4b0e      	ldr	r3, [pc, #56]	; (3094 <setupBoard+0xc0>)
    305a:	4798      	blx	r3
	configure_console();
    305c:	4b0e      	ldr	r3, [pc, #56]	; (3098 <setupBoard+0xc4>)
    305e:	4798      	blx	r3
	
	InitLCD();
    3060:	4b0e      	ldr	r3, [pc, #56]	; (309c <setupBoard+0xc8>)
    3062:	4798      	blx	r3
	splashScreen();
    3064:	4b0e      	ldr	r3, [pc, #56]	; (30a0 <setupBoard+0xcc>)
    3066:	4798      	blx	r3
		
	printf("Serial OK 9600 8N1\n\r");
    3068:	480e      	ldr	r0, [pc, #56]	; (30a4 <setupBoard+0xd0>)
    306a:	4b0f      	ldr	r3, [pc, #60]	; (30a8 <setupBoard+0xd4>)
    306c:	4798      	blx	r3
	
	conf_systick();
    306e:	4b0f      	ldr	r3, [pc, #60]	; (30ac <setupBoard+0xd8>)
    3070:	4798      	blx	r3
	clearCursorBuffer();
    3072:	4b0f      	ldr	r3, [pc, #60]	; (30b0 <setupBoard+0xdc>)
    3074:	4798      	blx	r3

	moveCursor(0,0);
    3076:	2100      	movs	r1, #0
    3078:	2000      	movs	r0, #0
    307a:	4b0e      	ldr	r3, [pc, #56]	; (30b4 <setupBoard+0xe0>)
    307c:	4798      	blx	r3
}
    307e:	bd70      	pop	{r4, r5, r6, pc}
    3080:	00001b3d 	.word	0x00001b3d
    3084:	00002f75 	.word	0x00002f75
    3088:	20000408 	.word	0x20000408
    308c:	000003c1 	.word	0x000003c1
    3090:	00003315 	.word	0x00003315
    3094:	00002eb9 	.word	0x00002eb9
    3098:	00001d65 	.word	0x00001d65
    309c:	00002c09 	.word	0x00002c09
    30a0:	000001e5 	.word	0x000001e5
    30a4:	00006500 	.word	0x00006500
    30a8:	000032e1 	.word	0x000032e1
    30ac:	00002e65 	.word	0x00002e65
    30b0:	00002379 	.word	0x00002379
    30b4:	00002421 	.word	0x00002421

000030b8 <main>:
{
    30b8:	b570      	push	{r4, r5, r6, lr}
	setupBoard();
    30ba:	4b0c      	ldr	r3, [pc, #48]	; (30ec <main+0x34>)
    30bc:	4798      	blx	r3
		if(ul_tickcount == (UINT16_MAX))
    30be:	4d0c      	ldr	r5, [pc, #48]	; (30f0 <main+0x38>)
			blinkCursor();
    30c0:	4e0c      	ldr	r6, [pc, #48]	; (30f4 <main+0x3c>)
    30c2:	e011      	b.n	30e8 <main+0x30>
		if(ul_tickcount % 200 == 0)
    30c4:	8820      	ldrh	r0, [r4, #0]
    30c6:	21c8      	movs	r1, #200	; 0xc8
    30c8:	4b0b      	ldr	r3, [pc, #44]	; (30f8 <main+0x40>)
    30ca:	4798      	blx	r3
    30cc:	b289      	uxth	r1, r1
    30ce:	2900      	cmp	r1, #0
    30d0:	d006      	beq.n	30e0 <main+0x28>
		__WFI();
    30d2:	bf30      	wfi
		if(ul_tickcount == (UINT16_MAX))
    30d4:	882a      	ldrh	r2, [r5, #0]
    30d6:	4b09      	ldr	r3, [pc, #36]	; (30fc <main+0x44>)
    30d8:	429a      	cmp	r2, r3
    30da:	d1f3      	bne.n	30c4 <main+0xc>
			blinkCursor();
    30dc:	47b0      	blx	r6
    30de:	e7f1      	b.n	30c4 <main+0xc>
			readKeyboard();
    30e0:	4b07      	ldr	r3, [pc, #28]	; (3100 <main+0x48>)
    30e2:	4798      	blx	r3
			printKeyboardBuffer();
    30e4:	4b07      	ldr	r3, [pc, #28]	; (3104 <main+0x4c>)
    30e6:	4798      	blx	r3
		if(ul_tickcount % 200 == 0)
    30e8:	4c01      	ldr	r4, [pc, #4]	; (30f0 <main+0x38>)
    30ea:	e7f2      	b.n	30d2 <main+0x1a>
    30ec:	00002fd5 	.word	0x00002fd5
    30f0:	2000029a 	.word	0x2000029a
    30f4:	0000251d 	.word	0x0000251d
    30f8:	00003215 	.word	0x00003215
    30fc:	0000ffff 	.word	0x0000ffff
    3100:	00002179 	.word	0x00002179
    3104:	00002631 	.word	0x00002631

00003108 <__udivsi3>:
    3108:	2200      	movs	r2, #0
    310a:	0843      	lsrs	r3, r0, #1
    310c:	428b      	cmp	r3, r1
    310e:	d374      	bcc.n	31fa <__udivsi3+0xf2>
    3110:	0903      	lsrs	r3, r0, #4
    3112:	428b      	cmp	r3, r1
    3114:	d35f      	bcc.n	31d6 <__udivsi3+0xce>
    3116:	0a03      	lsrs	r3, r0, #8
    3118:	428b      	cmp	r3, r1
    311a:	d344      	bcc.n	31a6 <__udivsi3+0x9e>
    311c:	0b03      	lsrs	r3, r0, #12
    311e:	428b      	cmp	r3, r1
    3120:	d328      	bcc.n	3174 <__udivsi3+0x6c>
    3122:	0c03      	lsrs	r3, r0, #16
    3124:	428b      	cmp	r3, r1
    3126:	d30d      	bcc.n	3144 <__udivsi3+0x3c>
    3128:	22ff      	movs	r2, #255	; 0xff
    312a:	0209      	lsls	r1, r1, #8
    312c:	ba12      	rev	r2, r2
    312e:	0c03      	lsrs	r3, r0, #16
    3130:	428b      	cmp	r3, r1
    3132:	d302      	bcc.n	313a <__udivsi3+0x32>
    3134:	1212      	asrs	r2, r2, #8
    3136:	0209      	lsls	r1, r1, #8
    3138:	d065      	beq.n	3206 <__udivsi3+0xfe>
    313a:	0b03      	lsrs	r3, r0, #12
    313c:	428b      	cmp	r3, r1
    313e:	d319      	bcc.n	3174 <__udivsi3+0x6c>
    3140:	e000      	b.n	3144 <__udivsi3+0x3c>
    3142:	0a09      	lsrs	r1, r1, #8
    3144:	0bc3      	lsrs	r3, r0, #15
    3146:	428b      	cmp	r3, r1
    3148:	d301      	bcc.n	314e <__udivsi3+0x46>
    314a:	03cb      	lsls	r3, r1, #15
    314c:	1ac0      	subs	r0, r0, r3
    314e:	4152      	adcs	r2, r2
    3150:	0b83      	lsrs	r3, r0, #14
    3152:	428b      	cmp	r3, r1
    3154:	d301      	bcc.n	315a <__udivsi3+0x52>
    3156:	038b      	lsls	r3, r1, #14
    3158:	1ac0      	subs	r0, r0, r3
    315a:	4152      	adcs	r2, r2
    315c:	0b43      	lsrs	r3, r0, #13
    315e:	428b      	cmp	r3, r1
    3160:	d301      	bcc.n	3166 <__udivsi3+0x5e>
    3162:	034b      	lsls	r3, r1, #13
    3164:	1ac0      	subs	r0, r0, r3
    3166:	4152      	adcs	r2, r2
    3168:	0b03      	lsrs	r3, r0, #12
    316a:	428b      	cmp	r3, r1
    316c:	d301      	bcc.n	3172 <__udivsi3+0x6a>
    316e:	030b      	lsls	r3, r1, #12
    3170:	1ac0      	subs	r0, r0, r3
    3172:	4152      	adcs	r2, r2
    3174:	0ac3      	lsrs	r3, r0, #11
    3176:	428b      	cmp	r3, r1
    3178:	d301      	bcc.n	317e <__udivsi3+0x76>
    317a:	02cb      	lsls	r3, r1, #11
    317c:	1ac0      	subs	r0, r0, r3
    317e:	4152      	adcs	r2, r2
    3180:	0a83      	lsrs	r3, r0, #10
    3182:	428b      	cmp	r3, r1
    3184:	d301      	bcc.n	318a <__udivsi3+0x82>
    3186:	028b      	lsls	r3, r1, #10
    3188:	1ac0      	subs	r0, r0, r3
    318a:	4152      	adcs	r2, r2
    318c:	0a43      	lsrs	r3, r0, #9
    318e:	428b      	cmp	r3, r1
    3190:	d301      	bcc.n	3196 <__udivsi3+0x8e>
    3192:	024b      	lsls	r3, r1, #9
    3194:	1ac0      	subs	r0, r0, r3
    3196:	4152      	adcs	r2, r2
    3198:	0a03      	lsrs	r3, r0, #8
    319a:	428b      	cmp	r3, r1
    319c:	d301      	bcc.n	31a2 <__udivsi3+0x9a>
    319e:	020b      	lsls	r3, r1, #8
    31a0:	1ac0      	subs	r0, r0, r3
    31a2:	4152      	adcs	r2, r2
    31a4:	d2cd      	bcs.n	3142 <__udivsi3+0x3a>
    31a6:	09c3      	lsrs	r3, r0, #7
    31a8:	428b      	cmp	r3, r1
    31aa:	d301      	bcc.n	31b0 <__udivsi3+0xa8>
    31ac:	01cb      	lsls	r3, r1, #7
    31ae:	1ac0      	subs	r0, r0, r3
    31b0:	4152      	adcs	r2, r2
    31b2:	0983      	lsrs	r3, r0, #6
    31b4:	428b      	cmp	r3, r1
    31b6:	d301      	bcc.n	31bc <__udivsi3+0xb4>
    31b8:	018b      	lsls	r3, r1, #6
    31ba:	1ac0      	subs	r0, r0, r3
    31bc:	4152      	adcs	r2, r2
    31be:	0943      	lsrs	r3, r0, #5
    31c0:	428b      	cmp	r3, r1
    31c2:	d301      	bcc.n	31c8 <__udivsi3+0xc0>
    31c4:	014b      	lsls	r3, r1, #5
    31c6:	1ac0      	subs	r0, r0, r3
    31c8:	4152      	adcs	r2, r2
    31ca:	0903      	lsrs	r3, r0, #4
    31cc:	428b      	cmp	r3, r1
    31ce:	d301      	bcc.n	31d4 <__udivsi3+0xcc>
    31d0:	010b      	lsls	r3, r1, #4
    31d2:	1ac0      	subs	r0, r0, r3
    31d4:	4152      	adcs	r2, r2
    31d6:	08c3      	lsrs	r3, r0, #3
    31d8:	428b      	cmp	r3, r1
    31da:	d301      	bcc.n	31e0 <__udivsi3+0xd8>
    31dc:	00cb      	lsls	r3, r1, #3
    31de:	1ac0      	subs	r0, r0, r3
    31e0:	4152      	adcs	r2, r2
    31e2:	0883      	lsrs	r3, r0, #2
    31e4:	428b      	cmp	r3, r1
    31e6:	d301      	bcc.n	31ec <__udivsi3+0xe4>
    31e8:	008b      	lsls	r3, r1, #2
    31ea:	1ac0      	subs	r0, r0, r3
    31ec:	4152      	adcs	r2, r2
    31ee:	0843      	lsrs	r3, r0, #1
    31f0:	428b      	cmp	r3, r1
    31f2:	d301      	bcc.n	31f8 <__udivsi3+0xf0>
    31f4:	004b      	lsls	r3, r1, #1
    31f6:	1ac0      	subs	r0, r0, r3
    31f8:	4152      	adcs	r2, r2
    31fa:	1a41      	subs	r1, r0, r1
    31fc:	d200      	bcs.n	3200 <__udivsi3+0xf8>
    31fe:	4601      	mov	r1, r0
    3200:	4152      	adcs	r2, r2
    3202:	4610      	mov	r0, r2
    3204:	4770      	bx	lr
    3206:	e7ff      	b.n	3208 <__udivsi3+0x100>
    3208:	b501      	push	{r0, lr}
    320a:	2000      	movs	r0, #0
    320c:	f000 f806 	bl	321c <__aeabi_idiv0>
    3210:	bd02      	pop	{r1, pc}
    3212:	46c0      	nop			; (mov r8, r8)

00003214 <__aeabi_uidivmod>:
    3214:	2900      	cmp	r1, #0
    3216:	d0f7      	beq.n	3208 <__udivsi3+0x100>
    3218:	e776      	b.n	3108 <__udivsi3>
    321a:	4770      	bx	lr

0000321c <__aeabi_idiv0>:
    321c:	4770      	bx	lr
    321e:	46c0      	nop			; (mov r8, r8)

00003220 <__aeabi_lmul>:
    3220:	b5f0      	push	{r4, r5, r6, r7, lr}
    3222:	46ce      	mov	lr, r9
    3224:	4647      	mov	r7, r8
    3226:	0415      	lsls	r5, r2, #16
    3228:	0c2d      	lsrs	r5, r5, #16
    322a:	002e      	movs	r6, r5
    322c:	b580      	push	{r7, lr}
    322e:	0407      	lsls	r7, r0, #16
    3230:	0c14      	lsrs	r4, r2, #16
    3232:	0c3f      	lsrs	r7, r7, #16
    3234:	4699      	mov	r9, r3
    3236:	0c03      	lsrs	r3, r0, #16
    3238:	437e      	muls	r6, r7
    323a:	435d      	muls	r5, r3
    323c:	4367      	muls	r7, r4
    323e:	4363      	muls	r3, r4
    3240:	197f      	adds	r7, r7, r5
    3242:	0c34      	lsrs	r4, r6, #16
    3244:	19e4      	adds	r4, r4, r7
    3246:	469c      	mov	ip, r3
    3248:	42a5      	cmp	r5, r4
    324a:	d903      	bls.n	3254 <__aeabi_lmul+0x34>
    324c:	2380      	movs	r3, #128	; 0x80
    324e:	025b      	lsls	r3, r3, #9
    3250:	4698      	mov	r8, r3
    3252:	44c4      	add	ip, r8
    3254:	464b      	mov	r3, r9
    3256:	4351      	muls	r1, r2
    3258:	4343      	muls	r3, r0
    325a:	0436      	lsls	r6, r6, #16
    325c:	0c36      	lsrs	r6, r6, #16
    325e:	0c25      	lsrs	r5, r4, #16
    3260:	0424      	lsls	r4, r4, #16
    3262:	4465      	add	r5, ip
    3264:	19a4      	adds	r4, r4, r6
    3266:	1859      	adds	r1, r3, r1
    3268:	1949      	adds	r1, r1, r5
    326a:	0020      	movs	r0, r4
    326c:	bc0c      	pop	{r2, r3}
    326e:	4690      	mov	r8, r2
    3270:	4699      	mov	r9, r3
    3272:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003274 <__libc_init_array>:
    3274:	b570      	push	{r4, r5, r6, lr}
    3276:	2600      	movs	r6, #0
    3278:	4d0c      	ldr	r5, [pc, #48]	; (32ac <__libc_init_array+0x38>)
    327a:	4c0d      	ldr	r4, [pc, #52]	; (32b0 <__libc_init_array+0x3c>)
    327c:	1b64      	subs	r4, r4, r5
    327e:	10a4      	asrs	r4, r4, #2
    3280:	42a6      	cmp	r6, r4
    3282:	d109      	bne.n	3298 <__libc_init_array+0x24>
    3284:	2600      	movs	r6, #0
    3286:	f003 f993 	bl	65b0 <_init>
    328a:	4d0a      	ldr	r5, [pc, #40]	; (32b4 <__libc_init_array+0x40>)
    328c:	4c0a      	ldr	r4, [pc, #40]	; (32b8 <__libc_init_array+0x44>)
    328e:	1b64      	subs	r4, r4, r5
    3290:	10a4      	asrs	r4, r4, #2
    3292:	42a6      	cmp	r6, r4
    3294:	d105      	bne.n	32a2 <__libc_init_array+0x2e>
    3296:	bd70      	pop	{r4, r5, r6, pc}
    3298:	00b3      	lsls	r3, r6, #2
    329a:	58eb      	ldr	r3, [r5, r3]
    329c:	4798      	blx	r3
    329e:	3601      	adds	r6, #1
    32a0:	e7ee      	b.n	3280 <__libc_init_array+0xc>
    32a2:	00b3      	lsls	r3, r6, #2
    32a4:	58eb      	ldr	r3, [r5, r3]
    32a6:	4798      	blx	r3
    32a8:	3601      	adds	r6, #1
    32aa:	e7f2      	b.n	3292 <__libc_init_array+0x1e>
    32ac:	000065bc 	.word	0x000065bc
    32b0:	000065bc 	.word	0x000065bc
    32b4:	000065bc 	.word	0x000065bc
    32b8:	000065c0 	.word	0x000065c0

000032bc <memcpy>:
    32bc:	2300      	movs	r3, #0
    32be:	b510      	push	{r4, lr}
    32c0:	429a      	cmp	r2, r3
    32c2:	d100      	bne.n	32c6 <memcpy+0xa>
    32c4:	bd10      	pop	{r4, pc}
    32c6:	5ccc      	ldrb	r4, [r1, r3]
    32c8:	54c4      	strb	r4, [r0, r3]
    32ca:	3301      	adds	r3, #1
    32cc:	e7f8      	b.n	32c0 <memcpy+0x4>

000032ce <memset>:
    32ce:	0003      	movs	r3, r0
    32d0:	1882      	adds	r2, r0, r2
    32d2:	4293      	cmp	r3, r2
    32d4:	d100      	bne.n	32d8 <memset+0xa>
    32d6:	4770      	bx	lr
    32d8:	7019      	strb	r1, [r3, #0]
    32da:	3301      	adds	r3, #1
    32dc:	e7f9      	b.n	32d2 <memset+0x4>
	...

000032e0 <iprintf>:
    32e0:	b40f      	push	{r0, r1, r2, r3}
    32e2:	4b0b      	ldr	r3, [pc, #44]	; (3310 <iprintf+0x30>)
    32e4:	b513      	push	{r0, r1, r4, lr}
    32e6:	681c      	ldr	r4, [r3, #0]
    32e8:	2c00      	cmp	r4, #0
    32ea:	d005      	beq.n	32f8 <iprintf+0x18>
    32ec:	69a3      	ldr	r3, [r4, #24]
    32ee:	2b00      	cmp	r3, #0
    32f0:	d102      	bne.n	32f8 <iprintf+0x18>
    32f2:	0020      	movs	r0, r4
    32f4:	f000 fa2e 	bl	3754 <__sinit>
    32f8:	ab05      	add	r3, sp, #20
    32fa:	9a04      	ldr	r2, [sp, #16]
    32fc:	68a1      	ldr	r1, [r4, #8]
    32fe:	0020      	movs	r0, r4
    3300:	9301      	str	r3, [sp, #4]
    3302:	f000 fc03 	bl	3b0c <_vfiprintf_r>
    3306:	bc16      	pop	{r1, r2, r4}
    3308:	bc08      	pop	{r3}
    330a:	b004      	add	sp, #16
    330c:	4718      	bx	r3
    330e:	46c0      	nop			; (mov r8, r8)
    3310:	20000158 	.word	0x20000158

00003314 <srand>:
    3314:	4b10      	ldr	r3, [pc, #64]	; (3358 <srand+0x44>)
    3316:	b570      	push	{r4, r5, r6, lr}
    3318:	681c      	ldr	r4, [r3, #0]
    331a:	0005      	movs	r5, r0
    331c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    331e:	2b00      	cmp	r3, #0
    3320:	d115      	bne.n	334e <srand+0x3a>
    3322:	2018      	movs	r0, #24
    3324:	f000 fb18 	bl	3958 <malloc>
    3328:	4b0c      	ldr	r3, [pc, #48]	; (335c <srand+0x48>)
    332a:	63a0      	str	r0, [r4, #56]	; 0x38
    332c:	8003      	strh	r3, [r0, #0]
    332e:	4b0c      	ldr	r3, [pc, #48]	; (3360 <srand+0x4c>)
    3330:	2201      	movs	r2, #1
    3332:	8043      	strh	r3, [r0, #2]
    3334:	4b0b      	ldr	r3, [pc, #44]	; (3364 <srand+0x50>)
    3336:	8083      	strh	r3, [r0, #4]
    3338:	4b0b      	ldr	r3, [pc, #44]	; (3368 <srand+0x54>)
    333a:	80c3      	strh	r3, [r0, #6]
    333c:	4b0b      	ldr	r3, [pc, #44]	; (336c <srand+0x58>)
    333e:	8103      	strh	r3, [r0, #8]
    3340:	2305      	movs	r3, #5
    3342:	8143      	strh	r3, [r0, #10]
    3344:	3306      	adds	r3, #6
    3346:	8183      	strh	r3, [r0, #12]
    3348:	2300      	movs	r3, #0
    334a:	6102      	str	r2, [r0, #16]
    334c:	6143      	str	r3, [r0, #20]
    334e:	2200      	movs	r2, #0
    3350:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3352:	611d      	str	r5, [r3, #16]
    3354:	615a      	str	r2, [r3, #20]
    3356:	bd70      	pop	{r4, r5, r6, pc}
    3358:	20000158 	.word	0x20000158
    335c:	0000330e 	.word	0x0000330e
    3360:	ffffabcd 	.word	0xffffabcd
    3364:	00001234 	.word	0x00001234
    3368:	ffffe66d 	.word	0xffffe66d
    336c:	ffffdeec 	.word	0xffffdeec

00003370 <rand>:
    3370:	4b15      	ldr	r3, [pc, #84]	; (33c8 <rand+0x58>)
    3372:	b510      	push	{r4, lr}
    3374:	681c      	ldr	r4, [r3, #0]
    3376:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3378:	2b00      	cmp	r3, #0
    337a:	d115      	bne.n	33a8 <rand+0x38>
    337c:	2018      	movs	r0, #24
    337e:	f000 faeb 	bl	3958 <malloc>
    3382:	4b12      	ldr	r3, [pc, #72]	; (33cc <rand+0x5c>)
    3384:	63a0      	str	r0, [r4, #56]	; 0x38
    3386:	8003      	strh	r3, [r0, #0]
    3388:	4b11      	ldr	r3, [pc, #68]	; (33d0 <rand+0x60>)
    338a:	2201      	movs	r2, #1
    338c:	8043      	strh	r3, [r0, #2]
    338e:	4b11      	ldr	r3, [pc, #68]	; (33d4 <rand+0x64>)
    3390:	8083      	strh	r3, [r0, #4]
    3392:	4b11      	ldr	r3, [pc, #68]	; (33d8 <rand+0x68>)
    3394:	80c3      	strh	r3, [r0, #6]
    3396:	4b11      	ldr	r3, [pc, #68]	; (33dc <rand+0x6c>)
    3398:	8103      	strh	r3, [r0, #8]
    339a:	2305      	movs	r3, #5
    339c:	8143      	strh	r3, [r0, #10]
    339e:	3306      	adds	r3, #6
    33a0:	8183      	strh	r3, [r0, #12]
    33a2:	2300      	movs	r3, #0
    33a4:	6102      	str	r2, [r0, #16]
    33a6:	6143      	str	r3, [r0, #20]
    33a8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    33aa:	4a0d      	ldr	r2, [pc, #52]	; (33e0 <rand+0x70>)
    33ac:	6920      	ldr	r0, [r4, #16]
    33ae:	6961      	ldr	r1, [r4, #20]
    33b0:	4b0c      	ldr	r3, [pc, #48]	; (33e4 <rand+0x74>)
    33b2:	f7ff ff35 	bl	3220 <__aeabi_lmul>
    33b6:	2201      	movs	r2, #1
    33b8:	2300      	movs	r3, #0
    33ba:	1880      	adds	r0, r0, r2
    33bc:	4159      	adcs	r1, r3
    33be:	6120      	str	r0, [r4, #16]
    33c0:	6161      	str	r1, [r4, #20]
    33c2:	0048      	lsls	r0, r1, #1
    33c4:	0840      	lsrs	r0, r0, #1
    33c6:	bd10      	pop	{r4, pc}
    33c8:	20000158 	.word	0x20000158
    33cc:	0000330e 	.word	0x0000330e
    33d0:	ffffabcd 	.word	0xffffabcd
    33d4:	00001234 	.word	0x00001234
    33d8:	ffffe66d 	.word	0xffffe66d
    33dc:	ffffdeec 	.word	0xffffdeec
    33e0:	4c957f2d 	.word	0x4c957f2d
    33e4:	5851f42d 	.word	0x5851f42d

000033e8 <setbuf>:
    33e8:	424a      	negs	r2, r1
    33ea:	414a      	adcs	r2, r1
    33ec:	2380      	movs	r3, #128	; 0x80
    33ee:	b510      	push	{r4, lr}
    33f0:	0052      	lsls	r2, r2, #1
    33f2:	00db      	lsls	r3, r3, #3
    33f4:	f000 f802 	bl	33fc <setvbuf>
    33f8:	bd10      	pop	{r4, pc}
	...

000033fc <setvbuf>:
    33fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    33fe:	001d      	movs	r5, r3
    3400:	4b4f      	ldr	r3, [pc, #316]	; (3540 <setvbuf+0x144>)
    3402:	b085      	sub	sp, #20
    3404:	681e      	ldr	r6, [r3, #0]
    3406:	0004      	movs	r4, r0
    3408:	000f      	movs	r7, r1
    340a:	9200      	str	r2, [sp, #0]
    340c:	2e00      	cmp	r6, #0
    340e:	d005      	beq.n	341c <setvbuf+0x20>
    3410:	69b3      	ldr	r3, [r6, #24]
    3412:	2b00      	cmp	r3, #0
    3414:	d102      	bne.n	341c <setvbuf+0x20>
    3416:	0030      	movs	r0, r6
    3418:	f000 f99c 	bl	3754 <__sinit>
    341c:	4b49      	ldr	r3, [pc, #292]	; (3544 <setvbuf+0x148>)
    341e:	429c      	cmp	r4, r3
    3420:	d150      	bne.n	34c4 <setvbuf+0xc8>
    3422:	6874      	ldr	r4, [r6, #4]
    3424:	9b00      	ldr	r3, [sp, #0]
    3426:	2b02      	cmp	r3, #2
    3428:	d005      	beq.n	3436 <setvbuf+0x3a>
    342a:	2b01      	cmp	r3, #1
    342c:	d900      	bls.n	3430 <setvbuf+0x34>
    342e:	e084      	b.n	353a <setvbuf+0x13e>
    3430:	2d00      	cmp	r5, #0
    3432:	da00      	bge.n	3436 <setvbuf+0x3a>
    3434:	e081      	b.n	353a <setvbuf+0x13e>
    3436:	0021      	movs	r1, r4
    3438:	0030      	movs	r0, r6
    343a:	f000 f91d 	bl	3678 <_fflush_r>
    343e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3440:	2900      	cmp	r1, #0
    3442:	d008      	beq.n	3456 <setvbuf+0x5a>
    3444:	0023      	movs	r3, r4
    3446:	3344      	adds	r3, #68	; 0x44
    3448:	4299      	cmp	r1, r3
    344a:	d002      	beq.n	3452 <setvbuf+0x56>
    344c:	0030      	movs	r0, r6
    344e:	f000 fa8d 	bl	396c <_free_r>
    3452:	2300      	movs	r3, #0
    3454:	6363      	str	r3, [r4, #52]	; 0x34
    3456:	2300      	movs	r3, #0
    3458:	61a3      	str	r3, [r4, #24]
    345a:	6063      	str	r3, [r4, #4]
    345c:	89a3      	ldrh	r3, [r4, #12]
    345e:	061b      	lsls	r3, r3, #24
    3460:	d503      	bpl.n	346a <setvbuf+0x6e>
    3462:	6921      	ldr	r1, [r4, #16]
    3464:	0030      	movs	r0, r6
    3466:	f000 fa81 	bl	396c <_free_r>
    346a:	89a3      	ldrh	r3, [r4, #12]
    346c:	4a36      	ldr	r2, [pc, #216]	; (3548 <setvbuf+0x14c>)
    346e:	4013      	ands	r3, r2
    3470:	81a3      	strh	r3, [r4, #12]
    3472:	9b00      	ldr	r3, [sp, #0]
    3474:	2b02      	cmp	r3, #2
    3476:	d05a      	beq.n	352e <setvbuf+0x132>
    3478:	ab03      	add	r3, sp, #12
    347a:	aa02      	add	r2, sp, #8
    347c:	0021      	movs	r1, r4
    347e:	0030      	movs	r0, r6
    3480:	f000 f9fe 	bl	3880 <__swhatbuf_r>
    3484:	89a3      	ldrh	r3, [r4, #12]
    3486:	4318      	orrs	r0, r3
    3488:	81a0      	strh	r0, [r4, #12]
    348a:	2d00      	cmp	r5, #0
    348c:	d124      	bne.n	34d8 <setvbuf+0xdc>
    348e:	9d02      	ldr	r5, [sp, #8]
    3490:	0028      	movs	r0, r5
    3492:	f000 fa61 	bl	3958 <malloc>
    3496:	9501      	str	r5, [sp, #4]
    3498:	1e07      	subs	r7, r0, #0
    349a:	d142      	bne.n	3522 <setvbuf+0x126>
    349c:	9b02      	ldr	r3, [sp, #8]
    349e:	9301      	str	r3, [sp, #4]
    34a0:	42ab      	cmp	r3, r5
    34a2:	d139      	bne.n	3518 <setvbuf+0x11c>
    34a4:	2001      	movs	r0, #1
    34a6:	4240      	negs	r0, r0
    34a8:	2302      	movs	r3, #2
    34aa:	89a2      	ldrh	r2, [r4, #12]
    34ac:	4313      	orrs	r3, r2
    34ae:	81a3      	strh	r3, [r4, #12]
    34b0:	2300      	movs	r3, #0
    34b2:	60a3      	str	r3, [r4, #8]
    34b4:	0023      	movs	r3, r4
    34b6:	3347      	adds	r3, #71	; 0x47
    34b8:	6023      	str	r3, [r4, #0]
    34ba:	6123      	str	r3, [r4, #16]
    34bc:	2301      	movs	r3, #1
    34be:	6163      	str	r3, [r4, #20]
    34c0:	b005      	add	sp, #20
    34c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34c4:	4b21      	ldr	r3, [pc, #132]	; (354c <setvbuf+0x150>)
    34c6:	429c      	cmp	r4, r3
    34c8:	d101      	bne.n	34ce <setvbuf+0xd2>
    34ca:	68b4      	ldr	r4, [r6, #8]
    34cc:	e7aa      	b.n	3424 <setvbuf+0x28>
    34ce:	4b20      	ldr	r3, [pc, #128]	; (3550 <setvbuf+0x154>)
    34d0:	429c      	cmp	r4, r3
    34d2:	d1a7      	bne.n	3424 <setvbuf+0x28>
    34d4:	68f4      	ldr	r4, [r6, #12]
    34d6:	e7a5      	b.n	3424 <setvbuf+0x28>
    34d8:	2f00      	cmp	r7, #0
    34da:	d0d9      	beq.n	3490 <setvbuf+0x94>
    34dc:	69b3      	ldr	r3, [r6, #24]
    34de:	2b00      	cmp	r3, #0
    34e0:	d102      	bne.n	34e8 <setvbuf+0xec>
    34e2:	0030      	movs	r0, r6
    34e4:	f000 f936 	bl	3754 <__sinit>
    34e8:	9b00      	ldr	r3, [sp, #0]
    34ea:	2b01      	cmp	r3, #1
    34ec:	d103      	bne.n	34f6 <setvbuf+0xfa>
    34ee:	89a3      	ldrh	r3, [r4, #12]
    34f0:	9a00      	ldr	r2, [sp, #0]
    34f2:	431a      	orrs	r2, r3
    34f4:	81a2      	strh	r2, [r4, #12]
    34f6:	2008      	movs	r0, #8
    34f8:	89a3      	ldrh	r3, [r4, #12]
    34fa:	6027      	str	r7, [r4, #0]
    34fc:	6127      	str	r7, [r4, #16]
    34fe:	6165      	str	r5, [r4, #20]
    3500:	4018      	ands	r0, r3
    3502:	d018      	beq.n	3536 <setvbuf+0x13a>
    3504:	2001      	movs	r0, #1
    3506:	4018      	ands	r0, r3
    3508:	2300      	movs	r3, #0
    350a:	4298      	cmp	r0, r3
    350c:	d011      	beq.n	3532 <setvbuf+0x136>
    350e:	426d      	negs	r5, r5
    3510:	60a3      	str	r3, [r4, #8]
    3512:	61a5      	str	r5, [r4, #24]
    3514:	0018      	movs	r0, r3
    3516:	e7d3      	b.n	34c0 <setvbuf+0xc4>
    3518:	9801      	ldr	r0, [sp, #4]
    351a:	f000 fa1d 	bl	3958 <malloc>
    351e:	1e07      	subs	r7, r0, #0
    3520:	d0c0      	beq.n	34a4 <setvbuf+0xa8>
    3522:	2380      	movs	r3, #128	; 0x80
    3524:	89a2      	ldrh	r2, [r4, #12]
    3526:	9d01      	ldr	r5, [sp, #4]
    3528:	4313      	orrs	r3, r2
    352a:	81a3      	strh	r3, [r4, #12]
    352c:	e7d6      	b.n	34dc <setvbuf+0xe0>
    352e:	2000      	movs	r0, #0
    3530:	e7ba      	b.n	34a8 <setvbuf+0xac>
    3532:	60a5      	str	r5, [r4, #8]
    3534:	e7c4      	b.n	34c0 <setvbuf+0xc4>
    3536:	60a0      	str	r0, [r4, #8]
    3538:	e7c2      	b.n	34c0 <setvbuf+0xc4>
    353a:	2001      	movs	r0, #1
    353c:	4240      	negs	r0, r0
    353e:	e7bf      	b.n	34c0 <setvbuf+0xc4>
    3540:	20000158 	.word	0x20000158
    3544:	0000653c 	.word	0x0000653c
    3548:	fffff35c 	.word	0xfffff35c
    354c:	0000655c 	.word	0x0000655c
    3550:	0000651c 	.word	0x0000651c

00003554 <strlen>:
    3554:	2300      	movs	r3, #0
    3556:	5cc2      	ldrb	r2, [r0, r3]
    3558:	3301      	adds	r3, #1
    355a:	2a00      	cmp	r2, #0
    355c:	d1fb      	bne.n	3556 <strlen+0x2>
    355e:	1e58      	subs	r0, r3, #1
    3560:	4770      	bx	lr
	...

00003564 <__sflush_r>:
    3564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3566:	898a      	ldrh	r2, [r1, #12]
    3568:	0005      	movs	r5, r0
    356a:	000c      	movs	r4, r1
    356c:	0713      	lsls	r3, r2, #28
    356e:	d460      	bmi.n	3632 <__sflush_r+0xce>
    3570:	684b      	ldr	r3, [r1, #4]
    3572:	2b00      	cmp	r3, #0
    3574:	dc04      	bgt.n	3580 <__sflush_r+0x1c>
    3576:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3578:	2b00      	cmp	r3, #0
    357a:	dc01      	bgt.n	3580 <__sflush_r+0x1c>
    357c:	2000      	movs	r0, #0
    357e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3580:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3582:	2f00      	cmp	r7, #0
    3584:	d0fa      	beq.n	357c <__sflush_r+0x18>
    3586:	2300      	movs	r3, #0
    3588:	682e      	ldr	r6, [r5, #0]
    358a:	602b      	str	r3, [r5, #0]
    358c:	2380      	movs	r3, #128	; 0x80
    358e:	015b      	lsls	r3, r3, #5
    3590:	401a      	ands	r2, r3
    3592:	d034      	beq.n	35fe <__sflush_r+0x9a>
    3594:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3596:	89a3      	ldrh	r3, [r4, #12]
    3598:	075b      	lsls	r3, r3, #29
    359a:	d506      	bpl.n	35aa <__sflush_r+0x46>
    359c:	6863      	ldr	r3, [r4, #4]
    359e:	1ac0      	subs	r0, r0, r3
    35a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    35a2:	2b00      	cmp	r3, #0
    35a4:	d001      	beq.n	35aa <__sflush_r+0x46>
    35a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    35a8:	1ac0      	subs	r0, r0, r3
    35aa:	0002      	movs	r2, r0
    35ac:	6a21      	ldr	r1, [r4, #32]
    35ae:	2300      	movs	r3, #0
    35b0:	0028      	movs	r0, r5
    35b2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    35b4:	47b8      	blx	r7
    35b6:	89a1      	ldrh	r1, [r4, #12]
    35b8:	1c43      	adds	r3, r0, #1
    35ba:	d106      	bne.n	35ca <__sflush_r+0x66>
    35bc:	682b      	ldr	r3, [r5, #0]
    35be:	2b1d      	cmp	r3, #29
    35c0:	d831      	bhi.n	3626 <__sflush_r+0xc2>
    35c2:	4a2c      	ldr	r2, [pc, #176]	; (3674 <__sflush_r+0x110>)
    35c4:	40da      	lsrs	r2, r3
    35c6:	07d3      	lsls	r3, r2, #31
    35c8:	d52d      	bpl.n	3626 <__sflush_r+0xc2>
    35ca:	2300      	movs	r3, #0
    35cc:	6063      	str	r3, [r4, #4]
    35ce:	6923      	ldr	r3, [r4, #16]
    35d0:	6023      	str	r3, [r4, #0]
    35d2:	04cb      	lsls	r3, r1, #19
    35d4:	d505      	bpl.n	35e2 <__sflush_r+0x7e>
    35d6:	1c43      	adds	r3, r0, #1
    35d8:	d102      	bne.n	35e0 <__sflush_r+0x7c>
    35da:	682b      	ldr	r3, [r5, #0]
    35dc:	2b00      	cmp	r3, #0
    35de:	d100      	bne.n	35e2 <__sflush_r+0x7e>
    35e0:	6560      	str	r0, [r4, #84]	; 0x54
    35e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    35e4:	602e      	str	r6, [r5, #0]
    35e6:	2900      	cmp	r1, #0
    35e8:	d0c8      	beq.n	357c <__sflush_r+0x18>
    35ea:	0023      	movs	r3, r4
    35ec:	3344      	adds	r3, #68	; 0x44
    35ee:	4299      	cmp	r1, r3
    35f0:	d002      	beq.n	35f8 <__sflush_r+0x94>
    35f2:	0028      	movs	r0, r5
    35f4:	f000 f9ba 	bl	396c <_free_r>
    35f8:	2000      	movs	r0, #0
    35fa:	6360      	str	r0, [r4, #52]	; 0x34
    35fc:	e7bf      	b.n	357e <__sflush_r+0x1a>
    35fe:	2301      	movs	r3, #1
    3600:	6a21      	ldr	r1, [r4, #32]
    3602:	0028      	movs	r0, r5
    3604:	47b8      	blx	r7
    3606:	1c43      	adds	r3, r0, #1
    3608:	d1c5      	bne.n	3596 <__sflush_r+0x32>
    360a:	682b      	ldr	r3, [r5, #0]
    360c:	2b00      	cmp	r3, #0
    360e:	d0c2      	beq.n	3596 <__sflush_r+0x32>
    3610:	2b1d      	cmp	r3, #29
    3612:	d001      	beq.n	3618 <__sflush_r+0xb4>
    3614:	2b16      	cmp	r3, #22
    3616:	d101      	bne.n	361c <__sflush_r+0xb8>
    3618:	602e      	str	r6, [r5, #0]
    361a:	e7af      	b.n	357c <__sflush_r+0x18>
    361c:	2340      	movs	r3, #64	; 0x40
    361e:	89a2      	ldrh	r2, [r4, #12]
    3620:	4313      	orrs	r3, r2
    3622:	81a3      	strh	r3, [r4, #12]
    3624:	e7ab      	b.n	357e <__sflush_r+0x1a>
    3626:	2340      	movs	r3, #64	; 0x40
    3628:	430b      	orrs	r3, r1
    362a:	2001      	movs	r0, #1
    362c:	81a3      	strh	r3, [r4, #12]
    362e:	4240      	negs	r0, r0
    3630:	e7a5      	b.n	357e <__sflush_r+0x1a>
    3632:	690f      	ldr	r7, [r1, #16]
    3634:	2f00      	cmp	r7, #0
    3636:	d0a1      	beq.n	357c <__sflush_r+0x18>
    3638:	680b      	ldr	r3, [r1, #0]
    363a:	600f      	str	r7, [r1, #0]
    363c:	1bdb      	subs	r3, r3, r7
    363e:	9301      	str	r3, [sp, #4]
    3640:	2300      	movs	r3, #0
    3642:	0792      	lsls	r2, r2, #30
    3644:	d100      	bne.n	3648 <__sflush_r+0xe4>
    3646:	694b      	ldr	r3, [r1, #20]
    3648:	60a3      	str	r3, [r4, #8]
    364a:	9b01      	ldr	r3, [sp, #4]
    364c:	2b00      	cmp	r3, #0
    364e:	dc00      	bgt.n	3652 <__sflush_r+0xee>
    3650:	e794      	b.n	357c <__sflush_r+0x18>
    3652:	9b01      	ldr	r3, [sp, #4]
    3654:	003a      	movs	r2, r7
    3656:	6a21      	ldr	r1, [r4, #32]
    3658:	0028      	movs	r0, r5
    365a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    365c:	47b0      	blx	r6
    365e:	2800      	cmp	r0, #0
    3660:	dc03      	bgt.n	366a <__sflush_r+0x106>
    3662:	2340      	movs	r3, #64	; 0x40
    3664:	89a2      	ldrh	r2, [r4, #12]
    3666:	4313      	orrs	r3, r2
    3668:	e7df      	b.n	362a <__sflush_r+0xc6>
    366a:	9b01      	ldr	r3, [sp, #4]
    366c:	183f      	adds	r7, r7, r0
    366e:	1a1b      	subs	r3, r3, r0
    3670:	9301      	str	r3, [sp, #4]
    3672:	e7ea      	b.n	364a <__sflush_r+0xe6>
    3674:	20400001 	.word	0x20400001

00003678 <_fflush_r>:
    3678:	690b      	ldr	r3, [r1, #16]
    367a:	b570      	push	{r4, r5, r6, lr}
    367c:	0005      	movs	r5, r0
    367e:	000c      	movs	r4, r1
    3680:	2b00      	cmp	r3, #0
    3682:	d101      	bne.n	3688 <_fflush_r+0x10>
    3684:	2000      	movs	r0, #0
    3686:	bd70      	pop	{r4, r5, r6, pc}
    3688:	2800      	cmp	r0, #0
    368a:	d004      	beq.n	3696 <_fflush_r+0x1e>
    368c:	6983      	ldr	r3, [r0, #24]
    368e:	2b00      	cmp	r3, #0
    3690:	d101      	bne.n	3696 <_fflush_r+0x1e>
    3692:	f000 f85f 	bl	3754 <__sinit>
    3696:	4b0b      	ldr	r3, [pc, #44]	; (36c4 <_fflush_r+0x4c>)
    3698:	429c      	cmp	r4, r3
    369a:	d109      	bne.n	36b0 <_fflush_r+0x38>
    369c:	686c      	ldr	r4, [r5, #4]
    369e:	220c      	movs	r2, #12
    36a0:	5ea3      	ldrsh	r3, [r4, r2]
    36a2:	2b00      	cmp	r3, #0
    36a4:	d0ee      	beq.n	3684 <_fflush_r+0xc>
    36a6:	0021      	movs	r1, r4
    36a8:	0028      	movs	r0, r5
    36aa:	f7ff ff5b 	bl	3564 <__sflush_r>
    36ae:	e7ea      	b.n	3686 <_fflush_r+0xe>
    36b0:	4b05      	ldr	r3, [pc, #20]	; (36c8 <_fflush_r+0x50>)
    36b2:	429c      	cmp	r4, r3
    36b4:	d101      	bne.n	36ba <_fflush_r+0x42>
    36b6:	68ac      	ldr	r4, [r5, #8]
    36b8:	e7f1      	b.n	369e <_fflush_r+0x26>
    36ba:	4b04      	ldr	r3, [pc, #16]	; (36cc <_fflush_r+0x54>)
    36bc:	429c      	cmp	r4, r3
    36be:	d1ee      	bne.n	369e <_fflush_r+0x26>
    36c0:	68ec      	ldr	r4, [r5, #12]
    36c2:	e7ec      	b.n	369e <_fflush_r+0x26>
    36c4:	0000653c 	.word	0x0000653c
    36c8:	0000655c 	.word	0x0000655c
    36cc:	0000651c 	.word	0x0000651c

000036d0 <_cleanup_r>:
    36d0:	b510      	push	{r4, lr}
    36d2:	4902      	ldr	r1, [pc, #8]	; (36dc <_cleanup_r+0xc>)
    36d4:	f000 f8b2 	bl	383c <_fwalk_reent>
    36d8:	bd10      	pop	{r4, pc}
    36da:	46c0      	nop			; (mov r8, r8)
    36dc:	00003679 	.word	0x00003679

000036e0 <std.isra.0>:
    36e0:	2300      	movs	r3, #0
    36e2:	b510      	push	{r4, lr}
    36e4:	0004      	movs	r4, r0
    36e6:	6003      	str	r3, [r0, #0]
    36e8:	6043      	str	r3, [r0, #4]
    36ea:	6083      	str	r3, [r0, #8]
    36ec:	8181      	strh	r1, [r0, #12]
    36ee:	6643      	str	r3, [r0, #100]	; 0x64
    36f0:	81c2      	strh	r2, [r0, #14]
    36f2:	6103      	str	r3, [r0, #16]
    36f4:	6143      	str	r3, [r0, #20]
    36f6:	6183      	str	r3, [r0, #24]
    36f8:	0019      	movs	r1, r3
    36fa:	2208      	movs	r2, #8
    36fc:	305c      	adds	r0, #92	; 0x5c
    36fe:	f7ff fde6 	bl	32ce <memset>
    3702:	4b05      	ldr	r3, [pc, #20]	; (3718 <std.isra.0+0x38>)
    3704:	6224      	str	r4, [r4, #32]
    3706:	6263      	str	r3, [r4, #36]	; 0x24
    3708:	4b04      	ldr	r3, [pc, #16]	; (371c <std.isra.0+0x3c>)
    370a:	62a3      	str	r3, [r4, #40]	; 0x28
    370c:	4b04      	ldr	r3, [pc, #16]	; (3720 <std.isra.0+0x40>)
    370e:	62e3      	str	r3, [r4, #44]	; 0x2c
    3710:	4b04      	ldr	r3, [pc, #16]	; (3724 <std.isra.0+0x44>)
    3712:	6323      	str	r3, [r4, #48]	; 0x30
    3714:	bd10      	pop	{r4, pc}
    3716:	46c0      	nop			; (mov r8, r8)
    3718:	00004079 	.word	0x00004079
    371c:	000040a1 	.word	0x000040a1
    3720:	000040d9 	.word	0x000040d9
    3724:	00004105 	.word	0x00004105

00003728 <__sfmoreglue>:
    3728:	b570      	push	{r4, r5, r6, lr}
    372a:	2568      	movs	r5, #104	; 0x68
    372c:	1e4a      	subs	r2, r1, #1
    372e:	4355      	muls	r5, r2
    3730:	000e      	movs	r6, r1
    3732:	0029      	movs	r1, r5
    3734:	3174      	adds	r1, #116	; 0x74
    3736:	f000 f963 	bl	3a00 <_malloc_r>
    373a:	1e04      	subs	r4, r0, #0
    373c:	d008      	beq.n	3750 <__sfmoreglue+0x28>
    373e:	2100      	movs	r1, #0
    3740:	002a      	movs	r2, r5
    3742:	6001      	str	r1, [r0, #0]
    3744:	6046      	str	r6, [r0, #4]
    3746:	300c      	adds	r0, #12
    3748:	60a0      	str	r0, [r4, #8]
    374a:	3268      	adds	r2, #104	; 0x68
    374c:	f7ff fdbf 	bl	32ce <memset>
    3750:	0020      	movs	r0, r4
    3752:	bd70      	pop	{r4, r5, r6, pc}

00003754 <__sinit>:
    3754:	6983      	ldr	r3, [r0, #24]
    3756:	b513      	push	{r0, r1, r4, lr}
    3758:	0004      	movs	r4, r0
    375a:	2b00      	cmp	r3, #0
    375c:	d128      	bne.n	37b0 <__sinit+0x5c>
    375e:	6483      	str	r3, [r0, #72]	; 0x48
    3760:	64c3      	str	r3, [r0, #76]	; 0x4c
    3762:	6503      	str	r3, [r0, #80]	; 0x50
    3764:	4b13      	ldr	r3, [pc, #76]	; (37b4 <__sinit+0x60>)
    3766:	4a14      	ldr	r2, [pc, #80]	; (37b8 <__sinit+0x64>)
    3768:	681b      	ldr	r3, [r3, #0]
    376a:	6282      	str	r2, [r0, #40]	; 0x28
    376c:	9301      	str	r3, [sp, #4]
    376e:	4298      	cmp	r0, r3
    3770:	d101      	bne.n	3776 <__sinit+0x22>
    3772:	2301      	movs	r3, #1
    3774:	6183      	str	r3, [r0, #24]
    3776:	0020      	movs	r0, r4
    3778:	f000 f820 	bl	37bc <__sfp>
    377c:	6060      	str	r0, [r4, #4]
    377e:	0020      	movs	r0, r4
    3780:	f000 f81c 	bl	37bc <__sfp>
    3784:	60a0      	str	r0, [r4, #8]
    3786:	0020      	movs	r0, r4
    3788:	f000 f818 	bl	37bc <__sfp>
    378c:	2200      	movs	r2, #0
    378e:	60e0      	str	r0, [r4, #12]
    3790:	2104      	movs	r1, #4
    3792:	6860      	ldr	r0, [r4, #4]
    3794:	f7ff ffa4 	bl	36e0 <std.isra.0>
    3798:	2201      	movs	r2, #1
    379a:	2109      	movs	r1, #9
    379c:	68a0      	ldr	r0, [r4, #8]
    379e:	f7ff ff9f 	bl	36e0 <std.isra.0>
    37a2:	2202      	movs	r2, #2
    37a4:	2112      	movs	r1, #18
    37a6:	68e0      	ldr	r0, [r4, #12]
    37a8:	f7ff ff9a 	bl	36e0 <std.isra.0>
    37ac:	2301      	movs	r3, #1
    37ae:	61a3      	str	r3, [r4, #24]
    37b0:	bd13      	pop	{r0, r1, r4, pc}
    37b2:	46c0      	nop			; (mov r8, r8)
    37b4:	00006518 	.word	0x00006518
    37b8:	000036d1 	.word	0x000036d1

000037bc <__sfp>:
    37bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    37be:	4b1e      	ldr	r3, [pc, #120]	; (3838 <__sfp+0x7c>)
    37c0:	0007      	movs	r7, r0
    37c2:	681e      	ldr	r6, [r3, #0]
    37c4:	69b3      	ldr	r3, [r6, #24]
    37c6:	2b00      	cmp	r3, #0
    37c8:	d102      	bne.n	37d0 <__sfp+0x14>
    37ca:	0030      	movs	r0, r6
    37cc:	f7ff ffc2 	bl	3754 <__sinit>
    37d0:	3648      	adds	r6, #72	; 0x48
    37d2:	68b4      	ldr	r4, [r6, #8]
    37d4:	6873      	ldr	r3, [r6, #4]
    37d6:	3b01      	subs	r3, #1
    37d8:	d504      	bpl.n	37e4 <__sfp+0x28>
    37da:	6833      	ldr	r3, [r6, #0]
    37dc:	2b00      	cmp	r3, #0
    37de:	d007      	beq.n	37f0 <__sfp+0x34>
    37e0:	6836      	ldr	r6, [r6, #0]
    37e2:	e7f6      	b.n	37d2 <__sfp+0x16>
    37e4:	220c      	movs	r2, #12
    37e6:	5ea5      	ldrsh	r5, [r4, r2]
    37e8:	2d00      	cmp	r5, #0
    37ea:	d00d      	beq.n	3808 <__sfp+0x4c>
    37ec:	3468      	adds	r4, #104	; 0x68
    37ee:	e7f2      	b.n	37d6 <__sfp+0x1a>
    37f0:	2104      	movs	r1, #4
    37f2:	0038      	movs	r0, r7
    37f4:	f7ff ff98 	bl	3728 <__sfmoreglue>
    37f8:	6030      	str	r0, [r6, #0]
    37fa:	2800      	cmp	r0, #0
    37fc:	d1f0      	bne.n	37e0 <__sfp+0x24>
    37fe:	230c      	movs	r3, #12
    3800:	0004      	movs	r4, r0
    3802:	603b      	str	r3, [r7, #0]
    3804:	0020      	movs	r0, r4
    3806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3808:	2301      	movs	r3, #1
    380a:	0020      	movs	r0, r4
    380c:	425b      	negs	r3, r3
    380e:	81e3      	strh	r3, [r4, #14]
    3810:	3302      	adds	r3, #2
    3812:	81a3      	strh	r3, [r4, #12]
    3814:	6665      	str	r5, [r4, #100]	; 0x64
    3816:	6025      	str	r5, [r4, #0]
    3818:	60a5      	str	r5, [r4, #8]
    381a:	6065      	str	r5, [r4, #4]
    381c:	6125      	str	r5, [r4, #16]
    381e:	6165      	str	r5, [r4, #20]
    3820:	61a5      	str	r5, [r4, #24]
    3822:	2208      	movs	r2, #8
    3824:	0029      	movs	r1, r5
    3826:	305c      	adds	r0, #92	; 0x5c
    3828:	f7ff fd51 	bl	32ce <memset>
    382c:	6365      	str	r5, [r4, #52]	; 0x34
    382e:	63a5      	str	r5, [r4, #56]	; 0x38
    3830:	64a5      	str	r5, [r4, #72]	; 0x48
    3832:	64e5      	str	r5, [r4, #76]	; 0x4c
    3834:	e7e6      	b.n	3804 <__sfp+0x48>
    3836:	46c0      	nop			; (mov r8, r8)
    3838:	00006518 	.word	0x00006518

0000383c <_fwalk_reent>:
    383c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    383e:	0004      	movs	r4, r0
    3840:	0007      	movs	r7, r0
    3842:	2600      	movs	r6, #0
    3844:	9101      	str	r1, [sp, #4]
    3846:	3448      	adds	r4, #72	; 0x48
    3848:	2c00      	cmp	r4, #0
    384a:	d101      	bne.n	3850 <_fwalk_reent+0x14>
    384c:	0030      	movs	r0, r6
    384e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3850:	6863      	ldr	r3, [r4, #4]
    3852:	68a5      	ldr	r5, [r4, #8]
    3854:	9300      	str	r3, [sp, #0]
    3856:	9b00      	ldr	r3, [sp, #0]
    3858:	3b01      	subs	r3, #1
    385a:	9300      	str	r3, [sp, #0]
    385c:	d501      	bpl.n	3862 <_fwalk_reent+0x26>
    385e:	6824      	ldr	r4, [r4, #0]
    3860:	e7f2      	b.n	3848 <_fwalk_reent+0xc>
    3862:	89ab      	ldrh	r3, [r5, #12]
    3864:	2b01      	cmp	r3, #1
    3866:	d908      	bls.n	387a <_fwalk_reent+0x3e>
    3868:	220e      	movs	r2, #14
    386a:	5eab      	ldrsh	r3, [r5, r2]
    386c:	3301      	adds	r3, #1
    386e:	d004      	beq.n	387a <_fwalk_reent+0x3e>
    3870:	0029      	movs	r1, r5
    3872:	0038      	movs	r0, r7
    3874:	9b01      	ldr	r3, [sp, #4]
    3876:	4798      	blx	r3
    3878:	4306      	orrs	r6, r0
    387a:	3568      	adds	r5, #104	; 0x68
    387c:	e7eb      	b.n	3856 <_fwalk_reent+0x1a>
	...

00003880 <__swhatbuf_r>:
    3880:	b570      	push	{r4, r5, r6, lr}
    3882:	000e      	movs	r6, r1
    3884:	001d      	movs	r5, r3
    3886:	230e      	movs	r3, #14
    3888:	5ec9      	ldrsh	r1, [r1, r3]
    388a:	b090      	sub	sp, #64	; 0x40
    388c:	0014      	movs	r4, r2
    388e:	2900      	cmp	r1, #0
    3890:	da07      	bge.n	38a2 <__swhatbuf_r+0x22>
    3892:	2300      	movs	r3, #0
    3894:	602b      	str	r3, [r5, #0]
    3896:	89b3      	ldrh	r3, [r6, #12]
    3898:	061b      	lsls	r3, r3, #24
    389a:	d411      	bmi.n	38c0 <__swhatbuf_r+0x40>
    389c:	2380      	movs	r3, #128	; 0x80
    389e:	00db      	lsls	r3, r3, #3
    38a0:	e00f      	b.n	38c2 <__swhatbuf_r+0x42>
    38a2:	aa01      	add	r2, sp, #4
    38a4:	f000 fd26 	bl	42f4 <_fstat_r>
    38a8:	2800      	cmp	r0, #0
    38aa:	dbf2      	blt.n	3892 <__swhatbuf_r+0x12>
    38ac:	22f0      	movs	r2, #240	; 0xf0
    38ae:	9b02      	ldr	r3, [sp, #8]
    38b0:	0212      	lsls	r2, r2, #8
    38b2:	4013      	ands	r3, r2
    38b4:	4a05      	ldr	r2, [pc, #20]	; (38cc <__swhatbuf_r+0x4c>)
    38b6:	189b      	adds	r3, r3, r2
    38b8:	425a      	negs	r2, r3
    38ba:	4153      	adcs	r3, r2
    38bc:	602b      	str	r3, [r5, #0]
    38be:	e7ed      	b.n	389c <__swhatbuf_r+0x1c>
    38c0:	2340      	movs	r3, #64	; 0x40
    38c2:	2000      	movs	r0, #0
    38c4:	6023      	str	r3, [r4, #0]
    38c6:	b010      	add	sp, #64	; 0x40
    38c8:	bd70      	pop	{r4, r5, r6, pc}
    38ca:	46c0      	nop			; (mov r8, r8)
    38cc:	ffffe000 	.word	0xffffe000

000038d0 <__smakebuf_r>:
    38d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    38d2:	2602      	movs	r6, #2
    38d4:	898b      	ldrh	r3, [r1, #12]
    38d6:	0005      	movs	r5, r0
    38d8:	000c      	movs	r4, r1
    38da:	4233      	tst	r3, r6
    38dc:	d006      	beq.n	38ec <__smakebuf_r+0x1c>
    38de:	0023      	movs	r3, r4
    38e0:	3347      	adds	r3, #71	; 0x47
    38e2:	6023      	str	r3, [r4, #0]
    38e4:	6123      	str	r3, [r4, #16]
    38e6:	2301      	movs	r3, #1
    38e8:	6163      	str	r3, [r4, #20]
    38ea:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    38ec:	ab01      	add	r3, sp, #4
    38ee:	466a      	mov	r2, sp
    38f0:	f7ff ffc6 	bl	3880 <__swhatbuf_r>
    38f4:	9900      	ldr	r1, [sp, #0]
    38f6:	0007      	movs	r7, r0
    38f8:	0028      	movs	r0, r5
    38fa:	f000 f881 	bl	3a00 <_malloc_r>
    38fe:	2800      	cmp	r0, #0
    3900:	d108      	bne.n	3914 <__smakebuf_r+0x44>
    3902:	220c      	movs	r2, #12
    3904:	5ea3      	ldrsh	r3, [r4, r2]
    3906:	059a      	lsls	r2, r3, #22
    3908:	d4ef      	bmi.n	38ea <__smakebuf_r+0x1a>
    390a:	2203      	movs	r2, #3
    390c:	4393      	bics	r3, r2
    390e:	431e      	orrs	r6, r3
    3910:	81a6      	strh	r6, [r4, #12]
    3912:	e7e4      	b.n	38de <__smakebuf_r+0xe>
    3914:	4b0f      	ldr	r3, [pc, #60]	; (3954 <__smakebuf_r+0x84>)
    3916:	62ab      	str	r3, [r5, #40]	; 0x28
    3918:	2380      	movs	r3, #128	; 0x80
    391a:	89a2      	ldrh	r2, [r4, #12]
    391c:	6020      	str	r0, [r4, #0]
    391e:	4313      	orrs	r3, r2
    3920:	81a3      	strh	r3, [r4, #12]
    3922:	9b00      	ldr	r3, [sp, #0]
    3924:	6120      	str	r0, [r4, #16]
    3926:	6163      	str	r3, [r4, #20]
    3928:	9b01      	ldr	r3, [sp, #4]
    392a:	2b00      	cmp	r3, #0
    392c:	d00d      	beq.n	394a <__smakebuf_r+0x7a>
    392e:	230e      	movs	r3, #14
    3930:	5ee1      	ldrsh	r1, [r4, r3]
    3932:	0028      	movs	r0, r5
    3934:	f000 fcf0 	bl	4318 <_isatty_r>
    3938:	2800      	cmp	r0, #0
    393a:	d006      	beq.n	394a <__smakebuf_r+0x7a>
    393c:	2203      	movs	r2, #3
    393e:	89a3      	ldrh	r3, [r4, #12]
    3940:	4393      	bics	r3, r2
    3942:	001a      	movs	r2, r3
    3944:	2301      	movs	r3, #1
    3946:	4313      	orrs	r3, r2
    3948:	81a3      	strh	r3, [r4, #12]
    394a:	89a0      	ldrh	r0, [r4, #12]
    394c:	4338      	orrs	r0, r7
    394e:	81a0      	strh	r0, [r4, #12]
    3950:	e7cb      	b.n	38ea <__smakebuf_r+0x1a>
    3952:	46c0      	nop			; (mov r8, r8)
    3954:	000036d1 	.word	0x000036d1

00003958 <malloc>:
    3958:	b510      	push	{r4, lr}
    395a:	4b03      	ldr	r3, [pc, #12]	; (3968 <malloc+0x10>)
    395c:	0001      	movs	r1, r0
    395e:	6818      	ldr	r0, [r3, #0]
    3960:	f000 f84e 	bl	3a00 <_malloc_r>
    3964:	bd10      	pop	{r4, pc}
    3966:	46c0      	nop			; (mov r8, r8)
    3968:	20000158 	.word	0x20000158

0000396c <_free_r>:
    396c:	b570      	push	{r4, r5, r6, lr}
    396e:	0005      	movs	r5, r0
    3970:	2900      	cmp	r1, #0
    3972:	d010      	beq.n	3996 <_free_r+0x2a>
    3974:	1f0c      	subs	r4, r1, #4
    3976:	6823      	ldr	r3, [r4, #0]
    3978:	2b00      	cmp	r3, #0
    397a:	da00      	bge.n	397e <_free_r+0x12>
    397c:	18e4      	adds	r4, r4, r3
    397e:	0028      	movs	r0, r5
    3980:	f000 fcfb 	bl	437a <__malloc_lock>
    3984:	4a1d      	ldr	r2, [pc, #116]	; (39fc <_free_r+0x90>)
    3986:	6813      	ldr	r3, [r2, #0]
    3988:	2b00      	cmp	r3, #0
    398a:	d105      	bne.n	3998 <_free_r+0x2c>
    398c:	6063      	str	r3, [r4, #4]
    398e:	6014      	str	r4, [r2, #0]
    3990:	0028      	movs	r0, r5
    3992:	f000 fcf3 	bl	437c <__malloc_unlock>
    3996:	bd70      	pop	{r4, r5, r6, pc}
    3998:	42a3      	cmp	r3, r4
    399a:	d909      	bls.n	39b0 <_free_r+0x44>
    399c:	6821      	ldr	r1, [r4, #0]
    399e:	1860      	adds	r0, r4, r1
    39a0:	4283      	cmp	r3, r0
    39a2:	d1f3      	bne.n	398c <_free_r+0x20>
    39a4:	6818      	ldr	r0, [r3, #0]
    39a6:	685b      	ldr	r3, [r3, #4]
    39a8:	1841      	adds	r1, r0, r1
    39aa:	6021      	str	r1, [r4, #0]
    39ac:	e7ee      	b.n	398c <_free_r+0x20>
    39ae:	0013      	movs	r3, r2
    39b0:	685a      	ldr	r2, [r3, #4]
    39b2:	2a00      	cmp	r2, #0
    39b4:	d001      	beq.n	39ba <_free_r+0x4e>
    39b6:	42a2      	cmp	r2, r4
    39b8:	d9f9      	bls.n	39ae <_free_r+0x42>
    39ba:	6819      	ldr	r1, [r3, #0]
    39bc:	1858      	adds	r0, r3, r1
    39be:	42a0      	cmp	r0, r4
    39c0:	d10b      	bne.n	39da <_free_r+0x6e>
    39c2:	6820      	ldr	r0, [r4, #0]
    39c4:	1809      	adds	r1, r1, r0
    39c6:	1858      	adds	r0, r3, r1
    39c8:	6019      	str	r1, [r3, #0]
    39ca:	4282      	cmp	r2, r0
    39cc:	d1e0      	bne.n	3990 <_free_r+0x24>
    39ce:	6810      	ldr	r0, [r2, #0]
    39d0:	6852      	ldr	r2, [r2, #4]
    39d2:	1841      	adds	r1, r0, r1
    39d4:	6019      	str	r1, [r3, #0]
    39d6:	605a      	str	r2, [r3, #4]
    39d8:	e7da      	b.n	3990 <_free_r+0x24>
    39da:	42a0      	cmp	r0, r4
    39dc:	d902      	bls.n	39e4 <_free_r+0x78>
    39de:	230c      	movs	r3, #12
    39e0:	602b      	str	r3, [r5, #0]
    39e2:	e7d5      	b.n	3990 <_free_r+0x24>
    39e4:	6821      	ldr	r1, [r4, #0]
    39e6:	1860      	adds	r0, r4, r1
    39e8:	4282      	cmp	r2, r0
    39ea:	d103      	bne.n	39f4 <_free_r+0x88>
    39ec:	6810      	ldr	r0, [r2, #0]
    39ee:	6852      	ldr	r2, [r2, #4]
    39f0:	1841      	adds	r1, r0, r1
    39f2:	6021      	str	r1, [r4, #0]
    39f4:	6062      	str	r2, [r4, #4]
    39f6:	605c      	str	r4, [r3, #4]
    39f8:	e7ca      	b.n	3990 <_free_r+0x24>
    39fa:	46c0      	nop			; (mov r8, r8)
    39fc:	2000029c 	.word	0x2000029c

00003a00 <_malloc_r>:
    3a00:	2303      	movs	r3, #3
    3a02:	b570      	push	{r4, r5, r6, lr}
    3a04:	1ccd      	adds	r5, r1, #3
    3a06:	439d      	bics	r5, r3
    3a08:	3508      	adds	r5, #8
    3a0a:	0006      	movs	r6, r0
    3a0c:	2d0c      	cmp	r5, #12
    3a0e:	d21e      	bcs.n	3a4e <_malloc_r+0x4e>
    3a10:	250c      	movs	r5, #12
    3a12:	42a9      	cmp	r1, r5
    3a14:	d81d      	bhi.n	3a52 <_malloc_r+0x52>
    3a16:	0030      	movs	r0, r6
    3a18:	f000 fcaf 	bl	437a <__malloc_lock>
    3a1c:	4a25      	ldr	r2, [pc, #148]	; (3ab4 <_malloc_r+0xb4>)
    3a1e:	6814      	ldr	r4, [r2, #0]
    3a20:	0021      	movs	r1, r4
    3a22:	2900      	cmp	r1, #0
    3a24:	d119      	bne.n	3a5a <_malloc_r+0x5a>
    3a26:	4c24      	ldr	r4, [pc, #144]	; (3ab8 <_malloc_r+0xb8>)
    3a28:	6823      	ldr	r3, [r4, #0]
    3a2a:	2b00      	cmp	r3, #0
    3a2c:	d103      	bne.n	3a36 <_malloc_r+0x36>
    3a2e:	0030      	movs	r0, r6
    3a30:	f000 fb10 	bl	4054 <_sbrk_r>
    3a34:	6020      	str	r0, [r4, #0]
    3a36:	0029      	movs	r1, r5
    3a38:	0030      	movs	r0, r6
    3a3a:	f000 fb0b 	bl	4054 <_sbrk_r>
    3a3e:	1c43      	adds	r3, r0, #1
    3a40:	d12c      	bne.n	3a9c <_malloc_r+0x9c>
    3a42:	230c      	movs	r3, #12
    3a44:	0030      	movs	r0, r6
    3a46:	6033      	str	r3, [r6, #0]
    3a48:	f000 fc98 	bl	437c <__malloc_unlock>
    3a4c:	e003      	b.n	3a56 <_malloc_r+0x56>
    3a4e:	2d00      	cmp	r5, #0
    3a50:	dadf      	bge.n	3a12 <_malloc_r+0x12>
    3a52:	230c      	movs	r3, #12
    3a54:	6033      	str	r3, [r6, #0]
    3a56:	2000      	movs	r0, #0
    3a58:	bd70      	pop	{r4, r5, r6, pc}
    3a5a:	680b      	ldr	r3, [r1, #0]
    3a5c:	1b5b      	subs	r3, r3, r5
    3a5e:	d41a      	bmi.n	3a96 <_malloc_r+0x96>
    3a60:	2b0b      	cmp	r3, #11
    3a62:	d903      	bls.n	3a6c <_malloc_r+0x6c>
    3a64:	600b      	str	r3, [r1, #0]
    3a66:	18cc      	adds	r4, r1, r3
    3a68:	6025      	str	r5, [r4, #0]
    3a6a:	e003      	b.n	3a74 <_malloc_r+0x74>
    3a6c:	428c      	cmp	r4, r1
    3a6e:	d10e      	bne.n	3a8e <_malloc_r+0x8e>
    3a70:	6863      	ldr	r3, [r4, #4]
    3a72:	6013      	str	r3, [r2, #0]
    3a74:	0030      	movs	r0, r6
    3a76:	f000 fc81 	bl	437c <__malloc_unlock>
    3a7a:	0020      	movs	r0, r4
    3a7c:	2207      	movs	r2, #7
    3a7e:	300b      	adds	r0, #11
    3a80:	1d23      	adds	r3, r4, #4
    3a82:	4390      	bics	r0, r2
    3a84:	1ac3      	subs	r3, r0, r3
    3a86:	d0e7      	beq.n	3a58 <_malloc_r+0x58>
    3a88:	425a      	negs	r2, r3
    3a8a:	50e2      	str	r2, [r4, r3]
    3a8c:	e7e4      	b.n	3a58 <_malloc_r+0x58>
    3a8e:	684b      	ldr	r3, [r1, #4]
    3a90:	6063      	str	r3, [r4, #4]
    3a92:	000c      	movs	r4, r1
    3a94:	e7ee      	b.n	3a74 <_malloc_r+0x74>
    3a96:	000c      	movs	r4, r1
    3a98:	6849      	ldr	r1, [r1, #4]
    3a9a:	e7c2      	b.n	3a22 <_malloc_r+0x22>
    3a9c:	2303      	movs	r3, #3
    3a9e:	1cc4      	adds	r4, r0, #3
    3aa0:	439c      	bics	r4, r3
    3aa2:	42a0      	cmp	r0, r4
    3aa4:	d0e0      	beq.n	3a68 <_malloc_r+0x68>
    3aa6:	1a21      	subs	r1, r4, r0
    3aa8:	0030      	movs	r0, r6
    3aaa:	f000 fad3 	bl	4054 <_sbrk_r>
    3aae:	1c43      	adds	r3, r0, #1
    3ab0:	d1da      	bne.n	3a68 <_malloc_r+0x68>
    3ab2:	e7c6      	b.n	3a42 <_malloc_r+0x42>
    3ab4:	2000029c 	.word	0x2000029c
    3ab8:	200002a0 	.word	0x200002a0

00003abc <__sfputc_r>:
    3abc:	6893      	ldr	r3, [r2, #8]
    3abe:	b510      	push	{r4, lr}
    3ac0:	3b01      	subs	r3, #1
    3ac2:	6093      	str	r3, [r2, #8]
    3ac4:	2b00      	cmp	r3, #0
    3ac6:	da05      	bge.n	3ad4 <__sfputc_r+0x18>
    3ac8:	6994      	ldr	r4, [r2, #24]
    3aca:	42a3      	cmp	r3, r4
    3acc:	db08      	blt.n	3ae0 <__sfputc_r+0x24>
    3ace:	b2cb      	uxtb	r3, r1
    3ad0:	2b0a      	cmp	r3, #10
    3ad2:	d005      	beq.n	3ae0 <__sfputc_r+0x24>
    3ad4:	6813      	ldr	r3, [r2, #0]
    3ad6:	1c58      	adds	r0, r3, #1
    3ad8:	6010      	str	r0, [r2, #0]
    3ada:	7019      	strb	r1, [r3, #0]
    3adc:	b2c8      	uxtb	r0, r1
    3ade:	bd10      	pop	{r4, pc}
    3ae0:	f000 fb16 	bl	4110 <__swbuf_r>
    3ae4:	e7fb      	b.n	3ade <__sfputc_r+0x22>

00003ae6 <__sfputs_r>:
    3ae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ae8:	0006      	movs	r6, r0
    3aea:	000f      	movs	r7, r1
    3aec:	0014      	movs	r4, r2
    3aee:	18d5      	adds	r5, r2, r3
    3af0:	42ac      	cmp	r4, r5
    3af2:	d101      	bne.n	3af8 <__sfputs_r+0x12>
    3af4:	2000      	movs	r0, #0
    3af6:	e007      	b.n	3b08 <__sfputs_r+0x22>
    3af8:	7821      	ldrb	r1, [r4, #0]
    3afa:	003a      	movs	r2, r7
    3afc:	0030      	movs	r0, r6
    3afe:	f7ff ffdd 	bl	3abc <__sfputc_r>
    3b02:	3401      	adds	r4, #1
    3b04:	1c43      	adds	r3, r0, #1
    3b06:	d1f3      	bne.n	3af0 <__sfputs_r+0xa>
    3b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00003b0c <_vfiprintf_r>:
    3b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b0e:	b09f      	sub	sp, #124	; 0x7c
    3b10:	0006      	movs	r6, r0
    3b12:	000f      	movs	r7, r1
    3b14:	0014      	movs	r4, r2
    3b16:	9305      	str	r3, [sp, #20]
    3b18:	2800      	cmp	r0, #0
    3b1a:	d004      	beq.n	3b26 <_vfiprintf_r+0x1a>
    3b1c:	6983      	ldr	r3, [r0, #24]
    3b1e:	2b00      	cmp	r3, #0
    3b20:	d101      	bne.n	3b26 <_vfiprintf_r+0x1a>
    3b22:	f7ff fe17 	bl	3754 <__sinit>
    3b26:	4b7f      	ldr	r3, [pc, #508]	; (3d24 <_vfiprintf_r+0x218>)
    3b28:	429f      	cmp	r7, r3
    3b2a:	d15c      	bne.n	3be6 <_vfiprintf_r+0xda>
    3b2c:	6877      	ldr	r7, [r6, #4]
    3b2e:	89bb      	ldrh	r3, [r7, #12]
    3b30:	071b      	lsls	r3, r3, #28
    3b32:	d562      	bpl.n	3bfa <_vfiprintf_r+0xee>
    3b34:	693b      	ldr	r3, [r7, #16]
    3b36:	2b00      	cmp	r3, #0
    3b38:	d05f      	beq.n	3bfa <_vfiprintf_r+0xee>
    3b3a:	2300      	movs	r3, #0
    3b3c:	ad06      	add	r5, sp, #24
    3b3e:	616b      	str	r3, [r5, #20]
    3b40:	3320      	adds	r3, #32
    3b42:	766b      	strb	r3, [r5, #25]
    3b44:	3310      	adds	r3, #16
    3b46:	76ab      	strb	r3, [r5, #26]
    3b48:	9402      	str	r4, [sp, #8]
    3b4a:	9c02      	ldr	r4, [sp, #8]
    3b4c:	7823      	ldrb	r3, [r4, #0]
    3b4e:	2b00      	cmp	r3, #0
    3b50:	d15d      	bne.n	3c0e <_vfiprintf_r+0x102>
    3b52:	9b02      	ldr	r3, [sp, #8]
    3b54:	1ae3      	subs	r3, r4, r3
    3b56:	9304      	str	r3, [sp, #16]
    3b58:	d00d      	beq.n	3b76 <_vfiprintf_r+0x6a>
    3b5a:	9b04      	ldr	r3, [sp, #16]
    3b5c:	9a02      	ldr	r2, [sp, #8]
    3b5e:	0039      	movs	r1, r7
    3b60:	0030      	movs	r0, r6
    3b62:	f7ff ffc0 	bl	3ae6 <__sfputs_r>
    3b66:	1c43      	adds	r3, r0, #1
    3b68:	d100      	bne.n	3b6c <_vfiprintf_r+0x60>
    3b6a:	e0cc      	b.n	3d06 <_vfiprintf_r+0x1fa>
    3b6c:	696a      	ldr	r2, [r5, #20]
    3b6e:	9b04      	ldr	r3, [sp, #16]
    3b70:	4694      	mov	ip, r2
    3b72:	4463      	add	r3, ip
    3b74:	616b      	str	r3, [r5, #20]
    3b76:	7823      	ldrb	r3, [r4, #0]
    3b78:	2b00      	cmp	r3, #0
    3b7a:	d100      	bne.n	3b7e <_vfiprintf_r+0x72>
    3b7c:	e0c3      	b.n	3d06 <_vfiprintf_r+0x1fa>
    3b7e:	2201      	movs	r2, #1
    3b80:	2300      	movs	r3, #0
    3b82:	4252      	negs	r2, r2
    3b84:	606a      	str	r2, [r5, #4]
    3b86:	a902      	add	r1, sp, #8
    3b88:	3254      	adds	r2, #84	; 0x54
    3b8a:	1852      	adds	r2, r2, r1
    3b8c:	3401      	adds	r4, #1
    3b8e:	602b      	str	r3, [r5, #0]
    3b90:	60eb      	str	r3, [r5, #12]
    3b92:	60ab      	str	r3, [r5, #8]
    3b94:	7013      	strb	r3, [r2, #0]
    3b96:	65ab      	str	r3, [r5, #88]	; 0x58
    3b98:	7821      	ldrb	r1, [r4, #0]
    3b9a:	2205      	movs	r2, #5
    3b9c:	4862      	ldr	r0, [pc, #392]	; (3d28 <_vfiprintf_r+0x21c>)
    3b9e:	f000 fbe1 	bl	4364 <memchr>
    3ba2:	1c63      	adds	r3, r4, #1
    3ba4:	469c      	mov	ip, r3
    3ba6:	2800      	cmp	r0, #0
    3ba8:	d135      	bne.n	3c16 <_vfiprintf_r+0x10a>
    3baa:	6829      	ldr	r1, [r5, #0]
    3bac:	06cb      	lsls	r3, r1, #27
    3bae:	d504      	bpl.n	3bba <_vfiprintf_r+0xae>
    3bb0:	2353      	movs	r3, #83	; 0x53
    3bb2:	aa02      	add	r2, sp, #8
    3bb4:	3020      	adds	r0, #32
    3bb6:	189b      	adds	r3, r3, r2
    3bb8:	7018      	strb	r0, [r3, #0]
    3bba:	070b      	lsls	r3, r1, #28
    3bbc:	d504      	bpl.n	3bc8 <_vfiprintf_r+0xbc>
    3bbe:	2353      	movs	r3, #83	; 0x53
    3bc0:	202b      	movs	r0, #43	; 0x2b
    3bc2:	aa02      	add	r2, sp, #8
    3bc4:	189b      	adds	r3, r3, r2
    3bc6:	7018      	strb	r0, [r3, #0]
    3bc8:	7823      	ldrb	r3, [r4, #0]
    3bca:	2b2a      	cmp	r3, #42	; 0x2a
    3bcc:	d02c      	beq.n	3c28 <_vfiprintf_r+0x11c>
    3bce:	2000      	movs	r0, #0
    3bd0:	210a      	movs	r1, #10
    3bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3bd4:	7822      	ldrb	r2, [r4, #0]
    3bd6:	3a30      	subs	r2, #48	; 0x30
    3bd8:	2a09      	cmp	r2, #9
    3bda:	d800      	bhi.n	3bde <_vfiprintf_r+0xd2>
    3bdc:	e06b      	b.n	3cb6 <_vfiprintf_r+0x1aa>
    3bde:	2800      	cmp	r0, #0
    3be0:	d02a      	beq.n	3c38 <_vfiprintf_r+0x12c>
    3be2:	9309      	str	r3, [sp, #36]	; 0x24
    3be4:	e028      	b.n	3c38 <_vfiprintf_r+0x12c>
    3be6:	4b51      	ldr	r3, [pc, #324]	; (3d2c <_vfiprintf_r+0x220>)
    3be8:	429f      	cmp	r7, r3
    3bea:	d101      	bne.n	3bf0 <_vfiprintf_r+0xe4>
    3bec:	68b7      	ldr	r7, [r6, #8]
    3bee:	e79e      	b.n	3b2e <_vfiprintf_r+0x22>
    3bf0:	4b4f      	ldr	r3, [pc, #316]	; (3d30 <_vfiprintf_r+0x224>)
    3bf2:	429f      	cmp	r7, r3
    3bf4:	d19b      	bne.n	3b2e <_vfiprintf_r+0x22>
    3bf6:	68f7      	ldr	r7, [r6, #12]
    3bf8:	e799      	b.n	3b2e <_vfiprintf_r+0x22>
    3bfa:	0039      	movs	r1, r7
    3bfc:	0030      	movs	r0, r6
    3bfe:	f000 faf1 	bl	41e4 <__swsetup_r>
    3c02:	2800      	cmp	r0, #0
    3c04:	d099      	beq.n	3b3a <_vfiprintf_r+0x2e>
    3c06:	2001      	movs	r0, #1
    3c08:	4240      	negs	r0, r0
    3c0a:	b01f      	add	sp, #124	; 0x7c
    3c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c0e:	2b25      	cmp	r3, #37	; 0x25
    3c10:	d09f      	beq.n	3b52 <_vfiprintf_r+0x46>
    3c12:	3401      	adds	r4, #1
    3c14:	e79a      	b.n	3b4c <_vfiprintf_r+0x40>
    3c16:	4b44      	ldr	r3, [pc, #272]	; (3d28 <_vfiprintf_r+0x21c>)
    3c18:	6829      	ldr	r1, [r5, #0]
    3c1a:	1ac0      	subs	r0, r0, r3
    3c1c:	2301      	movs	r3, #1
    3c1e:	4083      	lsls	r3, r0
    3c20:	430b      	orrs	r3, r1
    3c22:	602b      	str	r3, [r5, #0]
    3c24:	4664      	mov	r4, ip
    3c26:	e7b7      	b.n	3b98 <_vfiprintf_r+0x8c>
    3c28:	9b05      	ldr	r3, [sp, #20]
    3c2a:	1d18      	adds	r0, r3, #4
    3c2c:	681b      	ldr	r3, [r3, #0]
    3c2e:	9005      	str	r0, [sp, #20]
    3c30:	2b00      	cmp	r3, #0
    3c32:	db3a      	blt.n	3caa <_vfiprintf_r+0x19e>
    3c34:	9309      	str	r3, [sp, #36]	; 0x24
    3c36:	4664      	mov	r4, ip
    3c38:	7823      	ldrb	r3, [r4, #0]
    3c3a:	2b2e      	cmp	r3, #46	; 0x2e
    3c3c:	d10b      	bne.n	3c56 <_vfiprintf_r+0x14a>
    3c3e:	7863      	ldrb	r3, [r4, #1]
    3c40:	1c62      	adds	r2, r4, #1
    3c42:	2b2a      	cmp	r3, #42	; 0x2a
    3c44:	d13f      	bne.n	3cc6 <_vfiprintf_r+0x1ba>
    3c46:	9b05      	ldr	r3, [sp, #20]
    3c48:	3402      	adds	r4, #2
    3c4a:	1d1a      	adds	r2, r3, #4
    3c4c:	681b      	ldr	r3, [r3, #0]
    3c4e:	9205      	str	r2, [sp, #20]
    3c50:	2b00      	cmp	r3, #0
    3c52:	db35      	blt.n	3cc0 <_vfiprintf_r+0x1b4>
    3c54:	9307      	str	r3, [sp, #28]
    3c56:	7821      	ldrb	r1, [r4, #0]
    3c58:	2203      	movs	r2, #3
    3c5a:	4836      	ldr	r0, [pc, #216]	; (3d34 <_vfiprintf_r+0x228>)
    3c5c:	f000 fb82 	bl	4364 <memchr>
    3c60:	2800      	cmp	r0, #0
    3c62:	d007      	beq.n	3c74 <_vfiprintf_r+0x168>
    3c64:	4b33      	ldr	r3, [pc, #204]	; (3d34 <_vfiprintf_r+0x228>)
    3c66:	682a      	ldr	r2, [r5, #0]
    3c68:	1ac0      	subs	r0, r0, r3
    3c6a:	2340      	movs	r3, #64	; 0x40
    3c6c:	4083      	lsls	r3, r0
    3c6e:	4313      	orrs	r3, r2
    3c70:	602b      	str	r3, [r5, #0]
    3c72:	3401      	adds	r4, #1
    3c74:	7821      	ldrb	r1, [r4, #0]
    3c76:	1c63      	adds	r3, r4, #1
    3c78:	2206      	movs	r2, #6
    3c7a:	482f      	ldr	r0, [pc, #188]	; (3d38 <_vfiprintf_r+0x22c>)
    3c7c:	9302      	str	r3, [sp, #8]
    3c7e:	7629      	strb	r1, [r5, #24]
    3c80:	f000 fb70 	bl	4364 <memchr>
    3c84:	2800      	cmp	r0, #0
    3c86:	d044      	beq.n	3d12 <_vfiprintf_r+0x206>
    3c88:	4b2c      	ldr	r3, [pc, #176]	; (3d3c <_vfiprintf_r+0x230>)
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	d12f      	bne.n	3cee <_vfiprintf_r+0x1e2>
    3c8e:	6829      	ldr	r1, [r5, #0]
    3c90:	9b05      	ldr	r3, [sp, #20]
    3c92:	2207      	movs	r2, #7
    3c94:	05c9      	lsls	r1, r1, #23
    3c96:	d528      	bpl.n	3cea <_vfiprintf_r+0x1de>
    3c98:	189b      	adds	r3, r3, r2
    3c9a:	4393      	bics	r3, r2
    3c9c:	3308      	adds	r3, #8
    3c9e:	9305      	str	r3, [sp, #20]
    3ca0:	696b      	ldr	r3, [r5, #20]
    3ca2:	9a03      	ldr	r2, [sp, #12]
    3ca4:	189b      	adds	r3, r3, r2
    3ca6:	616b      	str	r3, [r5, #20]
    3ca8:	e74f      	b.n	3b4a <_vfiprintf_r+0x3e>
    3caa:	425b      	negs	r3, r3
    3cac:	60eb      	str	r3, [r5, #12]
    3cae:	2302      	movs	r3, #2
    3cb0:	430b      	orrs	r3, r1
    3cb2:	602b      	str	r3, [r5, #0]
    3cb4:	e7bf      	b.n	3c36 <_vfiprintf_r+0x12a>
    3cb6:	434b      	muls	r3, r1
    3cb8:	3401      	adds	r4, #1
    3cba:	189b      	adds	r3, r3, r2
    3cbc:	2001      	movs	r0, #1
    3cbe:	e789      	b.n	3bd4 <_vfiprintf_r+0xc8>
    3cc0:	2301      	movs	r3, #1
    3cc2:	425b      	negs	r3, r3
    3cc4:	e7c6      	b.n	3c54 <_vfiprintf_r+0x148>
    3cc6:	2300      	movs	r3, #0
    3cc8:	0014      	movs	r4, r2
    3cca:	200a      	movs	r0, #10
    3ccc:	001a      	movs	r2, r3
    3cce:	606b      	str	r3, [r5, #4]
    3cd0:	7821      	ldrb	r1, [r4, #0]
    3cd2:	3930      	subs	r1, #48	; 0x30
    3cd4:	2909      	cmp	r1, #9
    3cd6:	d903      	bls.n	3ce0 <_vfiprintf_r+0x1d4>
    3cd8:	2b00      	cmp	r3, #0
    3cda:	d0bc      	beq.n	3c56 <_vfiprintf_r+0x14a>
    3cdc:	9207      	str	r2, [sp, #28]
    3cde:	e7ba      	b.n	3c56 <_vfiprintf_r+0x14a>
    3ce0:	4342      	muls	r2, r0
    3ce2:	3401      	adds	r4, #1
    3ce4:	1852      	adds	r2, r2, r1
    3ce6:	2301      	movs	r3, #1
    3ce8:	e7f2      	b.n	3cd0 <_vfiprintf_r+0x1c4>
    3cea:	3307      	adds	r3, #7
    3cec:	e7d5      	b.n	3c9a <_vfiprintf_r+0x18e>
    3cee:	ab05      	add	r3, sp, #20
    3cf0:	9300      	str	r3, [sp, #0]
    3cf2:	003a      	movs	r2, r7
    3cf4:	4b12      	ldr	r3, [pc, #72]	; (3d40 <_vfiprintf_r+0x234>)
    3cf6:	0029      	movs	r1, r5
    3cf8:	0030      	movs	r0, r6
    3cfa:	e000      	b.n	3cfe <_vfiprintf_r+0x1f2>
    3cfc:	bf00      	nop
    3cfe:	9003      	str	r0, [sp, #12]
    3d00:	9b03      	ldr	r3, [sp, #12]
    3d02:	3301      	adds	r3, #1
    3d04:	d1cc      	bne.n	3ca0 <_vfiprintf_r+0x194>
    3d06:	89bb      	ldrh	r3, [r7, #12]
    3d08:	065b      	lsls	r3, r3, #25
    3d0a:	d500      	bpl.n	3d0e <_vfiprintf_r+0x202>
    3d0c:	e77b      	b.n	3c06 <_vfiprintf_r+0xfa>
    3d0e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3d10:	e77b      	b.n	3c0a <_vfiprintf_r+0xfe>
    3d12:	ab05      	add	r3, sp, #20
    3d14:	9300      	str	r3, [sp, #0]
    3d16:	003a      	movs	r2, r7
    3d18:	4b09      	ldr	r3, [pc, #36]	; (3d40 <_vfiprintf_r+0x234>)
    3d1a:	0029      	movs	r1, r5
    3d1c:	0030      	movs	r0, r6
    3d1e:	f000 f87f 	bl	3e20 <_printf_i>
    3d22:	e7ec      	b.n	3cfe <_vfiprintf_r+0x1f2>
    3d24:	0000653c 	.word	0x0000653c
    3d28:	0000657c 	.word	0x0000657c
    3d2c:	0000655c 	.word	0x0000655c
    3d30:	0000651c 	.word	0x0000651c
    3d34:	00006582 	.word	0x00006582
    3d38:	00006586 	.word	0x00006586
    3d3c:	00000000 	.word	0x00000000
    3d40:	00003ae7 	.word	0x00003ae7

00003d44 <_printf_common>:
    3d44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3d46:	0015      	movs	r5, r2
    3d48:	9301      	str	r3, [sp, #4]
    3d4a:	688a      	ldr	r2, [r1, #8]
    3d4c:	690b      	ldr	r3, [r1, #16]
    3d4e:	9000      	str	r0, [sp, #0]
    3d50:	000c      	movs	r4, r1
    3d52:	4293      	cmp	r3, r2
    3d54:	da00      	bge.n	3d58 <_printf_common+0x14>
    3d56:	0013      	movs	r3, r2
    3d58:	0022      	movs	r2, r4
    3d5a:	602b      	str	r3, [r5, #0]
    3d5c:	3243      	adds	r2, #67	; 0x43
    3d5e:	7812      	ldrb	r2, [r2, #0]
    3d60:	2a00      	cmp	r2, #0
    3d62:	d001      	beq.n	3d68 <_printf_common+0x24>
    3d64:	3301      	adds	r3, #1
    3d66:	602b      	str	r3, [r5, #0]
    3d68:	6823      	ldr	r3, [r4, #0]
    3d6a:	069b      	lsls	r3, r3, #26
    3d6c:	d502      	bpl.n	3d74 <_printf_common+0x30>
    3d6e:	682b      	ldr	r3, [r5, #0]
    3d70:	3302      	adds	r3, #2
    3d72:	602b      	str	r3, [r5, #0]
    3d74:	2706      	movs	r7, #6
    3d76:	6823      	ldr	r3, [r4, #0]
    3d78:	401f      	ands	r7, r3
    3d7a:	d027      	beq.n	3dcc <_printf_common+0x88>
    3d7c:	0023      	movs	r3, r4
    3d7e:	3343      	adds	r3, #67	; 0x43
    3d80:	781b      	ldrb	r3, [r3, #0]
    3d82:	1e5a      	subs	r2, r3, #1
    3d84:	4193      	sbcs	r3, r2
    3d86:	6822      	ldr	r2, [r4, #0]
    3d88:	0692      	lsls	r2, r2, #26
    3d8a:	d430      	bmi.n	3dee <_printf_common+0xaa>
    3d8c:	0022      	movs	r2, r4
    3d8e:	9901      	ldr	r1, [sp, #4]
    3d90:	3243      	adds	r2, #67	; 0x43
    3d92:	9800      	ldr	r0, [sp, #0]
    3d94:	9e08      	ldr	r6, [sp, #32]
    3d96:	47b0      	blx	r6
    3d98:	1c43      	adds	r3, r0, #1
    3d9a:	d025      	beq.n	3de8 <_printf_common+0xa4>
    3d9c:	2306      	movs	r3, #6
    3d9e:	6820      	ldr	r0, [r4, #0]
    3da0:	682a      	ldr	r2, [r5, #0]
    3da2:	68e1      	ldr	r1, [r4, #12]
    3da4:	4003      	ands	r3, r0
    3da6:	2500      	movs	r5, #0
    3da8:	2b04      	cmp	r3, #4
    3daa:	d103      	bne.n	3db4 <_printf_common+0x70>
    3dac:	1a8d      	subs	r5, r1, r2
    3dae:	43eb      	mvns	r3, r5
    3db0:	17db      	asrs	r3, r3, #31
    3db2:	401d      	ands	r5, r3
    3db4:	68a3      	ldr	r3, [r4, #8]
    3db6:	6922      	ldr	r2, [r4, #16]
    3db8:	4293      	cmp	r3, r2
    3dba:	dd01      	ble.n	3dc0 <_printf_common+0x7c>
    3dbc:	1a9b      	subs	r3, r3, r2
    3dbe:	18ed      	adds	r5, r5, r3
    3dc0:	2700      	movs	r7, #0
    3dc2:	42bd      	cmp	r5, r7
    3dc4:	d120      	bne.n	3e08 <_printf_common+0xc4>
    3dc6:	2000      	movs	r0, #0
    3dc8:	e010      	b.n	3dec <_printf_common+0xa8>
    3dca:	3701      	adds	r7, #1
    3dcc:	68e3      	ldr	r3, [r4, #12]
    3dce:	682a      	ldr	r2, [r5, #0]
    3dd0:	1a9b      	subs	r3, r3, r2
    3dd2:	429f      	cmp	r7, r3
    3dd4:	dad2      	bge.n	3d7c <_printf_common+0x38>
    3dd6:	0022      	movs	r2, r4
    3dd8:	2301      	movs	r3, #1
    3dda:	3219      	adds	r2, #25
    3ddc:	9901      	ldr	r1, [sp, #4]
    3dde:	9800      	ldr	r0, [sp, #0]
    3de0:	9e08      	ldr	r6, [sp, #32]
    3de2:	47b0      	blx	r6
    3de4:	1c43      	adds	r3, r0, #1
    3de6:	d1f0      	bne.n	3dca <_printf_common+0x86>
    3de8:	2001      	movs	r0, #1
    3dea:	4240      	negs	r0, r0
    3dec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3dee:	2030      	movs	r0, #48	; 0x30
    3df0:	18e1      	adds	r1, r4, r3
    3df2:	3143      	adds	r1, #67	; 0x43
    3df4:	7008      	strb	r0, [r1, #0]
    3df6:	0021      	movs	r1, r4
    3df8:	1c5a      	adds	r2, r3, #1
    3dfa:	3145      	adds	r1, #69	; 0x45
    3dfc:	7809      	ldrb	r1, [r1, #0]
    3dfe:	18a2      	adds	r2, r4, r2
    3e00:	3243      	adds	r2, #67	; 0x43
    3e02:	3302      	adds	r3, #2
    3e04:	7011      	strb	r1, [r2, #0]
    3e06:	e7c1      	b.n	3d8c <_printf_common+0x48>
    3e08:	0022      	movs	r2, r4
    3e0a:	2301      	movs	r3, #1
    3e0c:	321a      	adds	r2, #26
    3e0e:	9901      	ldr	r1, [sp, #4]
    3e10:	9800      	ldr	r0, [sp, #0]
    3e12:	9e08      	ldr	r6, [sp, #32]
    3e14:	47b0      	blx	r6
    3e16:	1c43      	adds	r3, r0, #1
    3e18:	d0e6      	beq.n	3de8 <_printf_common+0xa4>
    3e1a:	3701      	adds	r7, #1
    3e1c:	e7d1      	b.n	3dc2 <_printf_common+0x7e>
	...

00003e20 <_printf_i>:
    3e20:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e22:	b08b      	sub	sp, #44	; 0x2c
    3e24:	9206      	str	r2, [sp, #24]
    3e26:	000a      	movs	r2, r1
    3e28:	3243      	adds	r2, #67	; 0x43
    3e2a:	9307      	str	r3, [sp, #28]
    3e2c:	9005      	str	r0, [sp, #20]
    3e2e:	9204      	str	r2, [sp, #16]
    3e30:	7e0a      	ldrb	r2, [r1, #24]
    3e32:	000c      	movs	r4, r1
    3e34:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3e36:	2a6e      	cmp	r2, #110	; 0x6e
    3e38:	d100      	bne.n	3e3c <_printf_i+0x1c>
    3e3a:	e08f      	b.n	3f5c <_printf_i+0x13c>
    3e3c:	d817      	bhi.n	3e6e <_printf_i+0x4e>
    3e3e:	2a63      	cmp	r2, #99	; 0x63
    3e40:	d02c      	beq.n	3e9c <_printf_i+0x7c>
    3e42:	d808      	bhi.n	3e56 <_printf_i+0x36>
    3e44:	2a00      	cmp	r2, #0
    3e46:	d100      	bne.n	3e4a <_printf_i+0x2a>
    3e48:	e099      	b.n	3f7e <_printf_i+0x15e>
    3e4a:	2a58      	cmp	r2, #88	; 0x58
    3e4c:	d054      	beq.n	3ef8 <_printf_i+0xd8>
    3e4e:	0026      	movs	r6, r4
    3e50:	3642      	adds	r6, #66	; 0x42
    3e52:	7032      	strb	r2, [r6, #0]
    3e54:	e029      	b.n	3eaa <_printf_i+0x8a>
    3e56:	2a64      	cmp	r2, #100	; 0x64
    3e58:	d001      	beq.n	3e5e <_printf_i+0x3e>
    3e5a:	2a69      	cmp	r2, #105	; 0x69
    3e5c:	d1f7      	bne.n	3e4e <_printf_i+0x2e>
    3e5e:	6821      	ldr	r1, [r4, #0]
    3e60:	681a      	ldr	r2, [r3, #0]
    3e62:	0608      	lsls	r0, r1, #24
    3e64:	d523      	bpl.n	3eae <_printf_i+0x8e>
    3e66:	1d11      	adds	r1, r2, #4
    3e68:	6019      	str	r1, [r3, #0]
    3e6a:	6815      	ldr	r5, [r2, #0]
    3e6c:	e025      	b.n	3eba <_printf_i+0x9a>
    3e6e:	2a73      	cmp	r2, #115	; 0x73
    3e70:	d100      	bne.n	3e74 <_printf_i+0x54>
    3e72:	e088      	b.n	3f86 <_printf_i+0x166>
    3e74:	d808      	bhi.n	3e88 <_printf_i+0x68>
    3e76:	2a6f      	cmp	r2, #111	; 0x6f
    3e78:	d029      	beq.n	3ece <_printf_i+0xae>
    3e7a:	2a70      	cmp	r2, #112	; 0x70
    3e7c:	d1e7      	bne.n	3e4e <_printf_i+0x2e>
    3e7e:	2220      	movs	r2, #32
    3e80:	6809      	ldr	r1, [r1, #0]
    3e82:	430a      	orrs	r2, r1
    3e84:	6022      	str	r2, [r4, #0]
    3e86:	e003      	b.n	3e90 <_printf_i+0x70>
    3e88:	2a75      	cmp	r2, #117	; 0x75
    3e8a:	d020      	beq.n	3ece <_printf_i+0xae>
    3e8c:	2a78      	cmp	r2, #120	; 0x78
    3e8e:	d1de      	bne.n	3e4e <_printf_i+0x2e>
    3e90:	0022      	movs	r2, r4
    3e92:	2178      	movs	r1, #120	; 0x78
    3e94:	3245      	adds	r2, #69	; 0x45
    3e96:	7011      	strb	r1, [r2, #0]
    3e98:	4a6c      	ldr	r2, [pc, #432]	; (404c <_printf_i+0x22c>)
    3e9a:	e030      	b.n	3efe <_printf_i+0xde>
    3e9c:	000e      	movs	r6, r1
    3e9e:	681a      	ldr	r2, [r3, #0]
    3ea0:	3642      	adds	r6, #66	; 0x42
    3ea2:	1d11      	adds	r1, r2, #4
    3ea4:	6019      	str	r1, [r3, #0]
    3ea6:	6813      	ldr	r3, [r2, #0]
    3ea8:	7033      	strb	r3, [r6, #0]
    3eaa:	2301      	movs	r3, #1
    3eac:	e079      	b.n	3fa2 <_printf_i+0x182>
    3eae:	0649      	lsls	r1, r1, #25
    3eb0:	d5d9      	bpl.n	3e66 <_printf_i+0x46>
    3eb2:	1d11      	adds	r1, r2, #4
    3eb4:	6019      	str	r1, [r3, #0]
    3eb6:	2300      	movs	r3, #0
    3eb8:	5ed5      	ldrsh	r5, [r2, r3]
    3eba:	2d00      	cmp	r5, #0
    3ebc:	da03      	bge.n	3ec6 <_printf_i+0xa6>
    3ebe:	232d      	movs	r3, #45	; 0x2d
    3ec0:	9a04      	ldr	r2, [sp, #16]
    3ec2:	426d      	negs	r5, r5
    3ec4:	7013      	strb	r3, [r2, #0]
    3ec6:	4b62      	ldr	r3, [pc, #392]	; (4050 <_printf_i+0x230>)
    3ec8:	270a      	movs	r7, #10
    3eca:	9303      	str	r3, [sp, #12]
    3ecc:	e02f      	b.n	3f2e <_printf_i+0x10e>
    3ece:	6820      	ldr	r0, [r4, #0]
    3ed0:	6819      	ldr	r1, [r3, #0]
    3ed2:	0605      	lsls	r5, r0, #24
    3ed4:	d503      	bpl.n	3ede <_printf_i+0xbe>
    3ed6:	1d08      	adds	r0, r1, #4
    3ed8:	6018      	str	r0, [r3, #0]
    3eda:	680d      	ldr	r5, [r1, #0]
    3edc:	e005      	b.n	3eea <_printf_i+0xca>
    3ede:	0640      	lsls	r0, r0, #25
    3ee0:	d5f9      	bpl.n	3ed6 <_printf_i+0xb6>
    3ee2:	680d      	ldr	r5, [r1, #0]
    3ee4:	1d08      	adds	r0, r1, #4
    3ee6:	6018      	str	r0, [r3, #0]
    3ee8:	b2ad      	uxth	r5, r5
    3eea:	4b59      	ldr	r3, [pc, #356]	; (4050 <_printf_i+0x230>)
    3eec:	2708      	movs	r7, #8
    3eee:	9303      	str	r3, [sp, #12]
    3ef0:	2a6f      	cmp	r2, #111	; 0x6f
    3ef2:	d018      	beq.n	3f26 <_printf_i+0x106>
    3ef4:	270a      	movs	r7, #10
    3ef6:	e016      	b.n	3f26 <_printf_i+0x106>
    3ef8:	3145      	adds	r1, #69	; 0x45
    3efa:	700a      	strb	r2, [r1, #0]
    3efc:	4a54      	ldr	r2, [pc, #336]	; (4050 <_printf_i+0x230>)
    3efe:	9203      	str	r2, [sp, #12]
    3f00:	681a      	ldr	r2, [r3, #0]
    3f02:	6821      	ldr	r1, [r4, #0]
    3f04:	1d10      	adds	r0, r2, #4
    3f06:	6018      	str	r0, [r3, #0]
    3f08:	6815      	ldr	r5, [r2, #0]
    3f0a:	0608      	lsls	r0, r1, #24
    3f0c:	d522      	bpl.n	3f54 <_printf_i+0x134>
    3f0e:	07cb      	lsls	r3, r1, #31
    3f10:	d502      	bpl.n	3f18 <_printf_i+0xf8>
    3f12:	2320      	movs	r3, #32
    3f14:	4319      	orrs	r1, r3
    3f16:	6021      	str	r1, [r4, #0]
    3f18:	2710      	movs	r7, #16
    3f1a:	2d00      	cmp	r5, #0
    3f1c:	d103      	bne.n	3f26 <_printf_i+0x106>
    3f1e:	2320      	movs	r3, #32
    3f20:	6822      	ldr	r2, [r4, #0]
    3f22:	439a      	bics	r2, r3
    3f24:	6022      	str	r2, [r4, #0]
    3f26:	0023      	movs	r3, r4
    3f28:	2200      	movs	r2, #0
    3f2a:	3343      	adds	r3, #67	; 0x43
    3f2c:	701a      	strb	r2, [r3, #0]
    3f2e:	6863      	ldr	r3, [r4, #4]
    3f30:	60a3      	str	r3, [r4, #8]
    3f32:	2b00      	cmp	r3, #0
    3f34:	db5c      	blt.n	3ff0 <_printf_i+0x1d0>
    3f36:	2204      	movs	r2, #4
    3f38:	6821      	ldr	r1, [r4, #0]
    3f3a:	4391      	bics	r1, r2
    3f3c:	6021      	str	r1, [r4, #0]
    3f3e:	2d00      	cmp	r5, #0
    3f40:	d158      	bne.n	3ff4 <_printf_i+0x1d4>
    3f42:	9e04      	ldr	r6, [sp, #16]
    3f44:	2b00      	cmp	r3, #0
    3f46:	d064      	beq.n	4012 <_printf_i+0x1f2>
    3f48:	0026      	movs	r6, r4
    3f4a:	9b03      	ldr	r3, [sp, #12]
    3f4c:	3642      	adds	r6, #66	; 0x42
    3f4e:	781b      	ldrb	r3, [r3, #0]
    3f50:	7033      	strb	r3, [r6, #0]
    3f52:	e05e      	b.n	4012 <_printf_i+0x1f2>
    3f54:	0648      	lsls	r0, r1, #25
    3f56:	d5da      	bpl.n	3f0e <_printf_i+0xee>
    3f58:	b2ad      	uxth	r5, r5
    3f5a:	e7d8      	b.n	3f0e <_printf_i+0xee>
    3f5c:	6809      	ldr	r1, [r1, #0]
    3f5e:	681a      	ldr	r2, [r3, #0]
    3f60:	0608      	lsls	r0, r1, #24
    3f62:	d505      	bpl.n	3f70 <_printf_i+0x150>
    3f64:	1d11      	adds	r1, r2, #4
    3f66:	6019      	str	r1, [r3, #0]
    3f68:	6813      	ldr	r3, [r2, #0]
    3f6a:	6962      	ldr	r2, [r4, #20]
    3f6c:	601a      	str	r2, [r3, #0]
    3f6e:	e006      	b.n	3f7e <_printf_i+0x15e>
    3f70:	0649      	lsls	r1, r1, #25
    3f72:	d5f7      	bpl.n	3f64 <_printf_i+0x144>
    3f74:	1d11      	adds	r1, r2, #4
    3f76:	6019      	str	r1, [r3, #0]
    3f78:	6813      	ldr	r3, [r2, #0]
    3f7a:	8aa2      	ldrh	r2, [r4, #20]
    3f7c:	801a      	strh	r2, [r3, #0]
    3f7e:	2300      	movs	r3, #0
    3f80:	9e04      	ldr	r6, [sp, #16]
    3f82:	6123      	str	r3, [r4, #16]
    3f84:	e054      	b.n	4030 <_printf_i+0x210>
    3f86:	681a      	ldr	r2, [r3, #0]
    3f88:	1d11      	adds	r1, r2, #4
    3f8a:	6019      	str	r1, [r3, #0]
    3f8c:	6816      	ldr	r6, [r2, #0]
    3f8e:	2100      	movs	r1, #0
    3f90:	6862      	ldr	r2, [r4, #4]
    3f92:	0030      	movs	r0, r6
    3f94:	f000 f9e6 	bl	4364 <memchr>
    3f98:	2800      	cmp	r0, #0
    3f9a:	d001      	beq.n	3fa0 <_printf_i+0x180>
    3f9c:	1b80      	subs	r0, r0, r6
    3f9e:	6060      	str	r0, [r4, #4]
    3fa0:	6863      	ldr	r3, [r4, #4]
    3fa2:	6123      	str	r3, [r4, #16]
    3fa4:	2300      	movs	r3, #0
    3fa6:	9a04      	ldr	r2, [sp, #16]
    3fa8:	7013      	strb	r3, [r2, #0]
    3faa:	e041      	b.n	4030 <_printf_i+0x210>
    3fac:	6923      	ldr	r3, [r4, #16]
    3fae:	0032      	movs	r2, r6
    3fb0:	9906      	ldr	r1, [sp, #24]
    3fb2:	9805      	ldr	r0, [sp, #20]
    3fb4:	9d07      	ldr	r5, [sp, #28]
    3fb6:	47a8      	blx	r5
    3fb8:	1c43      	adds	r3, r0, #1
    3fba:	d043      	beq.n	4044 <_printf_i+0x224>
    3fbc:	6823      	ldr	r3, [r4, #0]
    3fbe:	2500      	movs	r5, #0
    3fc0:	079b      	lsls	r3, r3, #30
    3fc2:	d40f      	bmi.n	3fe4 <_printf_i+0x1c4>
    3fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3fc6:	68e0      	ldr	r0, [r4, #12]
    3fc8:	4298      	cmp	r0, r3
    3fca:	da3d      	bge.n	4048 <_printf_i+0x228>
    3fcc:	0018      	movs	r0, r3
    3fce:	e03b      	b.n	4048 <_printf_i+0x228>
    3fd0:	0022      	movs	r2, r4
    3fd2:	2301      	movs	r3, #1
    3fd4:	3219      	adds	r2, #25
    3fd6:	9906      	ldr	r1, [sp, #24]
    3fd8:	9805      	ldr	r0, [sp, #20]
    3fda:	9e07      	ldr	r6, [sp, #28]
    3fdc:	47b0      	blx	r6
    3fde:	1c43      	adds	r3, r0, #1
    3fe0:	d030      	beq.n	4044 <_printf_i+0x224>
    3fe2:	3501      	adds	r5, #1
    3fe4:	68e3      	ldr	r3, [r4, #12]
    3fe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3fe8:	1a9b      	subs	r3, r3, r2
    3fea:	429d      	cmp	r5, r3
    3fec:	dbf0      	blt.n	3fd0 <_printf_i+0x1b0>
    3fee:	e7e9      	b.n	3fc4 <_printf_i+0x1a4>
    3ff0:	2d00      	cmp	r5, #0
    3ff2:	d0a9      	beq.n	3f48 <_printf_i+0x128>
    3ff4:	9e04      	ldr	r6, [sp, #16]
    3ff6:	0028      	movs	r0, r5
    3ff8:	0039      	movs	r1, r7
    3ffa:	f7ff f90b 	bl	3214 <__aeabi_uidivmod>
    3ffe:	9b03      	ldr	r3, [sp, #12]
    4000:	3e01      	subs	r6, #1
    4002:	5c5b      	ldrb	r3, [r3, r1]
    4004:	0028      	movs	r0, r5
    4006:	7033      	strb	r3, [r6, #0]
    4008:	0039      	movs	r1, r7
    400a:	f7ff f87d 	bl	3108 <__udivsi3>
    400e:	1e05      	subs	r5, r0, #0
    4010:	d1f1      	bne.n	3ff6 <_printf_i+0x1d6>
    4012:	2f08      	cmp	r7, #8
    4014:	d109      	bne.n	402a <_printf_i+0x20a>
    4016:	6823      	ldr	r3, [r4, #0]
    4018:	07db      	lsls	r3, r3, #31
    401a:	d506      	bpl.n	402a <_printf_i+0x20a>
    401c:	6863      	ldr	r3, [r4, #4]
    401e:	6922      	ldr	r2, [r4, #16]
    4020:	4293      	cmp	r3, r2
    4022:	dc02      	bgt.n	402a <_printf_i+0x20a>
    4024:	2330      	movs	r3, #48	; 0x30
    4026:	3e01      	subs	r6, #1
    4028:	7033      	strb	r3, [r6, #0]
    402a:	9b04      	ldr	r3, [sp, #16]
    402c:	1b9b      	subs	r3, r3, r6
    402e:	6123      	str	r3, [r4, #16]
    4030:	9b07      	ldr	r3, [sp, #28]
    4032:	aa09      	add	r2, sp, #36	; 0x24
    4034:	9300      	str	r3, [sp, #0]
    4036:	0021      	movs	r1, r4
    4038:	9b06      	ldr	r3, [sp, #24]
    403a:	9805      	ldr	r0, [sp, #20]
    403c:	f7ff fe82 	bl	3d44 <_printf_common>
    4040:	1c43      	adds	r3, r0, #1
    4042:	d1b3      	bne.n	3fac <_printf_i+0x18c>
    4044:	2001      	movs	r0, #1
    4046:	4240      	negs	r0, r0
    4048:	b00b      	add	sp, #44	; 0x2c
    404a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    404c:	0000659e 	.word	0x0000659e
    4050:	0000658d 	.word	0x0000658d

00004054 <_sbrk_r>:
    4054:	2300      	movs	r3, #0
    4056:	b570      	push	{r4, r5, r6, lr}
    4058:	4c06      	ldr	r4, [pc, #24]	; (4074 <_sbrk_r+0x20>)
    405a:	0005      	movs	r5, r0
    405c:	0008      	movs	r0, r1
    405e:	6023      	str	r3, [r4, #0]
    4060:	f7fd fe40 	bl	1ce4 <_sbrk>
    4064:	1c43      	adds	r3, r0, #1
    4066:	d103      	bne.n	4070 <_sbrk_r+0x1c>
    4068:	6823      	ldr	r3, [r4, #0]
    406a:	2b00      	cmp	r3, #0
    406c:	d000      	beq.n	4070 <_sbrk_r+0x1c>
    406e:	602b      	str	r3, [r5, #0]
    4070:	bd70      	pop	{r4, r5, r6, pc}
    4072:	46c0      	nop			; (mov r8, r8)
    4074:	20000428 	.word	0x20000428

00004078 <__sread>:
    4078:	b570      	push	{r4, r5, r6, lr}
    407a:	000c      	movs	r4, r1
    407c:	250e      	movs	r5, #14
    407e:	5f49      	ldrsh	r1, [r1, r5]
    4080:	f000 f97e 	bl	4380 <_read_r>
    4084:	2800      	cmp	r0, #0
    4086:	db03      	blt.n	4090 <__sread+0x18>
    4088:	6d63      	ldr	r3, [r4, #84]	; 0x54
    408a:	181b      	adds	r3, r3, r0
    408c:	6563      	str	r3, [r4, #84]	; 0x54
    408e:	bd70      	pop	{r4, r5, r6, pc}
    4090:	89a3      	ldrh	r3, [r4, #12]
    4092:	4a02      	ldr	r2, [pc, #8]	; (409c <__sread+0x24>)
    4094:	4013      	ands	r3, r2
    4096:	81a3      	strh	r3, [r4, #12]
    4098:	e7f9      	b.n	408e <__sread+0x16>
    409a:	46c0      	nop			; (mov r8, r8)
    409c:	ffffefff 	.word	0xffffefff

000040a0 <__swrite>:
    40a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    40a2:	001f      	movs	r7, r3
    40a4:	898b      	ldrh	r3, [r1, #12]
    40a6:	0005      	movs	r5, r0
    40a8:	000c      	movs	r4, r1
    40aa:	0016      	movs	r6, r2
    40ac:	05db      	lsls	r3, r3, #23
    40ae:	d505      	bpl.n	40bc <__swrite+0x1c>
    40b0:	230e      	movs	r3, #14
    40b2:	5ec9      	ldrsh	r1, [r1, r3]
    40b4:	2200      	movs	r2, #0
    40b6:	2302      	movs	r3, #2
    40b8:	f000 f940 	bl	433c <_lseek_r>
    40bc:	89a3      	ldrh	r3, [r4, #12]
    40be:	4a05      	ldr	r2, [pc, #20]	; (40d4 <__swrite+0x34>)
    40c0:	0028      	movs	r0, r5
    40c2:	4013      	ands	r3, r2
    40c4:	81a3      	strh	r3, [r4, #12]
    40c6:	0032      	movs	r2, r6
    40c8:	230e      	movs	r3, #14
    40ca:	5ee1      	ldrsh	r1, [r4, r3]
    40cc:	003b      	movs	r3, r7
    40ce:	f000 f875 	bl	41bc <_write_r>
    40d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    40d4:	ffffefff 	.word	0xffffefff

000040d8 <__sseek>:
    40d8:	b570      	push	{r4, r5, r6, lr}
    40da:	000c      	movs	r4, r1
    40dc:	250e      	movs	r5, #14
    40de:	5f49      	ldrsh	r1, [r1, r5]
    40e0:	f000 f92c 	bl	433c <_lseek_r>
    40e4:	89a3      	ldrh	r3, [r4, #12]
    40e6:	1c42      	adds	r2, r0, #1
    40e8:	d103      	bne.n	40f2 <__sseek+0x1a>
    40ea:	4a05      	ldr	r2, [pc, #20]	; (4100 <__sseek+0x28>)
    40ec:	4013      	ands	r3, r2
    40ee:	81a3      	strh	r3, [r4, #12]
    40f0:	bd70      	pop	{r4, r5, r6, pc}
    40f2:	2280      	movs	r2, #128	; 0x80
    40f4:	0152      	lsls	r2, r2, #5
    40f6:	4313      	orrs	r3, r2
    40f8:	81a3      	strh	r3, [r4, #12]
    40fa:	6560      	str	r0, [r4, #84]	; 0x54
    40fc:	e7f8      	b.n	40f0 <__sseek+0x18>
    40fe:	46c0      	nop			; (mov r8, r8)
    4100:	ffffefff 	.word	0xffffefff

00004104 <__sclose>:
    4104:	b510      	push	{r4, lr}
    4106:	230e      	movs	r3, #14
    4108:	5ec9      	ldrsh	r1, [r1, r3]
    410a:	f000 f8e1 	bl	42d0 <_close_r>
    410e:	bd10      	pop	{r4, pc}

00004110 <__swbuf_r>:
    4110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4112:	0005      	movs	r5, r0
    4114:	000e      	movs	r6, r1
    4116:	0014      	movs	r4, r2
    4118:	2800      	cmp	r0, #0
    411a:	d004      	beq.n	4126 <__swbuf_r+0x16>
    411c:	6983      	ldr	r3, [r0, #24]
    411e:	2b00      	cmp	r3, #0
    4120:	d101      	bne.n	4126 <__swbuf_r+0x16>
    4122:	f7ff fb17 	bl	3754 <__sinit>
    4126:	4b22      	ldr	r3, [pc, #136]	; (41b0 <__swbuf_r+0xa0>)
    4128:	429c      	cmp	r4, r3
    412a:	d12d      	bne.n	4188 <__swbuf_r+0x78>
    412c:	686c      	ldr	r4, [r5, #4]
    412e:	69a3      	ldr	r3, [r4, #24]
    4130:	60a3      	str	r3, [r4, #8]
    4132:	89a3      	ldrh	r3, [r4, #12]
    4134:	071b      	lsls	r3, r3, #28
    4136:	d531      	bpl.n	419c <__swbuf_r+0x8c>
    4138:	6923      	ldr	r3, [r4, #16]
    413a:	2b00      	cmp	r3, #0
    413c:	d02e      	beq.n	419c <__swbuf_r+0x8c>
    413e:	6823      	ldr	r3, [r4, #0]
    4140:	6922      	ldr	r2, [r4, #16]
    4142:	b2f7      	uxtb	r7, r6
    4144:	1a98      	subs	r0, r3, r2
    4146:	6963      	ldr	r3, [r4, #20]
    4148:	b2f6      	uxtb	r6, r6
    414a:	4298      	cmp	r0, r3
    414c:	db05      	blt.n	415a <__swbuf_r+0x4a>
    414e:	0021      	movs	r1, r4
    4150:	0028      	movs	r0, r5
    4152:	f7ff fa91 	bl	3678 <_fflush_r>
    4156:	2800      	cmp	r0, #0
    4158:	d126      	bne.n	41a8 <__swbuf_r+0x98>
    415a:	68a3      	ldr	r3, [r4, #8]
    415c:	3001      	adds	r0, #1
    415e:	3b01      	subs	r3, #1
    4160:	60a3      	str	r3, [r4, #8]
    4162:	6823      	ldr	r3, [r4, #0]
    4164:	1c5a      	adds	r2, r3, #1
    4166:	6022      	str	r2, [r4, #0]
    4168:	701f      	strb	r7, [r3, #0]
    416a:	6963      	ldr	r3, [r4, #20]
    416c:	4298      	cmp	r0, r3
    416e:	d004      	beq.n	417a <__swbuf_r+0x6a>
    4170:	89a3      	ldrh	r3, [r4, #12]
    4172:	07db      	lsls	r3, r3, #31
    4174:	d51a      	bpl.n	41ac <__swbuf_r+0x9c>
    4176:	2e0a      	cmp	r6, #10
    4178:	d118      	bne.n	41ac <__swbuf_r+0x9c>
    417a:	0021      	movs	r1, r4
    417c:	0028      	movs	r0, r5
    417e:	f7ff fa7b 	bl	3678 <_fflush_r>
    4182:	2800      	cmp	r0, #0
    4184:	d012      	beq.n	41ac <__swbuf_r+0x9c>
    4186:	e00f      	b.n	41a8 <__swbuf_r+0x98>
    4188:	4b0a      	ldr	r3, [pc, #40]	; (41b4 <__swbuf_r+0xa4>)
    418a:	429c      	cmp	r4, r3
    418c:	d101      	bne.n	4192 <__swbuf_r+0x82>
    418e:	68ac      	ldr	r4, [r5, #8]
    4190:	e7cd      	b.n	412e <__swbuf_r+0x1e>
    4192:	4b09      	ldr	r3, [pc, #36]	; (41b8 <__swbuf_r+0xa8>)
    4194:	429c      	cmp	r4, r3
    4196:	d1ca      	bne.n	412e <__swbuf_r+0x1e>
    4198:	68ec      	ldr	r4, [r5, #12]
    419a:	e7c8      	b.n	412e <__swbuf_r+0x1e>
    419c:	0021      	movs	r1, r4
    419e:	0028      	movs	r0, r5
    41a0:	f000 f820 	bl	41e4 <__swsetup_r>
    41a4:	2800      	cmp	r0, #0
    41a6:	d0ca      	beq.n	413e <__swbuf_r+0x2e>
    41a8:	2601      	movs	r6, #1
    41aa:	4276      	negs	r6, r6
    41ac:	0030      	movs	r0, r6
    41ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    41b0:	0000653c 	.word	0x0000653c
    41b4:	0000655c 	.word	0x0000655c
    41b8:	0000651c 	.word	0x0000651c

000041bc <_write_r>:
    41bc:	b570      	push	{r4, r5, r6, lr}
    41be:	0005      	movs	r5, r0
    41c0:	0008      	movs	r0, r1
    41c2:	0011      	movs	r1, r2
    41c4:	2200      	movs	r2, #0
    41c6:	4c06      	ldr	r4, [pc, #24]	; (41e0 <_write_r+0x24>)
    41c8:	6022      	str	r2, [r4, #0]
    41ca:	001a      	movs	r2, r3
    41cc:	f7fd fd62 	bl	1c94 <_write>
    41d0:	1c43      	adds	r3, r0, #1
    41d2:	d103      	bne.n	41dc <_write_r+0x20>
    41d4:	6823      	ldr	r3, [r4, #0]
    41d6:	2b00      	cmp	r3, #0
    41d8:	d000      	beq.n	41dc <_write_r+0x20>
    41da:	602b      	str	r3, [r5, #0]
    41dc:	bd70      	pop	{r4, r5, r6, pc}
    41de:	46c0      	nop			; (mov r8, r8)
    41e0:	20000428 	.word	0x20000428

000041e4 <__swsetup_r>:
    41e4:	4b36      	ldr	r3, [pc, #216]	; (42c0 <__swsetup_r+0xdc>)
    41e6:	b570      	push	{r4, r5, r6, lr}
    41e8:	681d      	ldr	r5, [r3, #0]
    41ea:	0006      	movs	r6, r0
    41ec:	000c      	movs	r4, r1
    41ee:	2d00      	cmp	r5, #0
    41f0:	d005      	beq.n	41fe <__swsetup_r+0x1a>
    41f2:	69ab      	ldr	r3, [r5, #24]
    41f4:	2b00      	cmp	r3, #0
    41f6:	d102      	bne.n	41fe <__swsetup_r+0x1a>
    41f8:	0028      	movs	r0, r5
    41fa:	f7ff faab 	bl	3754 <__sinit>
    41fe:	4b31      	ldr	r3, [pc, #196]	; (42c4 <__swsetup_r+0xe0>)
    4200:	429c      	cmp	r4, r3
    4202:	d10f      	bne.n	4224 <__swsetup_r+0x40>
    4204:	686c      	ldr	r4, [r5, #4]
    4206:	230c      	movs	r3, #12
    4208:	5ee2      	ldrsh	r2, [r4, r3]
    420a:	b293      	uxth	r3, r2
    420c:	0719      	lsls	r1, r3, #28
    420e:	d42d      	bmi.n	426c <__swsetup_r+0x88>
    4210:	06d9      	lsls	r1, r3, #27
    4212:	d411      	bmi.n	4238 <__swsetup_r+0x54>
    4214:	2309      	movs	r3, #9
    4216:	2001      	movs	r0, #1
    4218:	6033      	str	r3, [r6, #0]
    421a:	3337      	adds	r3, #55	; 0x37
    421c:	4313      	orrs	r3, r2
    421e:	81a3      	strh	r3, [r4, #12]
    4220:	4240      	negs	r0, r0
    4222:	bd70      	pop	{r4, r5, r6, pc}
    4224:	4b28      	ldr	r3, [pc, #160]	; (42c8 <__swsetup_r+0xe4>)
    4226:	429c      	cmp	r4, r3
    4228:	d101      	bne.n	422e <__swsetup_r+0x4a>
    422a:	68ac      	ldr	r4, [r5, #8]
    422c:	e7eb      	b.n	4206 <__swsetup_r+0x22>
    422e:	4b27      	ldr	r3, [pc, #156]	; (42cc <__swsetup_r+0xe8>)
    4230:	429c      	cmp	r4, r3
    4232:	d1e8      	bne.n	4206 <__swsetup_r+0x22>
    4234:	68ec      	ldr	r4, [r5, #12]
    4236:	e7e6      	b.n	4206 <__swsetup_r+0x22>
    4238:	075b      	lsls	r3, r3, #29
    423a:	d513      	bpl.n	4264 <__swsetup_r+0x80>
    423c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    423e:	2900      	cmp	r1, #0
    4240:	d008      	beq.n	4254 <__swsetup_r+0x70>
    4242:	0023      	movs	r3, r4
    4244:	3344      	adds	r3, #68	; 0x44
    4246:	4299      	cmp	r1, r3
    4248:	d002      	beq.n	4250 <__swsetup_r+0x6c>
    424a:	0030      	movs	r0, r6
    424c:	f7ff fb8e 	bl	396c <_free_r>
    4250:	2300      	movs	r3, #0
    4252:	6363      	str	r3, [r4, #52]	; 0x34
    4254:	2224      	movs	r2, #36	; 0x24
    4256:	89a3      	ldrh	r3, [r4, #12]
    4258:	4393      	bics	r3, r2
    425a:	81a3      	strh	r3, [r4, #12]
    425c:	2300      	movs	r3, #0
    425e:	6063      	str	r3, [r4, #4]
    4260:	6923      	ldr	r3, [r4, #16]
    4262:	6023      	str	r3, [r4, #0]
    4264:	2308      	movs	r3, #8
    4266:	89a2      	ldrh	r2, [r4, #12]
    4268:	4313      	orrs	r3, r2
    426a:	81a3      	strh	r3, [r4, #12]
    426c:	6923      	ldr	r3, [r4, #16]
    426e:	2b00      	cmp	r3, #0
    4270:	d10b      	bne.n	428a <__swsetup_r+0xa6>
    4272:	21a0      	movs	r1, #160	; 0xa0
    4274:	2280      	movs	r2, #128	; 0x80
    4276:	89a3      	ldrh	r3, [r4, #12]
    4278:	0089      	lsls	r1, r1, #2
    427a:	0092      	lsls	r2, r2, #2
    427c:	400b      	ands	r3, r1
    427e:	4293      	cmp	r3, r2
    4280:	d003      	beq.n	428a <__swsetup_r+0xa6>
    4282:	0021      	movs	r1, r4
    4284:	0030      	movs	r0, r6
    4286:	f7ff fb23 	bl	38d0 <__smakebuf_r>
    428a:	2301      	movs	r3, #1
    428c:	89a2      	ldrh	r2, [r4, #12]
    428e:	4013      	ands	r3, r2
    4290:	d011      	beq.n	42b6 <__swsetup_r+0xd2>
    4292:	2300      	movs	r3, #0
    4294:	60a3      	str	r3, [r4, #8]
    4296:	6963      	ldr	r3, [r4, #20]
    4298:	425b      	negs	r3, r3
    429a:	61a3      	str	r3, [r4, #24]
    429c:	2000      	movs	r0, #0
    429e:	6923      	ldr	r3, [r4, #16]
    42a0:	4283      	cmp	r3, r0
    42a2:	d1be      	bne.n	4222 <__swsetup_r+0x3e>
    42a4:	230c      	movs	r3, #12
    42a6:	5ee2      	ldrsh	r2, [r4, r3]
    42a8:	0613      	lsls	r3, r2, #24
    42aa:	d5ba      	bpl.n	4222 <__swsetup_r+0x3e>
    42ac:	2340      	movs	r3, #64	; 0x40
    42ae:	4313      	orrs	r3, r2
    42b0:	81a3      	strh	r3, [r4, #12]
    42b2:	3801      	subs	r0, #1
    42b4:	e7b5      	b.n	4222 <__swsetup_r+0x3e>
    42b6:	0792      	lsls	r2, r2, #30
    42b8:	d400      	bmi.n	42bc <__swsetup_r+0xd8>
    42ba:	6963      	ldr	r3, [r4, #20]
    42bc:	60a3      	str	r3, [r4, #8]
    42be:	e7ed      	b.n	429c <__swsetup_r+0xb8>
    42c0:	20000158 	.word	0x20000158
    42c4:	0000653c 	.word	0x0000653c
    42c8:	0000655c 	.word	0x0000655c
    42cc:	0000651c 	.word	0x0000651c

000042d0 <_close_r>:
    42d0:	2300      	movs	r3, #0
    42d2:	b570      	push	{r4, r5, r6, lr}
    42d4:	4c06      	ldr	r4, [pc, #24]	; (42f0 <_close_r+0x20>)
    42d6:	0005      	movs	r5, r0
    42d8:	0008      	movs	r0, r1
    42da:	6023      	str	r3, [r4, #0]
    42dc:	f7fd fd14 	bl	1d08 <_close>
    42e0:	1c43      	adds	r3, r0, #1
    42e2:	d103      	bne.n	42ec <_close_r+0x1c>
    42e4:	6823      	ldr	r3, [r4, #0]
    42e6:	2b00      	cmp	r3, #0
    42e8:	d000      	beq.n	42ec <_close_r+0x1c>
    42ea:	602b      	str	r3, [r5, #0]
    42ec:	bd70      	pop	{r4, r5, r6, pc}
    42ee:	46c0      	nop			; (mov r8, r8)
    42f0:	20000428 	.word	0x20000428

000042f4 <_fstat_r>:
    42f4:	2300      	movs	r3, #0
    42f6:	b570      	push	{r4, r5, r6, lr}
    42f8:	4c06      	ldr	r4, [pc, #24]	; (4314 <_fstat_r+0x20>)
    42fa:	0005      	movs	r5, r0
    42fc:	0008      	movs	r0, r1
    42fe:	0011      	movs	r1, r2
    4300:	6023      	str	r3, [r4, #0]
    4302:	f7fd fd04 	bl	1d0e <_fstat>
    4306:	1c43      	adds	r3, r0, #1
    4308:	d103      	bne.n	4312 <_fstat_r+0x1e>
    430a:	6823      	ldr	r3, [r4, #0]
    430c:	2b00      	cmp	r3, #0
    430e:	d000      	beq.n	4312 <_fstat_r+0x1e>
    4310:	602b      	str	r3, [r5, #0]
    4312:	bd70      	pop	{r4, r5, r6, pc}
    4314:	20000428 	.word	0x20000428

00004318 <_isatty_r>:
    4318:	2300      	movs	r3, #0
    431a:	b570      	push	{r4, r5, r6, lr}
    431c:	4c06      	ldr	r4, [pc, #24]	; (4338 <_isatty_r+0x20>)
    431e:	0005      	movs	r5, r0
    4320:	0008      	movs	r0, r1
    4322:	6023      	str	r3, [r4, #0]
    4324:	f7fd fcf8 	bl	1d18 <_isatty>
    4328:	1c43      	adds	r3, r0, #1
    432a:	d103      	bne.n	4334 <_isatty_r+0x1c>
    432c:	6823      	ldr	r3, [r4, #0]
    432e:	2b00      	cmp	r3, #0
    4330:	d000      	beq.n	4334 <_isatty_r+0x1c>
    4332:	602b      	str	r3, [r5, #0]
    4334:	bd70      	pop	{r4, r5, r6, pc}
    4336:	46c0      	nop			; (mov r8, r8)
    4338:	20000428 	.word	0x20000428

0000433c <_lseek_r>:
    433c:	b570      	push	{r4, r5, r6, lr}
    433e:	0005      	movs	r5, r0
    4340:	0008      	movs	r0, r1
    4342:	0011      	movs	r1, r2
    4344:	2200      	movs	r2, #0
    4346:	4c06      	ldr	r4, [pc, #24]	; (4360 <_lseek_r+0x24>)
    4348:	6022      	str	r2, [r4, #0]
    434a:	001a      	movs	r2, r3
    434c:	f7fd fce6 	bl	1d1c <_lseek>
    4350:	1c43      	adds	r3, r0, #1
    4352:	d103      	bne.n	435c <_lseek_r+0x20>
    4354:	6823      	ldr	r3, [r4, #0]
    4356:	2b00      	cmp	r3, #0
    4358:	d000      	beq.n	435c <_lseek_r+0x20>
    435a:	602b      	str	r3, [r5, #0]
    435c:	bd70      	pop	{r4, r5, r6, pc}
    435e:	46c0      	nop			; (mov r8, r8)
    4360:	20000428 	.word	0x20000428

00004364 <memchr>:
    4364:	b2c9      	uxtb	r1, r1
    4366:	1882      	adds	r2, r0, r2
    4368:	4290      	cmp	r0, r2
    436a:	d101      	bne.n	4370 <memchr+0xc>
    436c:	2000      	movs	r0, #0
    436e:	4770      	bx	lr
    4370:	7803      	ldrb	r3, [r0, #0]
    4372:	428b      	cmp	r3, r1
    4374:	d0fb      	beq.n	436e <memchr+0xa>
    4376:	3001      	adds	r0, #1
    4378:	e7f6      	b.n	4368 <memchr+0x4>

0000437a <__malloc_lock>:
    437a:	4770      	bx	lr

0000437c <__malloc_unlock>:
    437c:	4770      	bx	lr
	...

00004380 <_read_r>:
    4380:	b570      	push	{r4, r5, r6, lr}
    4382:	0005      	movs	r5, r0
    4384:	0008      	movs	r0, r1
    4386:	0011      	movs	r1, r2
    4388:	2200      	movs	r2, #0
    438a:	4c06      	ldr	r4, [pc, #24]	; (43a4 <_read_r+0x24>)
    438c:	6022      	str	r2, [r4, #0]
    438e:	001a      	movs	r2, r3
    4390:	f7fd fc5e 	bl	1c50 <_read>
    4394:	1c43      	adds	r3, r0, #1
    4396:	d103      	bne.n	43a0 <_read_r+0x20>
    4398:	6823      	ldr	r3, [r4, #0]
    439a:	2b00      	cmp	r3, #0
    439c:	d000      	beq.n	43a0 <_read_r+0x20>
    439e:	602b      	str	r3, [r5, #0]
    43a0:	bd70      	pop	{r4, r5, r6, pc}
    43a2:	46c0      	nop			; (mov r8, r8)
    43a4:	20000428 	.word	0x20000428
    43a8:	000a000a 	.word	0x000a000a
    43ac:	00140014 	.word	0x00140014
    43b0:	00000014 	.word	0x00000014
    43b4:	000a017c 	.word	0x000a017c
    43b8:	000a017c 	.word	0x000a017c
    43bc:	00140186 	.word	0x00140186
    43c0:	00140000 	.word	0x00140000
    43c4:	0122000a 	.word	0x0122000a
    43c8:	00140186 	.word	0x00140186
    43cc:	01220190 	.word	0x01220190
    43d0:	0122000a 	.word	0x0122000a
    43d4:	012c0014 	.word	0x012c0014
    43d8:	0122017c 	.word	0x0122017c
    43dc:	012c0186 	.word	0x012c0186
    43e0:	012c0014 	.word	0x012c0014
    43e4:	0136017c 	.word	0x0136017c
    43e8:	001e0000 	.word	0x001e0000
    43ec:	00280032 	.word	0x00280032
    43f0:	00320000 	.word	0x00320000
    43f4:	003c0032 	.word	0x003c0032
    43f8:	001e0050 	.word	0x001e0050
    43fc:	00280118 	.word	0x00280118
    4400:	00280046 	.word	0x00280046
    4404:	00be0050 	.word	0x00be0050
    4408:	00be0050 	.word	0x00be0050
    440c:	00c80118 	.word	0x00c80118
    4410:	00280118 	.word	0x00280118
    4414:	00be0122 	.word	0x00be0122
    4418:	00460000 	.word	0x00460000
    441c:	00500032 	.word	0x00500032
    4420:	005a0000 	.word	0x005a0000
    4424:	00640032 	.word	0x00640032
    4428:	006e0000 	.word	0x006e0000
    442c:	00780032 	.word	0x00780032
    4430:	00820000 	.word	0x00820000
    4434:	008c0032 	.word	0x008c0032
    4438:	00960000 	.word	0x00960000
    443c:	00a00032 	.word	0x00a00032
    4440:	00aa0000 	.word	0x00aa0000
    4444:	00b40032 	.word	0x00b40032
    4448:	00be0000 	.word	0x00be0000
    444c:	00c80032 	.word	0x00c80032
    4450:	00c8012c 	.word	0x00c8012c
    4454:	00d20172 	.word	0x00d20172
    4458:	00dc001e 	.word	0x00dc001e
    445c:	00e60172 	.word	0x00e60172
    4460:	00f0001e 	.word	0x00f0001e
    4464:	00fa0172 	.word	0x00fa0172
    4468:	0104001e 	.word	0x0104001e
    446c:	010e0172 	.word	0x010e0172
    4470:	0118005a 	.word	0x0118005a
    4474:	0122012c 	.word	0x0122012c
    4478:	82be50b4 	.word	0x82be50b4
    447c:	8cbe82aa 	.word	0x8cbe82aa
    4480:	64963c8c 	.word	0x64963c8c
    4484:	64dc3cd2 	.word	0x64dc3cd2
    4488:	a08c9682 	.word	0xa08c9682
    448c:	aadca08c 	.word	0xaadca08c
    4490:	a0e696dc 	.word	0xa0e696dc
    4494:	50f03c78 	.word	0x50f03c78
    4498:	5a78466e 	.word	0x5a78466e
    449c:	aaaa3c96 	.word	0xaaaa3c96
    44a0:	a0dc3cc8 	.word	0xa0dc3cc8
    44a4:	aae6a0d2 	.word	0xaae6a0d2
    44a8:	78696e55 	.word	0x78696e55
    44ac:	6f706520 	.word	0x6f706520
    44b0:	6d206863 	.word	0x6d206863
    44b4:	73756e69 	.word	0x73756e69
    44b8:	46783020 	.word	0x46783020
    44bc:	61642046 	.word	0x61642046
    44c0:	00007379 	.word	0x00007379
    44c4:	355e3331 	.word	0x355e3331
    44c8:	31202b20 	.word	0x31202b20
    44cc:	20355e36 	.word	0x20355e36
    44d0:	3731203d 	.word	0x3731203d
    44d4:	0000355e 	.word	0x0000355e
    44d8:	69746552 	.word	0x69746552
    44dc:	616c7563 	.word	0x616c7563
    44e0:	676e6974 	.word	0x676e6974
    44e4:	6c705320 	.word	0x6c705320
    44e8:	73656e69 	.word	0x73656e69
    44ec:	00000000 	.word	0x00000000
    44f0:	6c6f6956 	.word	0x6c6f6956
    44f4:	65636e65 	.word	0x65636e65
    44f8:	726f7720 	.word	0x726f7720
    44fc:	0000736b 	.word	0x0000736b
    4500:	73626154 	.word	0x73626154
    4504:	00000021 	.word	0x00000021
    4508:	6c6c694b 	.word	0x6c6c694b
    450c:	6c694220 	.word	0x6c694220
    4510:	6e6f696c 	.word	0x6e6f696c
    4514:	65726961 	.word	0x65726961
    4518:	61282073 	.word	0x61282073
    451c:	5420646e 	.word	0x5420646e
    4520:	6c6c6972 	.word	0x6c6c6972
    4524:	616e6f69 	.word	0x616e6f69
    4528:	29657269 	.word	0x29657269
    452c:	00000000 	.word	0x00000000
    4530:	65746e49 	.word	0x65746e49
    4534:	74736572 	.word	0x74736572
    4538:	206e6920 	.word	0x206e6920
    453c:	68636574 	.word	0x68636574
    4540:	6f6c6f6e 	.word	0x6f6c6f6e
    4544:	69207967 	.word	0x69207967
    4548:	6f6e2073 	.word	0x6f6e2073
    454c:	20612074 	.word	0x20612074
    4550:	73726570 	.word	0x73726570
    4554:	6c616e6f 	.word	0x6c616e6f
    4558:	00797469 	.word	0x00797469
    455c:	50203031 	.word	0x50203031
    4560:	544e4952 	.word	0x544e4952
    4564:	52484320 	.word	0x52484320
    4568:	30322824 	.word	0x30322824
    456c:	2b352e35 	.word	0x2b352e35
    4570:	28444e52 	.word	0x28444e52
    4574:	3b292931 	.word	0x3b292931
    4578:	47203a20 	.word	0x47203a20
    457c:	204f544f 	.word	0x204f544f
    4580:	00003031 	.word	0x00003031
    4584:	67206f4e 	.word	0x67206f4e
    4588:	2e73646f 	.word	0x2e73646f
    458c:	206f4e20 	.word	0x206f4e20
    4590:	7473616d 	.word	0x7473616d
    4594:	2e737265 	.word	0x2e737265
    4598:	206f4e20 	.word	0x206f4e20
    459c:	65747865 	.word	0x65747865
    45a0:	6c616e72 	.word	0x6c616e72
    45a4:	62696c20 	.word	0x62696c20
    45a8:	69726172 	.word	0x69726172
    45ac:	002e7365 	.word	0x002e7365
    45b0:	63617053 	.word	0x63617053
    45b4:	00217365 	.word	0x00217365
    45b8:	6e616954 	.word	0x6e616954
    45bc:	656d6e61 	.word	0x656d6e61
    45c0:	7153206e 	.word	0x7153206e
    45c4:	65726175 	.word	0x65726175
    45c8:	38393120 	.word	0x38393120
    45cc:	00000039 	.word	0x00000039
    45d0:	72656d41 	.word	0x72656d41
    45d4:	20616369 	.word	0x20616369
    45d8:	20736177 	.word	0x20736177
    45dc:	6e756f66 	.word	0x6e756f66
    45e0:	20646564 	.word	0x20646564
    45e4:	73206e6f 	.word	0x73206e6f
    45e8:	6576616c 	.word	0x6576616c
    45ec:	00007972 	.word	0x00007972
    45f0:	72656854 	.word	0x72656854
    45f4:	73692065 	.word	0x73692065
    45f8:	6c6e6f20 	.word	0x6c6e6f20
    45fc:	61632079 	.word	0x61632079
    4600:	61746970 	.word	0x61746970
    4604:	6e61206c 	.word	0x6e61206c
    4608:	616c2064 	.word	0x616c2064
    460c:	00726f62 	.word	0x00726f62
    4610:	6f636e45 	.word	0x6f636e45
    4614:	67617275 	.word	0x67617275
    4618:	79732065 	.word	0x79732065
    461c:	74656d6d 	.word	0x74656d6d
    4620:	20636972 	.word	0x20636972
    4624:	73616c63 	.word	0x73616c63
    4628:	61772073 	.word	0x61772073
    462c:	72616672 	.word	0x72616672
    4630:	00000065 	.word	0x00000065
    4634:	52554324 	.word	0x52554324
    4638:	544e4552 	.word	0x544e4552
    463c:	4d454d5f 	.word	0x4d454d5f
    4640:	00000045 	.word	0x00000045
    4644:	694e2041 	.word	0x694e2041
    4648:	54206563 	.word	0x54206563
    464c:	00005954 	.word	0x00005954
    4650:	6e617254 	.word	0x6e617254
    4654:	69722073 	.word	0x69722073
    4658:	73746867 	.word	0x73746867
    465c:	65726120 	.word	0x65726120
    4660:	6d756820 	.word	0x6d756820
    4664:	72206e61 	.word	0x72206e61
    4668:	74686769 	.word	0x74686769
    466c:	00000073 	.word	0x00000073
    4670:	3d202069 	.word	0x3d202069
    4674:	35783020 	.word	0x35783020
    4678:	35373366 	.word	0x35373366
    467c:	20666439 	.word	0x20666439
    4680:	2028202d 	.word	0x2028202d
    4684:	3e3e2069 	.word	0x3e3e2069
    4688:	29203120 	.word	0x29203120
    468c:	0000003b 	.word	0x0000003b
    4690:	42414341 	.word	0x42414341
    4694:	00000000 	.word	0x00000000
    4698:	63666544 	.word	0x63666544
    469c:	73276e6f 	.word	0x73276e6f
    46a0:	6e616320 	.word	0x6e616320
    46a4:	656c6563 	.word	0x656c6563
    46a8:	00002e64 	.word	0x00002e64
    46ac:	73746152 	.word	0x73746152
    46b0:	7473656e 	.word	0x7473656e
    46b4:	6f4e203a 	.word	0x6f4e203a
    46b8:	6e696874 	.word	0x6e696874
    46bc:	6f542067 	.word	0x6f542067
    46c0:	216f4420 	.word	0x216f4420
    46c4:	00000000 	.word	0x00000000
    46c8:	68207449 	.word	0x68207449
    46cc:	36207361 	.word	0x36207361
    46d0:	656b2039 	.word	0x656b2039
    46d4:	002e7379 	.word	0x002e7379
    46d8:	61636542 	.word	0x61636542
    46dc:	20657375 	.word	0x20657375
    46e0:	342d5456 	.word	0x342d5456
    46e4:	77203032 	.word	0x77203032
    46e8:	61207361 	.word	0x61207361
    46ec:	6165726c 	.word	0x6165726c
    46f0:	74207964 	.word	0x74207964
    46f4:	6e656b61 	.word	0x6e656b61
    46f8:	00000000 	.word	0x00000000
    46fc:	706d6f43 	.word	0x706d6f43
    4700:	73736572 	.word	0x73736572
    4704:	206e6f69 	.word	0x206e6f69
    4708:	6f676c61 	.word	0x6f676c61
    470c:	68746972 	.word	0x68746972
    4710:	6162206d 	.word	0x6162206d
    4714:	20646573 	.word	0x20646573
    4718:	42206e6f 	.word	0x42206e6f
    471c:	28205042 	.word	0x28205042
    4720:	37393931 	.word	0x37393931
    4724:	00000029 	.word	0x00000029
    4728:	20656854 	.word	0x20656854
    472c:	72756f73 	.word	0x72756f73
    4730:	6f206563 	.word	0x6f206563
    4734:	68742066 	.word	0x68742066
    4738:	694d2065 	.word	0x694d2065
    473c:	73697373 	.word	0x73697373
    4740:	70706973 	.word	0x70706973
    4744:	69722069 	.word	0x69722069
    4748:	20726576 	.word	0x20726576
    474c:	69207369 	.word	0x69207369
    4750:	6550206e 	.word	0x6550206e
    4754:	79736e6e 	.word	0x79736e6e
    4758:	6e61766c 	.word	0x6e61766c
    475c:	002e6169 	.word	0x002e6169
    4760:	6566664f 	.word	0x6566664f
    4764:	7669736e 	.word	0x7669736e
    4768:	61682065 	.word	0x61682065
    476c:	61776472 	.word	0x61776472
    4770:	00006572 	.word	0x00006572
    4774:	6c6c6f46 	.word	0x6c6c6f46
    4778:	5720776f 	.word	0x5720776f
    477c:	646c726f 	.word	0x646c726f
    4780:	676f5020 	.word	0x676f5020
    4784:	64654620 	.word	0x64654620
    4788:	74617265 	.word	0x74617265
    478c:	206e6f69 	.word	0x206e6f69
    4790:	40202020 	.word	0x40202020
    4794:	6c726f57 	.word	0x6c726f57
    4798:	676f5064 	.word	0x676f5064
    479c:	00000000 	.word	0x00000000
    47a0:	6d6d7544 	.word	0x6d6d7544
    47a4:	68742079 	.word	0x68742079
    47a8:	20636369 	.word	0x20636369
    47ac:	65696c63 	.word	0x65696c63
    47b0:	0000746e 	.word	0x0000746e
    47b4:	694e2041 	.word	0x694e2041
    47b8:	54206563 	.word	0x54206563
    47bc:	202e5954 	.word	0x202e5954
    47c0:	4f206e41 	.word	0x4f206e41
    47c4:	6f43204b 	.word	0x6f43204b
    47c8:	7475706d 	.word	0x7475706d
    47cc:	002e7265 	.word	0x002e7265
    47d0:	41632049 	.word	0x41632049
    47d4:	704f206e 	.word	0x704f206e
    47d8:	41206e45 	.word	0x41206e45
    47dc:	436f4c20 	.word	0x436f4c20
    47e0:	6957206b 	.word	0x6957206b
    47e4:	41206854 	.word	0x41206854
    47e8:	644f7320 	.word	0x644f7320
    47ec:	41632041 	.word	0x41632041
    47f0:	0000006e 	.word	0x0000006e
    47f4:	696c6f53 	.word	0x696c6f53
    47f8:	69726164 	.word	0x69726164
    47fc:	69207974 	.word	0x69207974
    4800:	6f6e2073 	.word	0x6f6e2073
    4804:	20612074 	.word	0x20612074
    4808:	2077656e 	.word	0x2077656e
    480c:	6d617266 	.word	0x6d617266
    4810:	726f7765 	.word	0x726f7765
    4814:	0000006b 	.word	0x0000006b
    4818:	61657242 	.word	0x61657242
    481c:	616f6264 	.word	0x616f6264
    4820:	6e696472 	.word	0x6e696472
    4824:	73492067 	.word	0x73492067
    4828:	746f4e20 	.word	0x746f4e20
    482c:	43204120 	.word	0x43204120
    4830:	656d6972 	.word	0x656d6972
    4834:	00000000 	.word	0x00000000
    4838:	2066664f 	.word	0x2066664f
    483c:	6f207962 	.word	0x6f207962
    4840:	6520656e 	.word	0x6520656e
    4844:	726f7272 	.word	0x726f7272
    4848:	72612073 	.word	0x72612073
    484c:	6f632065 	.word	0x6f632065
    4850:	6e6f6d6d 	.word	0x6e6f6d6d
    4854:	00000000 	.word	0x00000000
    4858:	000006e2 	.word	0x000006e2
    485c:	0000092e 	.word	0x0000092e
    4860:	0000092e 	.word	0x0000092e
    4864:	0000092e 	.word	0x0000092e
    4868:	0000092e 	.word	0x0000092e
    486c:	0000092e 	.word	0x0000092e
    4870:	0000092e 	.word	0x0000092e
    4874:	0000092e 	.word	0x0000092e
    4878:	0000092e 	.word	0x0000092e
    487c:	0000092e 	.word	0x0000092e
    4880:	0000092e 	.word	0x0000092e
    4884:	0000092e 	.word	0x0000092e
    4888:	0000092e 	.word	0x0000092e
    488c:	0000092e 	.word	0x0000092e
    4890:	0000092e 	.word	0x0000092e
    4894:	0000092e 	.word	0x0000092e
    4898:	000006ca 	.word	0x000006ca
    489c:	0000092e 	.word	0x0000092e
    48a0:	0000092e 	.word	0x0000092e
    48a4:	0000092e 	.word	0x0000092e
    48a8:	0000092e 	.word	0x0000092e
    48ac:	0000092e 	.word	0x0000092e
    48b0:	0000092e 	.word	0x0000092e
    48b4:	0000092e 	.word	0x0000092e
    48b8:	0000092e 	.word	0x0000092e
    48bc:	0000092e 	.word	0x0000092e
    48c0:	0000092e 	.word	0x0000092e
    48c4:	0000092e 	.word	0x0000092e
    48c8:	0000092e 	.word	0x0000092e
    48cc:	0000092e 	.word	0x0000092e
    48d0:	0000092e 	.word	0x0000092e
    48d4:	0000092e 	.word	0x0000092e
    48d8:	000006da 	.word	0x000006da
    48dc:	0000092e 	.word	0x0000092e
    48e0:	0000092e 	.word	0x0000092e
    48e4:	0000092e 	.word	0x0000092e
    48e8:	0000092e 	.word	0x0000092e
    48ec:	0000092e 	.word	0x0000092e
    48f0:	0000092e 	.word	0x0000092e
    48f4:	0000092e 	.word	0x0000092e
    48f8:	0000092e 	.word	0x0000092e
    48fc:	0000092e 	.word	0x0000092e
    4900:	0000092e 	.word	0x0000092e
    4904:	0000092e 	.word	0x0000092e
    4908:	0000092e 	.word	0x0000092e
    490c:	0000092e 	.word	0x0000092e
    4910:	0000092e 	.word	0x0000092e
    4914:	0000092e 	.word	0x0000092e
    4918:	000006d2 	.word	0x000006d2
    491c:	000006ea 	.word	0x000006ea
    4920:	000006b2 	.word	0x000006b2
    4924:	000006c2 	.word	0x000006c2
    4928:	000006ba 	.word	0x000006ba
    492c:	00000002 	.word	0x00000002
    4930:	00000003 	.word	0x00000003
    4934:	00000028 	.word	0x00000028
    4938:	00000029 	.word	0x00000029
    493c:	00000004 	.word	0x00000004
    4940:	00000005 	.word	0x00000005
    4944:	00000006 	.word	0x00000006
    4948:	00000007 	.word	0x00000007
    494c:	00000020 	.word	0x00000020
    4950:	00000021 	.word	0x00000021
    4954:	00000022 	.word	0x00000022
    4958:	00000023 	.word	0x00000023
    495c:	00000024 	.word	0x00000024
    4960:	00000025 	.word	0x00000025
    4964:	00000026 	.word	0x00000026
    4968:	00000027 	.word	0x00000027
    496c:	00000008 	.word	0x00000008
    4970:	00000009 	.word	0x00000009
    4974:	0000000a 	.word	0x0000000a
    4978:	0000000b 	.word	0x0000000b
    497c:	42000800 	.word	0x42000800
    4980:	42000c00 	.word	0x42000c00
    4984:	42001000 	.word	0x42001000
    4988:	42001400 	.word	0x42001400
    498c:	42001800 	.word	0x42001800
    4990:	42001c00 	.word	0x42001c00
    4994:	000013de 	.word	0x000013de
    4998:	000013da 	.word	0x000013da
    499c:	000013da 	.word	0x000013da
    49a0:	00001440 	.word	0x00001440
    49a4:	00001440 	.word	0x00001440
    49a8:	000013f2 	.word	0x000013f2
    49ac:	000013e4 	.word	0x000013e4
    49b0:	000013f8 	.word	0x000013f8
    49b4:	0000142e 	.word	0x0000142e
    49b8:	00001600 	.word	0x00001600
    49bc:	000015e0 	.word	0x000015e0
    49c0:	000015e0 	.word	0x000015e0
    49c4:	0000166c 	.word	0x0000166c
    49c8:	000015f2 	.word	0x000015f2
    49cc:	0000160e 	.word	0x0000160e
    49d0:	000015e4 	.word	0x000015e4
    49d4:	0000161c 	.word	0x0000161c
    49d8:	0000165c 	.word	0x0000165c

000049dc <CodePage437>:
	...
    4d20:	30ff0300 0000f33f 00000000 00000000     ...0?...........
    4d30:	00000000 00f00300 0000003f 03000000     ........?.......
    4d40:	003f00f0 00000000 00330000 ff033003     ..?.......3..0..
    4d50:	00ff3ff0 30030033 3ff0ff03 003300ff     .?..3..0...?..3.
    4d60:	00000000 00300000 cc0cc0cc 3ff0ff03     ......0........?
    4d70:	c0cc00ff 3000cc0c 00000000 0e000000     .......0........
    4d80:	0e308303 0038001c e300e000 010e3380     ..0...8......3..
    4d90:	000030c0 00300300 c0000033 0c03330f     .0....0.3....3..
    4da0:	03c33030 c330300c 00c0f300 00000000     00...00.........
    4db0:	00000000 03003000 000f00c0 00003000     .....0.......0..
	...
    4dcc:	03300000 03c0c000 003f00f0 00000000     ..0.......?.....
	...
    4de4:	03003f00 c0c000f0 00000330 00000000     .?......0.......
	...
    4dfc:	c0cc00c0 0c00f003 00c00000 cc0c003f     ............?...
    4e0c:	00000c00 000c0000 0c00c000 00c00000     ................
    4e1c:	c000c0ff 00000c00 000c00c0 00000000     ................
	...
    4e34:	00c00000 3000000f 00c00000 00000000     .......0........
    4e44:	c000000c 00000c00 000c00c0 0c00c000     ................
    4e54:	00c00000 0000000c 00000000 00000000     ................
    4e64:	00000000 000f00f0 0000f000 00000000     ................
    4e74:	00000000 00030000 00000c00 c0000030     ............0...
    4e84:	00000300 3000000c 3f000000 03fc0f00     .......0...?....
    4e94:	0330f0c0 30300003 f0c00303 3f00fc0f     ..0...00.......?
	...
    4eac:	3f300000 f0ff03ff c0000318 00030630     ..0?........0...
    4ebc:	00000000 0f30f000 300c0303 0c03c330     ......0....00...
    4ecc:	03333030 3f3c3003 00f0c000 c0030300     003..0<?........
    4edc:	ec033c3c 03c33330 0330301c 30300003     <<..03...00...00
    4eec:	c0000307 03000000 00300000 ff3f0003     ..........0...?.
    4efc:	0600c301 003b0030 0700f000 03000000     ....0.;.........
    4f0c:	fc30c00f 33303003 30300303 30030333     ..0..003..003..0
    4f1c:	03c33f30 0000c0fc 00c00300 300c033c     0?..........<..0
    4f2c:	0c03c330 03c33030 ff0f30cc 00c03f00     0...00...0...?..
    4f3c:	00c00300 3003003c 03c03000 0f300003     ....<..0.0....0.
    4f4c:	30f00003 00000300 f3000000 033c0fc0     ...0..........<.
    4f5c:	c330300c 30300c03 300c03c3 f3003c0f     .00...00...0.<..
    4f6c:	000000c0 fc0f00ff 30e03003 300c03c3     .........0.0...0
    4f7c:	0c03c330 00c33f30 000000f0 00000000     0...0?..........
    4f8c:	00000000 f0000000 000f0ff0 0000f0f0     ................
	...
    4fac:	0f0fc0f0 00f0f000 0000c000 00000000     ................
    4fbc:	03033000 0c0c3000 03c0c000 00330030     .0...0......0.3.
    4fcc:	0c00c000 00000000 30030033 03003300     ........3..0.3..
    4fdc:	00330030 33003003 00300300 00000033     0.3..0.3..0.3...
    4fec:	00000000 000c00c0 33003003 000c0c00     .........0.3....
    4ffc:	0330c0c0 00300003 00c00000 3003000c     ..0...0........0
    500c:	03003300 f330300f 3c000003 00c00000     .3...00....<....
    501c:	ff000000 03f00f00 3333301e 30303303     .........033.300
    502c:	300003c3 ff00ff3f 000000c0 ff03f00f     ...0?...........
    503c:	1c00f300 00030330 f300301c 00ff0300     ....0....0......
    504c:	0000f00f 0fc0f300 300c033c 0c03c330     ........<..00...
    505c:	03c33030 ff3ff0ff 00300003 c0c00000     00....?...0.....
    506c:	00030c0c 03033030 03303000 0ff0c003     ....00...00.....
    507c:	003f00fc 1e000000 00f00300 0f3cc0e1     ..?...........<.
    508c:	30300003 f0ff0303 0003ff3f 03000030     ..00....?...0...
    509c:	03303000 30300003 300c03c3 0c03c330     .00...00...00...
    50ac:	03ff3f30 0000f0ff 30000003 00000300     0?.........0....
    50bc:	0c03c030 03c03000 ff3f000c 00f0ff03     0....0....?.....
    50cc:	c0c30000 03033c0c 03333030 03303000     .....<..003..00.
    50dc:	0ff0c003 003f00fc ff030000 00ff3ff0     ......?......?..
    50ec:	c000000c 00000c00 000c00c0 ff03ff3f     ............?...
    50fc:	000000f0 00000000 30300003 f0ff0303     ..........00....
    510c:	0003ff3f 00033030 00000000 30000003     ?...00.........0
    511c:	c0ff0300 0003ff3f 00033030 0f003000     ....?...00...0..
    512c:	00c00000 30000300 c0000330 000c0cc0     .......00.......
    513c:	30030033 3f000c00 f0ff03ff 00000000     3..0...?........
    514c:	00030030 03003000 00300000 30000003     0....0....0....0
    515c:	ff03ff3f 030000f0 ff3ff0ff 0700c001     ?.........?.....
    516c:	003c0000 c0010007 03ff3f00 0000f0ff     ..<......?......
    517c:	3ff0ff03 c00100ff 1c007000 01000700     ...?.....p......
    518c:	ff3f00c0 00f0ff03 c0ff0000 8003fc0f     ..?.............
    519c:	03033070 03303000 0f708003 c0ff00fc     p0...00...p.....
    51ac:	f0000000 03000f00 c030000c 30000c03     ..........0....0
    51bc:	000c03c0 ff03ff3f 000000f0 f30f30ff     ....?........0..
    51cc:	30c00003 3003033f 00030330 00ff3f30     ...0?..00...0?..
    51dc:	0000c0ff 0f30f000 c00f030f 0c03f030     ......0.....0...
    51ec:	03c03000 ff3f000c 00f0ff03 c0c30000     .0....?.........
    51fc:	0c033c0c 03c33030 c330300c 3f300c03     .<..00...00...0?
    520c:	c0f000cf 00030000 03003000 00300000     .........0....0.
    521c:	30f0ff03 00000300 00030030 03000000     ...0....0.......
    522c:	fc3fc0ff 00300000 30000003 00000300     ..?...0....0....
    523c:	03fc3f30 0000c0ff 3f00c003 c03f00c0     0?.........?..?.
    524c:	00003e00 003e0030 c03fc03f 0000c003     .>..0.>.?.?.....
    525c:	e0ff0300 0000ff3f 003e0030 3e00000f     ....?...0.>....>
    526c:	3f300000 e0ff03ff 00030000 000f3c30     ..0?........0<..
    527c:	b003c0f3 03001e00 c0f30070 00030f3c     ........p...<...
    528c:	03000030 003c0000 0300f000 f00f00e0     0.....<.........
    529c:	f000e003 03003c00 00000000 3c300003     .....<........0<
    52ac:	30e00303 0c038333 03733030 1f303003     ...03...00s..00.
    52bc:	00f00003 00000000 00030000 03033030     ............00..
    52cc:	ff3f3000 00f0ff03 00000000 00000000     .0?.............
    52dc:	000f0030 f000c003 0f003c00 00c00300     0........<......
    52ec:	00000030 00000000 00000000 3f000000     0..............?
    52fc:	f0ff03ff 00030330 00033030 00000000     ....0...00......
    530c:	03000c00 00f000c0 0003001c 00001c00     ................
    531c:	c00300f0 00000c00 30000000 00000300     ...........0....
    532c:	00030030 03003000 00300000 30000003     0....0....0....0
	...
    5344:	000f0030 3000c003 00000300 00000000     0......0........
    5354:	00000000 f303f00f 03303300 30330033     .........30.3.30
    5364:	33003303 000c0030 0000c000 03c00f00     .3.30...........
    5374:	303000cf 30000303 00030330 ff3fe01c     ..00...00.....?.
    5384:	00f0ff03 300c0000 3000c300 00030330     .......0...00...
    5394:	03033030 03303000 c00f00ff ff030000     00...00.........
    53a4:	00ff3ff0 0303c00c 03303000 30300003     .?.......00...00
    53b4:	0f00ff03 000000c0 f300000f 03303300     .............30.
    53c4:	30330033 33003303 00ff0330 0000c00f     3.30.3.30.......
    53d4:	0c00c000 00000300 0c03c030 00ff0f00     ........0.......
    53e4:	c000f0ff 00000c00 0c300000 0cc00003     ..........0.....
    53f4:	30f3033f 33033333 03333330 cc0cf0ff     ?..033.3033.....
    5404:	0f000000 00ff00f0 00030030 03003000     ........0....0..
    5414:	000c0000 ff03ff3f 000000f0 00000000     ....?...........
    5424:	00300000 f03f0303 3000ff33 00030030     ..0...?.3..00...
	...
    543c:	fc3f0300 00f0ff33 30000003 03000300     ..?.3......0....
    544c:	003c00f0 00000000 60000300 008c0330     ..<........`0...
    545c:	7000c01e 3f000300 f0ff03ff 00000000     ...p...?........
    546c:	00000000 ff3f3000 30f0ff03 30000303     .....0?....0...0
	...
    5484:	ff03f00f 00003800 000700c0 0c007000     .....8.......p..
    5494:	00ff0300 0000f03f 00f00f00 003000ff     ....?.........0.
    54a4:	30000003 00000300 ff00003c 00f03f00     ...0....<....?..
    54b4:	00000000 3f00fc00 000303f0 03033030     .......?....00..
    54c4:	03303000 c00f00ff 0f000000 00f00000     .00.............
    54d4:	0c03c030 03c03000 c030000c 3f00f000     0....0....0....?
    54e4:	000000ff f000ff3f 03c03000 c030000c     ....?....0....0.
    54f4:	30000c03 00f000c0 0000000f 01000c00     ...0............
    5504:	003000c0 30000003 00c00100 ff00000c     ..0....0........
    5514:	00f03f00 c0000000 33000c00 00330330     .?.........30.3.
    5524:	33033033 03303300 300c00f3 00000000     30.3.30....0....
    5534:	000c0000 0303c030 3f303000 c0ff03fc     ....0....00?....
    5544:	30000003 00000000 ff033000 00c03f00     ...0.....0...?..
    5554:	30000003 00000300 00ff0330 0000c03f     ...0....0...?...
    5564:	00001c00 800700e0 00001e00 001e00f0     ................
    5574:	e0008007 00001c00 c03f0000 0000ff03     ..........?.....
    5584:	001c0030 1c000003 03300000 c03f00ff     0.........0...?.
	...
    559c:	ce013030 00800700 80070030 3000ce01     00......0......0
    55ac:	00000030 00000000 03fc3f00 c700f0ff     0........?......
    55bc:	00300c00 f0fc03c7 00000c3f 03303000     ..0.....?....00.
    55cc:	303c00c3 33003303 000f0330 0303f030     ..<0.3.30...0...
    55dc:	00303000 30000300 00030330 00333330     .00....00...033.
    55ec:	c000c0cc 00000c00 00000000 00000000     ................
	...
    5604:	3ff0ff03 000000ff 00000000 00000000     ...?............
	...
    561c:	c0cc00c0 33033333 03033030 00003000     ....33.300...0..
    562c:	3f00c003 00300000 c0000007 03003800     ...?..0......8..
    563c:	003f0000 0000f000 00000000 00000000     ..?.............
	...
    565c:	c0000000 030c0cc0 03303000 303c0003     .........00...<0
    566c:	f0c04303 3f00fc0f 00000000 ff033000     .C.....?.....0..
    567c:	18c0bf01 30000003 80010300 00ff1b30     .......0....0...
    568c:	0000c03f 00000f00 303301f3 b300331b     ?.........30.3..
    569c:	00330330 ff033033 00c00f00 f00f0000     0.3.30..........
    56ac:	b300f303 00331330 330330b3 00303300     ....0.3..0.3.30.
    56bc:	c000000c 0f000000 01f31bf0 330330b3     .............0.3
    56cc:	1b303300 30b30133 00000c00 000000c0     .30.3..0........
    56dc:	f303f00f 0b303300 30b30133 33003313     .....30.3..0.3.3
    56ec:	000c0030 0000c000 03f00f00 303303f3     0.............30
    56fc:	b304334b 00333330 0c003033 00c00000     K3..033.30......
    570c:	300c0000 3000c300 c0030330 03033430     ...0...00...04..
    571c:	03303000 c00f00ff 0f000000 00f30000     .00.............
    572c:	330b3033 0b303301 30330033 0f00ff03     30.3.30.3.30....
    573c:	000000c0 f300000f 1b30b301 30330033     ..........0.3.30
    574c:	b3013303 00ff1b30 0000c00f 00000f00     .3..0...........
    575c:	303300f3 b3003303 01331b30 ff033033     ..30.3..0.3.30..
    576c:	00c00f00 00000000 00030000 00033030     ............00..
    577c:	ff03f03f 30303003 00000003 00000000     ?....000........
    578c:	00000000 03003000 13f0bf00 30b000ff     .....0.........0
    579c:	00000300 00000000 00000000 00300000     ..............0.
    57ac:	f0bf0003 3001ff1b 00030030 00000000     .......00.......
    57bc:	c3f00f00 00f30cff 0303301c 0c301c00     .........0....0.
    57cc:	ffc300f3 00f00f00 f00f0000 f304ff03     ................
    57dc:	0b30bc00 30bc0003 0300f304 f00f00ff     ..0....0........
    57ec:	00030000 0b033030 c3b03000 70300c07     ....00...0....0p
    57fc:	300c03c3 ff03ff3f 000000f0 b303303f     ...0?.......?0..
    580c:	03303100 f01f00be 3300f303 003f0330     .10........30.?.
    581c:	0000c001 30300c03 f0ff03c3 0303ff3f     ......00....?...
    582c:	00301c00 ff0300f3 00f00f00 00000000     ..0.............
    583c:	3f00fc00 01030bf0 030b3030 03303000     ...?....00...00.
    584c:	c00f00ff 00000000 01fc0000 031bf0bf     ................
    585c:	03303000 30b00103 0f00ff1b 000000c0     .00....0........
    586c:	fc000000 03f03f00 30b00003 3001031b     .....?.....0...0
    587c:	00ff0330 0000c00f 03300000 c03f00ff     0.........0...?.
    588c:	00010308 00030830 ff033000 00c03f00     ....0....0...?..
    589c:	30000000 3f00ff03 010308c0 03103080     ...0...?.....0..
    58ac:	03300000 c03f00ff 00000000 01000000     ..0...?.........
    58bc:	ff1bfcbf 00c700f0 c780310c 3ff0fc1b     .........1.....?
    58cc:	0000000c fc07c07f d870c00d 30800103     ..........p....0
    58dc:	c00d03d8 00fc0770 0000c07f dfc0ff01     ....p...........
    58ec:	30000cfc 00000300 0c03c030 fc1f3000     ...0....0....0..
    58fc:	00c0ff01 00330000 c0003003 070c0cc0     ......3..0......
    590c:	0c0cf8de 0fc0c000 003f00fc 00000000     ..........?.....
    591c:	01030c30 03303080 38300603 f0ff0163     0....00...08c...
    592c:	0600ff0f 02000030 00380000 0340e200     ....0.....8...@.
    593c:	f00f00a4 e200a403 02003840 00000000     ........@8......
    594c:	0e00e000 30190300 1b039331 03be31f0     .......01....1..
    595c:	ff3f0018 00f0ff03 00e00000 8c03001e     ..?.............
    596c:	03c03800 fc0f00fc 00fcff00 000cc0cf     .8..............
    597c:	0f000000 01f303f0 331b3033 0330b300     ........30.3..0.
    598c:	30330033 00000c00 000000c0 00000000     3.30............
    599c:	20300000 f03f0303 3000ff13 00030030     ..0 ..?....00...
	...
    59b4:	f03f00fc b0010313 00030b30 ff033030     ..?.....0...00..
    59c4:	00c00f00 30000000 3f00ff03 010310c0     .......0...?....
    59d4:	03083080 03300000 c03f00ff 0f000000     .0....0...?.....
    59e4:	01ff08f0 00130030 0b00b000 003c0100     ....0.........<.
    59f4:	3f00ff00 030000f0 ff3ff0ff 80c00004     ...?......?.....
    5a04:	000c0830 c0040043 03ffbf00 0000f0ff     0...C...........
    5a14:	00000800 00e80180 a802802a 02802a00     ........*....*..
    5a24:	80000068 00000800 00080000 c8018000     h...............
    5a34:	02803600 80360028 0000c801 00080080     .6..(.6.........
    5a44:	00000000 c0030030 f00c0c00 000ccfc0     ....0...........
    5a54:	cc00c00c 00000300 00000030 c000000c     ........0.......
    5a64:	00000c00 000c00c0 0c00c000 00f00000     ................
    5a74:	0000000f 00000f00 000c00f0 0c00c000     ................
    5a84:	00c00000 c000000c 00000c00 000c0000     ................
    5a94:	0d40cc00 47db7ee4 cc009ced 00440cc0     ..@..~.G......D.
    5aa4:	000c00c0 0c000000 00c10000 cf7efe0c     ..............~.
    5ab4:	0010ece7 f00d00c1 0c00df00 00000000     ................
	...
    5acc:	fccf0000 00c0ff0c 00000000 00000000     ................
    5adc:	00000000 80200000 0a001001 00480200     ...... .......H.
    5aec:	a0000011 00000400 00040000 1100a000     ................
    5afc:	00480200 1001000a 00802000 00000000     ..H...... ......
    5b0c:	08220882 88200820 82208220 82088200     ..". . . . .....
    5b1c:	20082208 20882008 22499282 24492449     .". . . ..I"I$I$
    5b2c:	24922499 49924492 49224992 99244924     .$.$.D.I.I"I$I$.
    5b3c:	b66d9224 b6dbb6dd 6ddb66db 6dbb6ddb     $.m......f.m.m.m
    5b4c:	ddb66db6 dbb6dbb6 006ddb66 00000000     .m......f.m.....
    5b5c:	00000000 0f000000 0000ffff 00000000     ................
	...
    5b7c:	00ffff0f 00040040 04004000 00000000     ....@....@......
	...
    5b94:	ffff0f00 0a00a000 00a00000 0000000a     ................
	...
    5bac:	00f0ffff f0ffff00 40000004 00000400     ...........@....
	...
    5bc4:	f07f0000 7f000004 000004f0 00040040     ............@...
	...
    5be0:	00ff0f00 000a00a0 0a00a000 00000000     ................
    5bf0:	00000000 ff000000 0000f0ff 0af0bfff     ................
    5c00:	00a00000 0000000a 00000000 00000000     ................
    5c10:	00f0ffff f0ffff00 00000000 00000000     ................
	...
    5c28:	f0ff0000 bf000008 00000af0 000a00a0     ................
	...
    5c40:	e0ff0000 ff000200 000a00a0 0a00a000     ................
	...
    5c58:	ff000000 000400c0 0400c0ff 00400000     ..............@.
    5c68:	00000004 00000000 00000000 fe0f0000     ................
    5c78:	00a00000 a000000a 00000a00 00000000     ................
	...
    5c90:	4000ff07 00000400 00040040 04004000     ...@....@....@..
    5ca0:	00400000 40000004 0000fc0f 00000000     ..@....@........
    5cb0:	00000000 00400000 40000004 00000400     ......@....@....
    5cc0:	00fc0f40 04004000 00400000 40000004     @....@....@....@
    5cd0:	00000400 00040040 07004000 004000ff     ....@....@....@.
    5ce0:	40000004 00000400 00040040 04004000     ...@....@....@..
    5cf0:	0f400000 0000ffff 00000000 00000000     ..@.............
    5d00:	04004000 00400000 40000004 00000400     .@....@....@....
    5d10:	00040040 04004000 00400000 40000004     @....@....@....@
    5d20:	00000400 ffff0f40 04004000 00400000     ....@....@....@.
    5d30:	a0000004 00000a00 000a00a0 ff0fa000     ................
    5d40:	000000ff 00000000 00000000 00040040     ............@...
    5d50:	04004000 f0ffff00 ffff0000 000000f0     .@..............
    5d60:	00000000 0a00a000 00a00000 a0ff000a     ................
    5d70:	ff000200 000000e0 00000000 00a00000     ................
    5d80:	a000000a 00000a00 0008f0bf 00f0ff00     ................
    5d90:	00000000 a0000000 00000a00 000a00a0     ................
    5da0:	0200a0ff 00a0ff00 a000000a 00000a00     ................
    5db0:	000a00a0 0a00a000 f0bf0000 bf000008     ................
    5dc0:	00000af0 000a00a0 0a00a000 00a00000     ................
    5dd0:	bfff000a ff0000f0 0000f0ff 00000000     ................
    5de0:	00a00000 a000000a 00000a00 000a00a0     ................
    5df0:	0a00a000 00a00000 a000000a 00000a00     ................
    5e00:	000a00a0 00f0bfff f0bfff00 a000000a     ................
    5e10:	00000a00 000a00a0 0a00a000 0fa00000     ................
    5e20:	a00000fa 00000a00 000a00a0 04004000     .............@..
    5e30:	00400000 c0ff0004 ff000400 000400c0     ..@.............
    5e40:	04004000 00a00000 a000000a 00000a00     .@..............
    5e50:	ff0b00a0 0a00a000 00a00000 4000000a     ...............@
    5e60:	00000400 00040040 04f07f00 f07f0000     ....@...........
    5e70:	40000004 00000400 00040040 04004000     ...@....@....@..
    5e80:	00c0ff00 c0ff0004 00000000 00000000     ................
    5e90:	0a00a000 00a00000 a000000a 0000fe0f     ................
	...
    5ea8:	00a00000 a000000a 00000a00 ff0f00a0     ................
	...
    5ec0:	40000000 00000400 00040040 04f07f00     ...@....@.......
    5ed0:	f07f0000 00000000 00000000 00040040     ............@...
    5ee0:	04004000 f0ffff00 ffff0004 000004f0     .@..............
    5ef0:	00040040 0a00a000 00a00000 a000000a     @...............
    5f00:	00ffff0f 000a00a0 0a00a000 00000000     ................
	...
    5f18:	00fc0f00 04004000 00400000 40000004     .....@....@....@
    5f28:	00000400 00040040 07004000 000000ff     ....@....@......
    5f38:	00000000 ff000000 ffffffff ffffffff     ................
    5f48:	ffffffff ffffffff ffffffff ffffffff     ................
    5f58:	07f07f00 f07f00ff 7f00ff07 00ff07f0     ................
    5f68:	ff07f07f 07f07f00 000000ff 00000000     ................
    5f78:	00000000 ffff0f00 ffffffff ffffffff     ................
    5f88:	ffffffff ffffffff ffffffff ffffffff     ................
    5f98:	000000ff 00000000 ff000000 00fc0fc0     ................
    5fa8:	fc0fc0ff 0fc0ff00 c0ff00fc ff00fc0f     ................
    5fb8:	00fc0fc0 08000000 00420010 4200c003     ..........B....B
    5fc8:	00300c00 300c00c3 03003c00 000000c0     ..0....0.<......
    5fd8:	1c000000 0d707300 108c00e3 ff00c108     .....sp.........
    5fe8:	00ff07f0 00001000 0f000000 00f80080     ................
    5ff8:	c000000c 00010c00 ff0ff0ff 00108000     ................
    6008:	10080000 0f00ff00 00c000f0 c000000c     ................
    6018:	00f00f00 100800ff 80030000 03033070     ............p0..
    6028:	03303000 31300c03 303303e3 c0031b36     .00...01..306...
    6038:	000000f0 fc030030 03f03f00 30300003     ....0....?....00
    6048:	30000303 00ff0330 0000c00f 03300000     ...00.........0.
    6058:	c03f00ff 00000300 00030030 ff033000     ..?.....0....0..
    6068:	00fe3fe0 000c0000 3800c001 00000300     .?.........8....
    6078:	ff00f03f 03001c00 00300080 00000000     ?.........0.....
    6088:	80fc0400 0307e85f 07387080 38708003     ...._....p8...p8
    6098:	4f80fe05 000000c8 fc0f003f 30f0cc03     ...O....?......0
    60a8:	300c03c3 cc03c330 00fc0ff0 0000003f     ...00.......?...
    60b8:	1f90ff00 f08103ff 00030030 03003000     ........0....0..
    60c8:	ff1ff081 0090ff00 00000300 3f03fc30     ............0..?
    60d8:	030337f0 033b30f0 03303003 c00f00ff     .7...0;..00.....
    60e8:	0f000000 00040180 04012020 01800f00     ........  ......
    60f8:	20200004 0f000401 00000080 0607c05f     ..  ........_...
    6108:	06203800 104700c3 20001b06 000703e0     .8 ...G.... ....
    6118:	0000d01f 00000000 30000300 0c03c330     ...........00...
    6128:	03c33030 fc0ff0cc 00003f00 fc3f0000     00.......?....?.
    6138:	c0c0ff03 00000c00 000c00c0 0300c000     ................
    6148:	fc3fc0ff 33000000 00330330 33033033     ..?....30.3.30.3
    6158:	03303300 30330033 33003303 00000030     .30.3.30.3.30...
    6168:	c100100c 00100c00 d0ff00c1 0c00c100     ................
    6178:	00c10010 0000100c 00000000 060c60c0     .............`..
    6188:	33603003 600c0c06 0330c6c0 00360063     .0`3...`..0.c.6.
    6198:	00000000 00630330 600c0c36 3003c6c0     ....0.c.6..`...0
    61a8:	00063360 060c60c0 00060000 0800c000     `3...`..........
    61b8:	00c00000 00ffff07 00000000 00000000     ................
	...
    61d4:	f8ff0f00 00600000 10000001 00000600     ......`.........
    61e4:	00000c00 000c00c0 cc00c000 00cc0cc0     ................
    61f4:	c000000c 00000c00 00330000 19009801     ..........3.....
    6204:	00980180 60060033 06006600 00330060     ....3..`.f..`.3.
	...
    621c:	000c0000 12002001 00c00000 00000000     ..... ..........
	...
    6238:	e0000000 00000e00 000000e0 00000000     ................
	...
    6254:	00030030 00000000 10000000 00000100     0...............
    6264:	00010010 00000e00 3c00001c 00700000     ...........<..p.
    6274:	00020038 e0010000 06007e00 00600000     8........~....`.
    6284:	3e000006 00e00700 00000000 00000000     ...>............
    6294:	80380000 6e00c807 00780680 18028063     ..8....n..x.c...
	...
    62b4:	0f00ff00 00ff00f0 ff00f00f 00f00f00     ................
	...
    62dc:	ffffffff 677537ff 71312c6a 38ffffff     .....7ugj,1q...8
    62ec:	ff6b6869 7aff7732 6f3039ff 65332e6c     ihk.2w.z.90ol.3e
    62fc:	ffff7861 2f3b702d 63737234 5b3dff20     ax..-p;/4rsc .=[
    630c:	7435ff27 ff6e7664 5cff5d27 62667936     '.5tdvn.'].\6yfb
    631c:	ffffff6d 0000ffff ffffffff 475526ff     m............&UG
    632c:	51213c4a 2affffff ff4b4849 5aff5740     J<!Q...*IHK.@W.Z
    633c:	4f2928ff 45233e4c ffff5841 3f3a505f     .()OL>#EAX.._P:?
    634c:	43535224 7b2bff20 5425ff22 ff4e5644     $RSC .+{".%TDVN.
    635c:	7cff7d7e 4246595e ffffff4d 0000ffff     ~}.|^YFBM.......

0000636c <kb_col>:
    636c:	00010000 00020000 00040000 00080000     ................
    637c:	00100000 00200000 08000000              ...... .....

00006388 <kb_col_index>:
    6388:	00000010 00000011 00000012 00000013     ................
    6398:	00000014 00000015 0000001b              ............

000063a4 <kb_row>:
    63a4:	00000004 00000008 00000010 00000020     ............ ...
    63b4:	00000040 00000080 00000400 00000800     @...............
    63c4:	00001000 00002000                       ..... ..

000063cc <kb_row_index>:
    63cc:	00000002 00000003 00000004 00000005     ................
    63dc:	00000006 00000007 0000000a 0000000b     ................
    63ec:	0000000c 0000000d                       ........

000063f4 <beelzebub.12955>:
    63f4:	2e002d00 44003200 88005300 f300b600     .-...2.D.S......
    6404:	64012201 d4019201 08020702 5f023402     .".d.........4._
    6414:	94027802 bb02a602 db02ca02 f902e802     .x..............
    6424:	7f031f03                                ....

00006428 <belial.12952>:
    6428:	f0f0f0f0 b0b0b0f0 b1b6b6b6 b7b7b1b1     ................
    6438:	b2b2b2b7 bfb8b8b8 b9b3b3b3 b5b5b9b9     ................
    6448:	babac2b5 bcbcbcba bebdbdbd f0f0f0be     ................
    6458:	b1b1f0f0 b8b7b7b6 bcb8b8b8 c9c9bcbc     ................
    6468:	35c9c9c9 0000363a                       ...5:6..

00006470 <lucifer.12954>:
    6470:	0852aa55 0d0d0d01 0d343434 34340d0d     U.R.....444...44
    6480:	00000034 01242424 340f0f0f 08083434     4...$$$....444..
    6490:	24240308 00780024 00007800 52aa5589     ..$$$.x..x...U.R
    64a0:	00cc0008 01707005 02030303 02d00000     .....pp.........
    64b0:	00505050 00000055                       PPP.U...

000064b8 <mulciber.12953>:
    64b8:	03020100 02010004 00020100 01000201     ................
    64c8:	02010002 00020100 01000201 01000002     ................
    64d8:	02010000 00020100 01000201 03020100     ................
    64e8:	00000004 01000100 01000302 02010002     ................
    64f8:	00000403 00000000 69726553 4f206c61     ........Serial O
    6508:	3639204b 38203030 0d0a314e 00000000     K 9600 8N1......

00006518 <_global_impure_ptr>:
    6518:	2000015c                                \.. 

0000651c <__sf_fake_stderr>:
	...

0000653c <__sf_fake_stdin>:
	...

0000655c <__sf_fake_stdout>:
	...
    657c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    658c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    659c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    65ac:	00006665                                ef..

000065b0 <_init>:
    65b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    65b2:	46c0      	nop			; (mov r8, r8)
    65b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    65b6:	bc08      	pop	{r3}
    65b8:	469e      	mov	lr, r3
    65ba:	4770      	bx	lr

000065bc <__init_array_start>:
    65bc:	000000dd 	.word	0x000000dd

000065c0 <_fini>:
    65c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    65c2:	46c0      	nop			; (mov r8, r8)
    65c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    65c6:	bc08      	pop	{r3}
    65c8:	469e      	mov	lr, r3
    65ca:	4770      	bx	lr

000065cc <__fini_array_start>:
    65cc:	000000b5 	.word	0x000000b5
