<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/Disassembler/X86Disassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_2560eea5b289d3eb82407ff5927ed31f.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86Disassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86Disassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86Disassembler.cpp - Disassembler for x86 and x86_64 -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file is part of the X86 Disassembler.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// It contains code to translate the data produced by the decoder into</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//  MCInsts.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// The X86 disassembler is a table-driven disassembler for the 16-, 32-, and</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// 64-bit X86 instruction sets.  The main decode sequence for an assembly</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// instruction in this disassembler is:</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// 1. Read the prefix bytes and determine the attributes of the instruction.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//    These attributes, recorded in enum attributeBits</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//    (X86DisassemblerDecoderCommon.h), form a bitmask.  The table CONTEXTS_SYM</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//    provides a mapping from bitmasks to contexts, which are represented by</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//    enum InstructionContext (ibid.).</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// 2. Read the opcode, and determine what kind of opcode it is.  The</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//    disassembler distinguishes four kinds of opcodes, which are enumerated in</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//    OpcodeType (X86DisassemblerDecoderCommon.h): one-byte (0xnn), two-byte</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//    (0x0f 0xnn), three-byte-38 (0x0f 0x38 0xnn), or three-byte-3a</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">//    (0x0f 0x3a 0xnn).  Mandatory prefixes are treated as part of the context.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// 3. Depending on the opcode type, look in one of four ClassDecision structures</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//    (X86DisassemblerDecoderCommon.h).  Use the opcode class to determine which</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//    OpcodeDecision (ibid.) to look the opcode in.  Look up the opcode, to get</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//    a ModRMDecision (ibid.).</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// 4. Some instructions, such as escape opcodes or extended opcodes, or even</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//    instructions that have ModRM*Reg / ModRM*Mem forms in LLVM, need the</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//    ModR/M byte to complete decode.  The ModRMDecision&#39;s type is an entry from</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//    ModRMDecisionType (X86DisassemblerDecoderCommon.h) that indicates if the</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//    ModR/M byte is required and how to interpret it.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// 5. After resolving the ModRMDecision, the disassembler has a unique ID</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//    of type InstrUID (X86DisassemblerDecoderCommon.h).  Looking this ID up in</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//    INSTRUCTIONS_SYM yields the name of the instruction and the encodings and</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//    meanings of its operands.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// 6. For each operand, its encoding is an entry from OperandEncoding</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//    (X86DisassemblerDecoderCommon.h) and its type is an entry from</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//    OperandType (ibid.).  The encoding indicates how to read it from the</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//    instruction; the type indicates how to interpret the value once it has</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//    been read.  For example, a register operand could be stored in the R/M</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//    field of the ModR/M byte, the REG field of the ModR/M byte, or added to</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//    the main opcode.  This is orthogonal from its meaning (an GPR or an XMM</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//    register, for instance).  Given this information, the operands can be</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//    extracted and interpreted.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// 7. As the last step, the disassembler translates the instruction information</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">//    and operands into a format understandable by the client - in this case, an</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//    MCInst for use by the MC infrastructure.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// The disassembler is broken broadly into two parts: the table emitter that</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// emits the instruction decode tables discussed above during compilation, and</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// the disassembler itself.  The table emitter is documented in more detail in</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// utils/TableGen/X86DisassemblerEmitter.h.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// X86Disassembler.cpp contains the code responsible for step 7, and for</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//   invoking the decoder to execute steps 1-6.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// X86DisassemblerDecoderCommon.h contains the definitions needed by both the</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//   table emitter and the disassembler.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// X86DisassemblerDecoder.h contains the public interface of the decoder,</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//   factored out into C for possible use by other projects.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// X86DisassemblerDecoder.c contains the source code of the decoder, which is</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//   responsible for steps 1-6.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86BaseInfo_8h.html">MCTargetDesc/X86BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MCTargetDesc_8h.html">MCTargetDesc/X86MCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86TargetInfo_8h.html">TargetInfo/X86TargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86DisassemblerDecoder_8h.html">X86DisassemblerDecoder.h</a>&quot;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Format_8h.html">llvm/Support/Format.h</a>&quot;</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1X86Disassembler.html">llvm::X86Disassembler</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   94</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;x86-disassembler&quot;</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">   96</a></span>&#160;<span class="preprocessor">#define debug(s) LLVM_DEBUG(dbgs() &lt;&lt; __LINE__ &lt;&lt; &quot;: &quot; &lt;&lt; s);</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// Specifies whether a ModR/M byte is needed and (if so) which</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// instruction each possible value of the ModR/M byte corresponds to.  Once</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// this information is known, we have narrowed down to a single instruction.</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structModRMDecision.html">  101</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structModRMDecision.html">ModRMDecision</a> {</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structModRMDecision.html#a6c4ec8014e5927c67c5a0c9f0b9315aa">  102</a></span>&#160;  uint8_t <a class="code" href="structModRMDecision.html#a6c4ec8014e5927c67c5a0c9f0b9315aa">modrm_type</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">  103</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// Specifies which set of ModR/M-&gt;instruction tables to look at</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// given a particular opcode.</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structOpcodeDecision.html">  108</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structOpcodeDecision.html">OpcodeDecision</a> {</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structOpcodeDecision.html#a7e7afd813c7cf7d606384fbbf5724c80">  109</a></span>&#160;  <a class="code" href="structModRMDecision.html">ModRMDecision</a> modRMDecisions[256];</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;};</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Specifies which opcode-&gt;instruction tables to look at given</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// a particular context (set of attributes).  Since there are many possible</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// contexts, the decoder first uses CONTEXTS_SYM to determine which context</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// applies given a specific set of attributes.  Hence there are only IC_max</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// entries in this table, rather than 2^(ATTR_max).</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structContextDecision.html">  117</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structContextDecision.html">ContextDecision</a> {</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structContextDecision.html#a1b98b9546e8a7df8cd4c894a0f33e5de">  118</a></span>&#160;  <a class="code" href="structOpcodeDecision.html">OpcodeDecision</a> opcodeDecisions[<a class="code" href="namespacellvm_1_1X86Disassembler.html#a9624616e08932c8bf5b3a987e939f968ad6bbe299fbc3aec5de4c8045e0d27e19">IC_max</a>];</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;};</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#include &quot;X86GenDisassemblerTables.inc&quot;</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ab3686bdd912c0d40035aa66dcffb36da">  123</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a48739e7e428e4607c5699d7417498956">InstrUID</a> <a class="code" href="X86Disassembler_8cpp.html#ab3686bdd912c0d40035aa66dcffb36da">decode</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8e">OpcodeType</a> <a class="code" href="classstd_1_1conditional_1_1type.html">type</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a9624616e08932c8bf5b3a987e939f968">InstructionContext</a> insnContext,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                       uint8_t opcode, uint8_t modRM) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structModRMDecision.html">ModRMDecision</a> *dec;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">switch</span> (type) {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    dec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#ae053f9e80d644f47a6ee19185739162b">ONEBYTE_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    dec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a0bfb472dc63adf5ea8919f054d4450e2">TWOBYTE_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE_38</a>:</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    dec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a892daf9647ea098765cb833eb8596234">THREEBYTE38_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE_3A</a>:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    dec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a6a9bb5a76c1dd6a02bb96ef407a6cb7d">THREEBYTE3A_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35">XOP8_MAP</a>:</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    dec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a73a6f64aec6a805d641a17c87a9d00b9">XOP8_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c">XOP9_MAP</a>:</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    dec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a349d73e2f39af064d9999d7780f9897d">XOP9_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183">XOPA_MAP</a>:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    dec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a9df14d49cac592bc2e51794ad434e9b2">XOPA_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2">THREEDNOW_MAP</a>:</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    dec =</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a4856eb908bad869295dd7568a8d735c1">THREEDNOW_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">switch</span> (dec-&gt;<a class="code" href="structModRMDecision.html#a6c4ec8014e5927c67c5a0c9f0b9315aa">modrm_type</a>) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Corrupt table!  Unknown modrm_type&quot;</span>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">case</span> MODRM_ONEENTRY:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a>];</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">case</span> MODRM_SPLITRM:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(modRM) == 0x3)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a> + 1];</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a>];</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">case</span> MODRM_SPLITREG:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(modRM) == 0x3)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a> + ((modRM &amp; 0x38) &gt;&gt; 3) + 8];</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a> + ((modRM &amp; 0x38) &gt;&gt; 3)];</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">case</span> MODRM_SPLITMISC:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(modRM) == 0x3)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a> + (modRM &amp; 0x3f) + 8];</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a> + ((modRM &amp; 0x38) &gt;&gt; 3)];</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">case</span> MODRM_FULL:</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">return</span> modRMTable[dec-&gt;<a class="code" href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">instructionIDs</a> + modRM];</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">  178</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn, uint8_t &amp;byte) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  uint64_t offset = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">if</span> (offset &gt;= insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">bytes</a>.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  byte = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">bytes</a>[offset];</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">  186</a></span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn, <a class="code" href="classT.html">T</a> &amp;ptr) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">auto</span> r = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">bytes</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  uint64_t offset = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">if</span> (offset + <span class="keyword">sizeof</span>(<a class="code" href="classT.html">T</a>) &gt; r.size())</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classT.html">T</a> ret = 0;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; <span class="keyword">sizeof</span>(<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>); ++i)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    ret |= (uint64_t)r[offset + i] &lt;&lt; (i * 8);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  ptr = ret;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> += <span class="keyword">sizeof</span>(<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a7ebe73b94309617db446535957bb7f50">  199</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a7ebe73b94309617db446535957bb7f50">isREX</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn, uint8_t prefix) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a> &amp;&amp; prefix &gt;= 0x40 &amp;&amp; prefix &lt;= 0x4f;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// Consumes all of an instruction&#39;s prefix bytes, and marks the</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">// instruction as having them.  Also sets the instruction&#39;s default operand,</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// address, and other relevant data sizes to report operands correctly.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// insn must not be empty.</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aef1a8136ca4df8d11829c1aa2b708f5d">  208</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#aef1a8136ca4df8d11829c1aa2b708f5d">readPrefixes</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="ArgumentPromotion_8cpp.html#a10258569279c70f4a3d6fc21cbfa340a">isPrefix</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  uint8_t byte = 0;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  uint8_t <a class="code" href="WebAssemblyDisassembler_8cpp.html#a3af3220ede6cc99137a661c057fb4042">nextByte</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readPrefixes()&quot;</span>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">while</span> (isPrefix) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// If we fail reading prefixes, just stop here and let the opcode reader</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// deal with it.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, byte))</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// If the byte is a LOCK/REP/REPNE prefix and not a part of the opcode, then</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">// break and let it be disassembled as a normal &quot;instruction&quot;.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - 1 == insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> &amp;&amp; byte == 0xf0) <span class="comment">// LOCK</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">if</span> ((byte == 0xf2 || byte == 0xf3) &amp;&amp; !<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, nextByte)) {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="comment">// If the byte is 0xf2 or 0xf3, and any of the following conditions are</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="comment">// met:</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="comment">// - it is followed by a LOCK (0xf0) prefix</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="comment">// - it is followed by an xchg instruction</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="comment">// then it should be disassembled as a xacquire/xrelease not repne/rep.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <span class="keywordflow">if</span> (((nextByte == 0xf0) ||</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;           ((nextByte &amp; 0xfe) == 0x86 || (nextByte &amp; 0xf8) == 0x90))) {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">if</span> (!(byte == 0xf3 &amp;&amp; nextByte == 0x90)) <span class="comment">// PAUSE instruction support</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="comment">// Also if the byte is 0xf3, and the following condition is met:</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="comment">// - it is followed by a &quot;mov mem, reg&quot; (opcode 0x88/0x89) or</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="comment">//                       &quot;mov mem, imm&quot; (opcode 0xc6/0xc7) instructions.</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="comment">// then it should be disassembled as an xrelease not rep.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">if</span> (byte == 0xf3 &amp;&amp; (nextByte == 0x88 || nextByte == 0x89 ||</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                           nextByte == 0xc6 || nextByte == 0xc7)) {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      }</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, nextByte)) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        uint8_t nnextByte;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="comment">// Go to REX prefix after the current one</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, nnextByte))</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;          <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="comment">// We should be able to read next byte after REX prefix</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, nnextByte))</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;          <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        --insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">switch</span> (byte) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">case</span> 0xf0: <span class="comment">// LOCK</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">hasLockPrefix</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">case</span> 0xf2: <span class="comment">// REPNE/REPNZ</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">case</span> 0xf3: { <span class="comment">// REP or REPE/REPZ</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      uint8_t <a class="code" href="WebAssemblyDisassembler_8cpp.html#a3af3220ede6cc99137a661c057fb4042">nextByte</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, nextByte))</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="comment">// TODO:</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="comment">//  1. There could be several 0x66</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="comment">//  2. if (nextByte == 0x66) and nextNextByte != 0x0f then</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="comment">//      it&#39;s not mandatory prefix</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="comment">//  3. if (nextByte &gt;= 0x40 &amp;&amp; nextByte &lt;= 0x4f) it&#39;s REX and we need</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="comment">//     0x0f exactly after it to be mandatory prefix</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, nextByte) || nextByte == 0x0f || nextByte == 0x66)</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="comment">// The last of 0xf2 /0xf3 is mandatory prefix</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> = byte;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> = byte;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">case</span> 0x2e: <span class="comment">// CS segment override -OR- Branch not taken</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022">SEG_OVERRIDE_CS</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">case</span> 0x36: <span class="comment">// SS segment override -OR- Branch taken</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c">SEG_OVERRIDE_SS</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">case</span> 0x3e: <span class="comment">// DS segment override</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929">SEG_OVERRIDE_DS</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">case</span> 0x26: <span class="comment">// ES segment override</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1">SEG_OVERRIDE_ES</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">case</span> 0x64: <span class="comment">// FS segment override</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035">SEG_OVERRIDE_FS</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">case</span> 0x65: <span class="comment">// GS segment override</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9">SEG_OVERRIDE_GS</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">case</span> 0x66: { <span class="comment">// Operand-size override {</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      uint8_t <a class="code" href="WebAssemblyDisassembler_8cpp.html#a3af3220ede6cc99137a661c057fb4042">nextByte</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, nextByte))</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="comment">// 0x66 can&#39;t overwrite existing mandatory prefix and should be ignored</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <span class="keywordflow">if</span> (!insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> &amp;&amp; (nextByte == 0x0f || <a class="code" href="X86Disassembler_8cpp.html#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, nextByte)))</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> = byte;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">case</span> 0x67: <span class="comment">// Address-size override</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">default</span>: <span class="comment">// Not a prefix byte</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      isPrefix = <span class="keyword">false</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    }</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (isPrefix)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found prefix 0x%hhx&quot;</span>, byte));</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">TYPE_NO_VEX_XOP</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">if</span> (byte == 0x62) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    uint8_t byte1, byte2;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, byte1)) {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t read second byte of EVEX prefix&quot;</span>);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte2)) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t read third byte of EVEX prefix&quot;</span>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">if</span> ((insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a> || (byte1 &amp; 0xc0) == 0xc0) &amp;&amp;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        ((~byte1 &amp; 0xc) == 0xc) &amp;&amp; ((byte2 &amp; 0x4) == 0x4)) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      --insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>; <span class="comment">// unconsume byte1</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      --insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>; <span class="comment">// unconsume byte</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    }</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0] = byte;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1] = byte1;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2])) {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t read third byte of EVEX prefix&quot;</span>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3])) {</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t read fourth byte of EVEX prefix&quot;</span>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      }</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="comment">// We simulate the REX prefix for simplicity&#39;s sake</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 0x40 |</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#aaa9036cb371f65ab0c9aa3d7f2abb5f3">wFromEVEX3of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]) &lt;&lt; 3) |</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#a02d842bd0f45034a398eecc59d65c805">rFromEVEX2of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 2) |</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#acc1e56049a41a736160b7ed348bc7709">xFromEVEX2of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 1) |</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#ac938494c24cf099544f7e9a4075454c1">bFromEVEX2of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 0);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;              <span class="stringliteral">&quot;Found EVEX prefix 0x%hhx 0x%hhx 0x%hhx 0x%hhx&quot;</span>,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;              insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0], insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1],</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;              insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2], insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]));</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (byte == 0xc4) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    uint8_t byte1;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte1)) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t read second byte of VEX&quot;</span>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    }</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a> || (byte1 &amp; 0xc0) == 0xc0)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE_VEX_3B</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      --insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE_VEX_3B</a>) {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0] = byte;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <span class="comment">// We simulate the REX prefix for simplicity&#39;s sake</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 0x40 |</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#ab11339ee1e5b8aaa4a706693c51041ae">wFromVEX3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]) &lt;&lt; 3) |</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#a0eb17652126644a237528e0153ee96b1">rFromVEX2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 2) |</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#a2702d55c4b2a40989bd2b9cc8a71596e">xFromVEX2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 1) |</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#aabfc6f7a66e0c44fd2145dddeaa88497">bFromVEX2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 0);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found VEX prefix 0x%hhx 0x%hhx 0x%hhx&quot;</span>,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0],</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1],</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]));</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    }</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (byte == 0xc5) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    uint8_t byte1;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte1)) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t read second byte of VEX&quot;</span>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a> || (byte1 &amp; 0xc0) == 0xc0)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE_VEX_2B</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      --insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE_VEX_2B</a>) {</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0] = byte;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> =</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            0x40 | (<a class="code" href="X86DisassemblerDecoder_8h.html#a4543a64655e2abfbf25bc206c9219150">rFromVEX2of2</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 2);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#adba38d038bb20114ef792961068aebd9">ppFromVEX2of2</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])) {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX_PREFIX_66</a>:</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found VEX prefix 0x%hhx 0x%hhx&quot;</span>,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0],</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]));</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (byte == 0x8f) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    uint8_t byte1;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte1)) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t read second byte of XOP&quot;</span>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">if</span> ((byte1 &amp; 0x38) != 0x0) <span class="comment">// 0 in these 3 bits is a POP instruction.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE_XOP</a>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      --insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE_XOP</a>) {</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0] = byte;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      <span class="comment">// We simulate the REX prefix for simplicity&#39;s sake</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 0x40 |</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#aea420e27120dd9f790849c9090b42256">wFromXOP3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]) &lt;&lt; 3) |</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#a5297b8410eeadfd658404a6cf3958c07">rFromXOP2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 2) |</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#aa76783b724faa5f93e249184af820b9e">xFromXOP2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 1) |</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                          (<a class="code" href="X86DisassemblerDecoder_8h.html#a215ec2d9ebe8a9be78a3cd8eabaeed71">bFromXOP2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 0);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a91bdeef85650fa60106450fb24d9c500">ppFromXOP3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2])) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX_PREFIX_66</a>:</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found XOP prefix 0x%hhx 0x%hhx 0x%hhx&quot;</span>,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[0],</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1],</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]));</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, byte)) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, nextByte))</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = byte;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found REX prefix 0x%hhx&quot;</span>, byte));</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    --insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>) {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">registerSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 4 : 2);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 2);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 2);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 4 : 2);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">registerSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 2 : 4);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 2 : 4);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>) {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp;&amp; <a class="code" href="X86DisassemblerDecoder_8h.html#a567f29a688d316f9d1e149753d4d77da">wFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>)) {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">registerSize</a> = 8;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 8);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = 4;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = 4;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">registerSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 8);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    }</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// Consumes the SIB byte to determine addressing information.</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a7d9a3ce3081e918d80b9770b584009a3">  507</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">SIBBase</a> sibBaseBase = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  uint8_t index, base;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readSIB()&quot;</span>);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">switch</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a>) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;SIB-based addressing doesn&#39;t work in 16-bit mode&quot;</span>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> = SIB_INDEX_EAX;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    sibBaseBase = SIB_BASE_EAX;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> = SIB_INDEX_RAX;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    sibBaseBase = SIB_BASE_RAX;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>))</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  index = <a class="code" href="X86DisassemblerDecoder_8h.html#adc11bcb515676078c7c25441c03bddbc">indexFromSIB</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>) | (<a class="code" href="X86DisassemblerDecoder_8h.html#af00d764f04a2d7143d9de59ea213f148">xFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">if</span> (index == 0x4) {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB_INDEX_NONE</a>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> + index);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  }</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">sibScale</a> = 1 &lt;&lt; <a class="code" href="X86DisassemblerDecoder_8h.html#a7b5f49eafdca9d6be0464fccb94a4f33">scaleFromSIB</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  base = <a class="code" href="X86DisassemblerDecoder_8h.html#a439f21b8d5ea58ea5fe17d11d1547986">baseFromSIB</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>) | (<a class="code" href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">switch</span> (base) {</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">case</span> 0x5:</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">case</span> 0xd:</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>)) {</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">case</span> 0x0:</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA_DISP_32</a>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">case</span> 0x1:</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA_DISP_8</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">SIBBase</a>)(sibBaseBase + base);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">case</span> 0x2:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA_DISP_32</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">SIBBase</a>)(sibBaseBase + base);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Cannot have Mod = 0b11 and a SIB byte&quot;</span>);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">SIBBase</a>)(sibBaseBase + base);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">  569</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  int8_t d8;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  int16_t d16;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  int32_t d32;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readDisplacement()&quot;</span>);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a> = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">switch</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a>) {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>:</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA_DISP_8</a>:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, d8))</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> = d8;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">EA_DISP_16</a>:</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, d16))</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> = d16;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA_DISP_32</a>:</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, d32))</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> = d32;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">// Consumes all addressing information (ModR/M byte, SIB byte, and displacement.</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ae354b93b59d4f78cddbb50869bd5ef6b">  600</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  uint8_t mod, rm, reg, evexrm;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readModRM()&quot;</span>);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8359bc7d916af10d61370e8d67cc645e">consumedModRM</a>)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>))</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8359bc7d916af10d61370e8d67cc645e">consumedModRM</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  mod = <a class="code" href="X86DisassemblerDecoder_8h.html#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  rm = <a class="code" href="X86DisassemblerDecoder_8h.html#a384089e78b51b1b5773e879ed1d4e672">rmFromModRM</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  reg = <a class="code" href="X86DisassemblerDecoder_8h.html#a8386ddf05ce05f470ca10679a78973bd">regFromModRM</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="comment">// This goes by insn-&gt;registerSize to pick the correct register, which messes</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">// up if we&#39;re using (say) XMM or 8-bit register operands. That gets fixed in</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">// fixupReg().</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordflow">switch</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">registerSize</a>) {</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">regBase</a> = MODRM_REG_AX;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> = EA_REG_AX;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">regBase</a> = MODRM_REG_EAX;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> = EA_REG_EAX;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">regBase</a> = MODRM_REG_RAX;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> = EA_REG_RAX;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  }</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  reg |= <a class="code" href="X86DisassemblerDecoder_8h.html#a1c2e931225f964b581ab025f86a39872">rFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  rm |= <a class="code" href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  evexrm = 0;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>) {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    reg |= <a class="code" href="X86DisassemblerDecoder_8h.html#a9c7da8bddc41cbd0fdd48dd75309cc9d">r2FromEVEX2of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 4;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    evexrm = <a class="code" href="X86DisassemblerDecoder_8h.html#acc1e56049a41a736160b7ed348bc7709">xFromEVEX2of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]) &lt;&lt; 4;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  }</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">reg</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">regBase</a> + reg);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">switch</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a>) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">case</span> 2: {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a> eaBaseBase = EA_BASE_BX_SI;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">switch</span> (mod) {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">case</span> 0x0:</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <span class="keywordflow">if</span> (rm == 0x6) {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">EA_DISP_16</a>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;          <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      }</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">case</span> 0x1:</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA_DISP_8</a>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = 1;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">case</span> 0x2:</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">EA_DISP_16</a>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordflow">case</span> 0x3:</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> + rm);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  }</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">case</span> 8: {</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a> eaBaseBase = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? EA_BASE_EAX : EA_BASE_RAX);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">switch</span> (mod) {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">case</span> 0x0:</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>; <span class="comment">// readSIB may override this</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <span class="comment">// In determining whether RIP-relative mode is used (rm=5),</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="comment">// or whether a SIB byte is present (rm=4),</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      <span class="comment">// the extension bits (REX.b and EVEX.x) are ignored.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      <span class="keywordflow">switch</span> (rm &amp; 7) {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <span class="keywordflow">case</span> 0x4: <span class="comment">// SIB byte is present</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? EA_BASE_sib : EA_BASE_sib64);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a>(insn) || <a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;          <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <span class="keywordflow">case</span> 0x5: <span class="comment">// RIP-relative</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA_DISP_32</a>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;          <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      }</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">case</span> 0x1:</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = 1;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">case</span> 0x2:</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = (mod == 0x1 ? <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA_DISP_8</a> : <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA_DISP_32</a>);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <span class="keywordflow">switch</span> (rm &amp; 7) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <span class="keywordflow">case</span> 0x4: <span class="comment">// SIB byte is present</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = EA_BASE_sib;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a>(insn) || <a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;          <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;          <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">case</span> 0x3:</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> + rm + evexrm);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    }</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  } <span class="comment">// switch (insn-&gt;addressSize)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;}</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#af24d4487c331c9d8156bf71cd691c509">  738</a></span>&#160;<span class="preprocessor">#define GENERIC_FIXUP_FUNC(name, base, prefix, mask)                           \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">  static uint16_t name(struct InternalInstruction *insn, OperandType type,     \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                       uint8_t index, uint8_t *valid) {                        \</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">    *valid = 1;                                                                \</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">    switch (type) {                                                            \</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">    default:                                                                   \</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">      debug(&quot;Unhandled register type&quot;);                                        \</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">      *valid = 0;                                                              \</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">      return 0;                                                                \</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">    case TYPE_Rv:                                                              \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">      return base + index;                                                     \</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">    case TYPE_R8:                                                              \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">      index &amp;= mask;                                                           \</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">      if (index &gt; 0xf)                                                         \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">      if (insn-&gt;rexPrefix &amp;&amp; index &gt;= 4 &amp;&amp; index &lt;= 7) {                       \</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">        return prefix##_SPL + (index - 4);                                     \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">      } else {                                                                 \</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">        return prefix##_AL + index;                                            \</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">      }                                                                        \</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">    case TYPE_R16:                                                             \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">      index &amp;= mask;                                                           \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">      if (index &gt; 0xf)                                                         \</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">      return prefix##_AX + index;                                              \</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">    case TYPE_R32:                                                             \</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">      index &amp;= mask;                                                           \</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">      if (index &gt; 0xf)                                                         \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">      return prefix##_EAX + index;                                             \</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">    case TYPE_R64:                                                             \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">      index &amp;= mask;                                                           \</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">      if (index &gt; 0xf)                                                         \</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">      return prefix##_RAX + index;                                             \</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">    case TYPE_ZMM:                                                             \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">      return prefix##_ZMM0 + index;                                            \</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">    case TYPE_YMM:                                                             \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">      return prefix##_YMM0 + index;                                            \</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">    case TYPE_XMM:                                                             \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">      return prefix##_XMM0 + index;                                            \</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">    case TYPE_VK:                                                              \</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">      index &amp;= 0xf;                                                            \</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">      if (index &gt; 7)                                                           \</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">      return prefix##_K0 + index;                                              \</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">    case TYPE_VK_PAIR:                                                         \</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">      if (index &gt; 7)                                                           \</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">      return prefix##_K0_K1 + (index / 2);                                     \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">    case TYPE_MM64:                                                            \</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">      return prefix##_MM0 + (index &amp; 0x7);                                     \</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">    case TYPE_SEGMENTREG:                                                      \</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">      if ((index &amp; 7) &gt; 5)                                                     \</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">      return prefix##_ES + (index &amp; 7);                                        \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">    case TYPE_DEBUGREG:                                                        \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">      return prefix##_DR0 + index;                                             \</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">    case TYPE_CONTROLREG:                                                      \</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">      return prefix##_CR0 + index;                                             \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">    case TYPE_BNDR:                                                            \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">      if (index &gt; 3)                                                           \</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">        *valid = 0;                                                            \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">      return prefix##_BND0 + index;                                            \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">    case TYPE_MVSIBX:                                                          \</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">      return prefix##_XMM0 + index;                                            \</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">    case TYPE_MVSIBY:                                                          \</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">      return prefix##_YMM0 + index;                                            \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">    case TYPE_MVSIBZ:                                                          \</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">      return prefix##_ZMM0 + index;                                            \</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">    }                                                                          \</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">// Consult an operand type to determine the meaning of the reg or R/M field. If</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// the operand is an XMM operand, for example, an operand would be XMM0 instead</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">// of AX, which readModRM() would otherwise misinterpret it as.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">// @param insn  - The instruction containing the operand.</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">// @param type  - The operand type.</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">// @param index - The existing value of the field as reported by readModRM().</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">// @param valid - The address of a uint8_t.  The target is set to 1 if the</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//                field is valid for the register class; 0 if not.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// @return      - The proper value.</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<a class="code" href="X86Disassembler_8cpp.html#af24d4487c331c9d8156bf71cd691c509">GENERIC_FIXUP_FUNC</a>(fixupRegValue, insn-&gt;regBase, MODRM_REG, 0x1f)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<a class="code" href="X86Disassembler_8cpp.html#af24d4487c331c9d8156bf71cd691c509">GENERIC_FIXUP_FUNC</a>(fixupRMValue, insn-&gt;eaRegBase, EA_REG, 0xf)</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// Consult an operand specifier to determine which of the fixup*Value functions</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">// to use in correcting readModRM()&#39;ss interpretation.</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">// @param insn  - See fixup*Value().</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">// @param op    - The operand specifier.</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">// @return      - 0 if fixup was successful; -1 if the register returned was</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">//                invalid for its class.</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#adb1fcba65d61d145b053ee0217b3dee7">  831</a></span>&#160;static <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a>(struct <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn,</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                    <a class="code" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> struct <a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> *<a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>) {</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  uint8_t valid;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;fixupReg()&quot;</span>);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">switch</span> ((<a class="code" href="namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a>)op-&gt;encoding) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Expected a REG or R/M encoding in fixupReg&quot;</span>);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">case</span> ENCODING_VVVV:</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    insn-&gt;vvvv =</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)fixupRegValue(insn, (<a class="code" href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)op-&gt;type, insn-&gt;vvvv, &amp;valid);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">if</span> (!valid)</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordflow">case</span> ENCODING_REG:</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    insn-&gt;reg = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)fixupRegValue(insn, (<a class="code" href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)op-&gt;type,</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                                   insn-&gt;reg - insn-&gt;regBase, &amp;valid);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">if</span> (!valid)</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a>:</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;eaBase &gt;= insn-&gt;eaRegBase) {</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      insn-&gt;eaBase = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)fixupRMValue(</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;          insn, (<a class="code" href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)op-&gt;type, insn-&gt;eaBase - insn-&gt;eaRegBase, &amp;valid);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      <span class="keywordflow">if</span> (!valid)</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    }</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  }</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;}</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">// Read the opcode (except the ModR/M byte in the case of extended or escape</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">// opcodes).</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a22cc5e803fedae95c7e1d22ffdb71cda">  867</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a22cc5e803fedae95c7e1d22ffdb71cda">readOpcode</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  uint8_t current;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readOpcode()&quot;</span>);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>) {</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#aa0f5e45eb5b00f28b4c2a22b52ad07dc">mmFromEVEX2of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])) {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Unhandled mm field for instruction (0x%hhx)&quot;</span>,</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                           <a class="code" href="X86DisassemblerDecoder_8h.html#aa0f5e45eb5b00f28b4c2a22b52ad07dc">mmFromEVEX2of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])));</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">VEX_LOB_0F</a>:</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">VEX_LOB_0F38</a>:</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE_38</a>;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">VEX_LOB_0F3A</a>:</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE_3A</a>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    }</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE_VEX_3B</a>) {</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a30e003e4461758b6dba2c70f339ed6c3">mmmmmFromVEX2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])) {</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Unhandled m-mmmm field for instruction (0x%hhx)&quot;</span>,</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                           <a class="code" href="X86DisassemblerDecoder_8h.html#a30e003e4461758b6dba2c70f339ed6c3">mmmmmFromVEX2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])));</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">VEX_LOB_0F</a>:</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">VEX_LOB_0F38</a>:</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE_38</a>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">VEX_LOB_0F3A</a>:</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE_3A</a>;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE_VEX_2B</a>) {</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE_XOP</a>) {</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#abbed9da0e0dde67954fe9e97f6befcc5">mmmmmFromXOP2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])) {</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Unhandled m-mmmm field for instruction (0x%hhx)&quot;</span>,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                           <a class="code" href="X86DisassemblerDecoder_8h.html#a30e003e4461758b6dba2c70f339ed6c3">mmmmmFromVEX2of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])));</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851">XOP_MAP_SELECT_8</a>:</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35">XOP8_MAP</a>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b">XOP_MAP_SELECT_9</a>:</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c">XOP9_MAP</a>;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1">XOP_MAP_SELECT_A</a>:</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183">XOPA_MAP</a>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    }</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  }</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, current))</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordflow">if</span> (current == 0x0f) {</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found a two-byte escape prefix (0x%hhx)&quot;</span>, current));</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, current))</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="keywordflow">if</span> (current == 0x38) {</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found a three-byte escape prefix (0x%hhx)&quot;</span>,</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                                  current));</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, current))</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE_38</a>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (current == 0x3a) {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found a three-byte escape prefix (0x%hhx)&quot;</span>,</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                  current));</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, current))</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE_3A</a>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (current == 0x0f) {</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;Found a 3dnow escape prefix (0x%hhx)&quot;</span>, current));</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      <span class="comment">// Consume operands before the opcode to comply with the 3DNow encoding</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, current))</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2">THREEDNOW_MAP</a>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Didn&#39;t find a three-byte escape prefix&quot;</span>);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>)</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="comment">// The opcode with mandatory prefix must start with opcode escape.</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="comment">// If not it&#39;s legacy repeat prefix</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> = 0;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="comment">// At this point we have consumed the full opcode.</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="comment">// Anything we consume from here on must be unconsumed.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = current;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;}</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// Determine whether equiv is the 16-bit equivalent of orig (32-bit or 64-bit).</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ae4e300d312f93aeb723f33f06e50673e">  980</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#ae4e300d312f93aeb723f33f06e50673e">is16BitEquivalent</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *orig, <span class="keyword">const</span> <span class="keywordtype">char</span> *equiv) {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0;; i++) {</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">if</span> (orig[i] == <span class="charliteral">&#39;\0&#39;</span> &amp;&amp; equiv[i] == <span class="charliteral">&#39;\0&#39;</span>)</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordflow">if</span> (orig[i] == <span class="charliteral">&#39;\0&#39;</span> || equiv[i] == <span class="charliteral">&#39;\0&#39;</span>)</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="keywordflow">if</span> (orig[i] != equiv[i]) {</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      <span class="keywordflow">if</span> ((orig[i] == <span class="charliteral">&#39;Q&#39;</span> || orig[i] == <span class="charliteral">&#39;L&#39;</span>) &amp;&amp; equiv[i] == <span class="charliteral">&#39;W&#39;</span>)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      <span class="keywordflow">if</span> ((orig[i] == <span class="charliteral">&#39;6&#39;</span> || orig[i] == <span class="charliteral">&#39;3&#39;</span>) &amp;&amp; equiv[i] == <span class="charliteral">&#39;1&#39;</span>)</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <span class="keywordflow">if</span> ((orig[i] == <span class="charliteral">&#39;4&#39;</span> || orig[i] == <span class="charliteral">&#39;2&#39;</span>) &amp;&amp; equiv[i] == <span class="charliteral">&#39;6&#39;</span>)</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    }</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  }</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;}</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">// Determine whether this instruction is a 64-bit instruction.</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">  999</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="PPCLoopInstrFormPrep_8cpp.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>) {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0;; ++i) {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">if</span> (name[i] == <span class="charliteral">&#39;\0&#39;</span>)</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="keywordflow">if</span> (name[i] == <span class="charliteral">&#39;6&#39;</span> &amp;&amp; name[i + 1] == <span class="charliteral">&#39;4&#39;</span>)</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  }</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;}</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// Determine the ID of an instruction, consuming the ModR/M byte as appropriate</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">// for extended and escape opcodes, and using a supplied attribute mask.</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311"> 1010</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(<a class="code" href="classuint16__t.html">uint16_t</a> *instructionID,</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                                        <span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn,</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                        <a class="code" href="classuint16__t.html">uint16_t</a> attrMask) {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keyword">auto</span> insnCtx = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a9624616e08932c8bf5b3a987e939f968">InstructionContext</a>(x86DisassemblerContexts[attrMask]);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keyword">const</span> <a class="code" href="structContextDecision.html">ContextDecision</a> *decision;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">switch</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a>) {</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>:</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#ae053f9e80d644f47a6ee19185739162b">ONEBYTE_SYM</a>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>:</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a0bfb472dc63adf5ea8919f054d4450e2">TWOBYTE_SYM</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE_38</a>:</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a892daf9647ea098765cb833eb8596234">THREEBYTE38_SYM</a>;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE_3A</a>:</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a6a9bb5a76c1dd6a02bb96ef407a6cb7d">THREEBYTE3A_SYM</a>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35">XOP8_MAP</a>:</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a73a6f64aec6a805d641a17c87a9d00b9">XOP8_MAP_SYM</a>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c">XOP9_MAP</a>:</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a349d73e2f39af064d9999d7780f9897d">XOP9_MAP_SYM</a>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183">XOPA_MAP</a>:</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a9df14d49cac592bc2e51794ad434e9b2">XOPA_MAP_SYM</a>;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2">THREEDNOW_MAP</a>:</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    decision = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a4856eb908bad869295dd7568a8d735c1">THREEDNOW_MAP_SYM</a>;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  }</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">if</span> (decision-&gt;<a class="code" href="structContextDecision.html#a1b98b9546e8a7df8cd4c894a0f33e5de">opcodeDecisions</a>[insnCtx]</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;          .<a class="code" href="structOpcodeDecision.html#a7e7afd813c7cf7d606384fbbf5724c80">modRMDecisions</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>]</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;          .<a class="code" href="structModRMDecision.html#a6c4ec8014e5927c67c5a0c9f0b9315aa">modrm_type</a> != MODRM_ONEENTRY) {</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    *instructionID =</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ab3686bdd912c0d40035aa66dcffb36da">decode</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a>, insnCtx, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    *instructionID = <a class="code" href="X86Disassembler_8cpp.html#ab3686bdd912c0d40035aa66dcffb36da">decode</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a>, insnCtx, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>, 0);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  }</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;}</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">// Determine the ID of an instruction, consuming the ModR/M byte as appropriate</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">// for extended and escape opcodes. Determines the attributes and context for</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">// the instruction before doing so.</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a201a8b01dbfadf977a0b7b16b14bcb29"> 1059</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#a201a8b01dbfadf977a0b7b16b14bcb29">getInstructionID</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn,</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *mii) {</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> attrMask;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> instructionID;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;getID()&quot;</span>);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  attrMask = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a521817f03b22ca3e9b694bbeb40ffc13">ATTR_NONE</a>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a2cc98ac6cfff9525a9c517d58203abee">ATTR_64BIT</a>;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">TYPE_NO_VEX_XOP</a>) {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    attrMask |= (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>) ? <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a68d1c0efd3c5566345791f2e44a43874">ATTR_EVEX</a> : <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761aad13de5e7b76aca8e7d8dc6f737087ab">ATTR_VEX</a>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>) {</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a4a08eb3991a81513d973c4d1d70fd81b">ppFromEVEX3of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2])) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX_PREFIX_66</a>:</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX_PREFIX_F3</a>:</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR_XS</a>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX_PREFIX_F2</a>:</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR_XD</a>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a0f317d7fd1a55926bed30febed7606da">zFromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]))</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a195fabd1f33778497ed05370718fe0d9">ATTR_EVEXKZ</a>;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a4521a330feb2823d5f0a83db8233186a">bFromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]))</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761abb2f873faafb26778dd88f53a8b0e3a3">ATTR_EVEXB</a>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#abd318ed530c8fc71af093848beb0e2a9">aaaFromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]))</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ab0cfe5f1f7bae377cd3801519ca647a6">ATTR_EVEXK</a>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a057966fda096251466bbdfda0b801081">lFromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]))</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR_VEXL</a>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a05d1ee61cb5494166e335ff64d2cffa8">l2FromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]))</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a95b4afd8b259682602966fa5c8206bbf">ATTR_EVEXL2</a>;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE_VEX_3B</a>) {</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#ac85472ee64d389babbd2c32deef16d89">ppFromVEX3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2])) {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX_PREFIX_66</a>:</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX_PREFIX_F3</a>:</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR_XS</a>;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX_PREFIX_F2</a>:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR_XD</a>;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#abf2fe87228fa8c1419f2a5f86baaa597">lFromVEX3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]))</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR_VEXL</a>;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE_VEX_2B</a>) {</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#adba38d038bb20114ef792961068aebd9">ppFromVEX2of2</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1])) {</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX_PREFIX_66</a>:</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX_PREFIX_F3</a>:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR_XS</a>;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX_PREFIX_F2</a>:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR_XD</a>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      }</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a6886436df5f38bbed7d036a5d8cb44bf">lFromVEX2of2</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]))</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR_VEXL</a>;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE_XOP</a>) {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a91bdeef85650fa60106450fb24d9c500">ppFromXOP3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2])) {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX_PREFIX_66</a>:</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX_PREFIX_F3</a>:</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR_XS</a>;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX_PREFIX_F2</a>:</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR_XD</a>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      }</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a63266a63baf54bef487061a728d12908">lFromXOP3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]))</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR_VEXL</a>;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    }</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>) {</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="comment">// If we don&#39;t have mandatory prefix we should use legacy prefixes here</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> &amp;&amp; (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>))</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR_ADSIZE</a>;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>) {</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf3 &amp;&amp; (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0x90))</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        <span class="comment">// Special support for PAUSE</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR_XS</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf2)</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR_XD</a>;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf3)</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR_XS</a>;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    }</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">switch</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>) {</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">case</span> 0xf2:</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR_XD</a>;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">case</span> 0xf3:</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR_XS</a>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">case</span> 0x66:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>)</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">case</span> 0x67:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR_ADSIZE</a>;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    }</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  }</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp; 0x08) {</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ac4f7746f0e0278f882f6496bc332a0a7">ATTR_REXW</a>;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    attrMask &amp;= ~<a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR_ADSIZE</a>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  }</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>) {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="comment">// JCXZ/JECXZ need special handling for 16-bit mode because the meaning</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="comment">// of the AdSize prefix is inverted w.r.t. 32-bit mode.</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xE3)</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;      attrMask ^= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR_ADSIZE</a>;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="comment">// If we&#39;re in 16-bit mode and this is one of the relative jumps and opsize</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="comment">// prefix isn&#39;t present, we need to force the opsize attribute since the</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="comment">// prefix is inverted relative to 32-bit mode.</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">if</span> (!insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xE8 || insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xE9))</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordflow">if</span> (!insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a> &amp;&amp;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &gt;= 0x80 &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &lt;= 0x8F)</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  }</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionID, insn, attrMask))</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="comment">// The following clauses compensate for limitations of the tables.</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a> &amp;&amp;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">TYPE_NO_VEX_XOP</a>) {</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="comment">// The tables can&#39;t distinquish between cases where the W-bit is used to</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="comment">// select register size and cases where its a required part of the opcode.</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">if</span> ((insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a> &amp;&amp;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;         <a class="code" href="X86DisassemblerDecoder_8h.html#aaa9036cb371f65ab0c9aa3d7f2abb5f3">wFromEVEX3of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2])) ||</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;        (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE_VEX_3B</a> &amp;&amp;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;         <a class="code" href="X86DisassemblerDecoder_8h.html#ab11339ee1e5b8aaa4a706693c51041ae">wFromVEX3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2])) ||</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE_XOP</a> &amp;&amp;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;         <a class="code" href="X86DisassemblerDecoder_8h.html#aea420e27120dd9f790849c9090b42256">wFromXOP3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]))) {</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> instructionIDWithREXW;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionIDWithREXW, insn,</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                                       attrMask | <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ac4f7746f0e0278f882f6496bc332a0a7">ATTR_REXW</a>)) {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[instructionID];</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      }</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;      <span class="keyword">auto</span> SpecName = mii-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">getName</a>(instructionIDWithREXW);</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;      <span class="comment">// If not a 64-bit instruction. Switch the opcode.</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>(SpecName.data())) {</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionIDWithREXW;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[instructionIDWithREXW];</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;      }</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    }</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  }</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="comment">// Absolute moves, umonitor, and movdir64b need special handling.</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="comment">// -For 16-bit mode because the meaning of the AdSize and OpSize prefixes are</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="comment">//  inverted w.r.t.</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="comment">// -For 32-bit mode we need to ensure the ADSIZE prefix is observed in</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="comment">//  any position.</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="keywordflow">if</span> ((insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; ((insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xFC) == 0xA0)) ||</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a> &amp;&amp; (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xAE)) ||</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;      (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE_38</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xF8)) {</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="comment">// Make sure we observed the prefixes in any position.</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR_ADSIZE</a>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>)</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;      attrMask |= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="comment">// In 16-bit, invert the attributes.</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;      attrMask ^= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR_ADSIZE</a>;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;      <span class="comment">// The OpSize attribute is only valid with the absolute moves.</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; ((insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xFC) == 0xA0))</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;        attrMask ^= <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    }</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionID, insn, attrMask))</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[instructionID];</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  }</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">if</span> ((insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a> || insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>) &amp;&amp;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;      !(attrMask &amp; <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>)) {</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="comment">// The instruction tables make no distinction between instructions that</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="comment">// allow OpSize anywhere (i.e., 16-bit operations) and that need it in a</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="comment">// particular spot (i.e., many MMX operations). In general we&#39;re</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="comment">// conservative, but in the specific case where OpSize is present but not in</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="comment">// the right place we check if there&#39;s a 16-bit operation.</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">InstructionSpecifier</a> *spec;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> instructionIDWithOpsize;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> specName, specWithOpSizeName;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    spec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[instructionID];</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionIDWithOpsize, insn,</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                                     attrMask | <a class="code" href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR_OPSIZE</a>)) {</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      <span class="comment">// ModRM required with OpSize but not present. Give up and return the</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;      <span class="comment">// version without OpSize set.</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = spec;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    }</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    specName = mii-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">getName</a>(instructionID);</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    specWithOpSizeName = mii-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">getName</a>(instructionIDWithOpsize);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ae4e300d312f93aeb723f33f06e50673e">is16BitEquivalent</a>(specName.<a class="code" href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">data</a>(), specWithOpSizeName.<a class="code" href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">data</a>()) &amp;&amp;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;        (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>) ^ insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>) {</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionIDWithOpsize;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[instructionIDWithOpsize];</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = spec;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    }</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  }</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0x90 &amp;&amp;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp; 0x01) {</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="comment">// NOOP shouldn&#39;t decode as NOOP if REX.b is set. Instead it should decode</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="comment">// as XCHG %r8, %eax.</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">InstructionSpecifier</a> *spec;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> instructionIDWithNewOpcode;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">InstructionSpecifier</a> *specWithNewOpcode;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    spec = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[instructionID];</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="comment">// Borrow opcode from one of the other XCHGar opcodes</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = 0x91;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionIDWithNewOpcode, insn,</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                                     attrMask)) {</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = 0x90;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = spec;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    }</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    specWithNewOpcode = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[instructionIDWithNewOpcode];</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="comment">// Change back</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = 0x90;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionIDWithNewOpcode;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = specWithNewOpcode;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  }</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a class="code" href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a>];</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;}</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">// Read an operand from the opcode field of an instruction and interprets it</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">// appropriately given the operand width. Handles AddRegFrm instructions.</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">// @param insn  - the instruction whose opcode field is to be read.</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">// @param size  - The width (in bytes) of the register being specified.</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">//                1 means AL and friends, 2 means AX, 4 means EAX, and 8 means</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">//                RAX.</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">// @return      - 0 on success; nonzero otherwise.</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd"> 1350</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn, uint8_t <a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>) {</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readOpcodeRegister()&quot;</span>);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">if</span> (size == 0)</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    size = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">registerSize</a>;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        MODRM_REG_AL + ((<a class="code" href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) | (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 7)));</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> &gt;= MODRM_REG_AL + 0x4 &amp;&amp;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> &lt; MODRM_REG_AL + 0x8) {</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> =</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;          (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(MODRM_REG_SPL + (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> - MODRM_REG_AL - 4));</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    }</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;        MODRM_REG_AX + ((<a class="code" href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) | (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 7)));</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> =</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;        (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(MODRM_REG_EAX +</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;              ((<a class="code" href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) | (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 7)));</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> =</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;        (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(MODRM_REG_RAX +</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;              ((<a class="code" href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) | (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 7)));</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  }</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;}</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">// Consume an immediate operand from an instruction, given the desired operand</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">// size.</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">// @param insn  - The instruction whose operand is to be read.</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">// @param size  - The width (in bytes) of the operand.</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">// @return      - 0 if the immediate was successfully consumed; nonzero</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">//                otherwise.</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370"> 1393</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn, uint8_t <a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>) {</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  uint8_t imm8;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> imm16;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> imm32;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  uint64_t imm64;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readImmediate()&quot;</span>);</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a> &lt; 2 &amp;&amp; <span class="stringliteral">&quot;Already consumed two immediates&quot;</span>);</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = <a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a> = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, imm8))</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>] = imm8;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, imm16))</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>] = imm16;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, imm32))</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>] = imm32;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a>(insn, imm64))</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>] = imm64;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid size&quot;</span>);</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  }</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>++;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;}</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">// Consume vvvv from an instruction if it has a VEX prefix.</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a8514fc80a87b940b85536ef125c05350"> 1437</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#a8514fc80a87b940b85536ef125c05350">readVVVV</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readVVVV()&quot;</span>);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="keywordtype">int</span> vvvv;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>)</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    vvvv = (<a class="code" href="X86DisassemblerDecoder_8h.html#a4b4847dc5b2960b63e97e71da1d802a4">v2FromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]) &lt;&lt; 4 |</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;            <a class="code" href="X86DisassemblerDecoder_8h.html#aefa5ea2a9230c9f8dba9efa4d4e226b4">vvvvFromEVEX3of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]));</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE_VEX_3B</a>)</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    vvvv = <a class="code" href="X86DisassemblerDecoder_8h.html#a9b5608175fb4bc57fd5e6bcd7f5efed2">vvvvFromVEX3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE_VEX_2B</a>)</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    vvvv = <a class="code" href="X86DisassemblerDecoder_8h.html#a8dc9745657ce1382ca803e1e3e62a049">vvvvFromVEX2of2</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[1]);</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE_XOP</a>)</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    vvvv = <a class="code" href="X86DisassemblerDecoder_8h.html#ad6634f7f956dec873ecc606847a660cc">vvvvFromXOP3of3</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[2]);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    vvvv &amp;= 0xf; <span class="comment">// Can only clear bit 4. Bit 3 must be cleared later.</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a><span class="keyword">&gt;</span>(vvvv);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;}</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">// Read an mask register from the opcode field of an instruction.</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">// @param insn    - The instruction whose opcode field is to be read.</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">// @return        - 0 on success; nonzero otherwise.</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aa7089b50e7c7846d5b312d0148c30b5f"> 1464</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#aa7089b50e7c7846d5b312d0148c30b5f">readMaskRegister</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readMaskRegister()&quot;</span>);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>)</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">writemask</a> =</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;      <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a><span class="keyword">&gt;</span>(<a class="code" href="X86DisassemblerDecoder_8h.html#abd318ed530c8fc71af093848beb0e2a9">aaaFromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]));</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;}</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">// Consults the specifier for an instruction and consumes all</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">// operands for that instruction, interpreting them as it goes.</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a42be988af3ae0e352befa7189bd50936"> 1477</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#a42be988af3ae0e352befa7189bd50936">readOperands</a>(<span class="keyword">struct</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> *insn) {</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="keywordtype">int</span> hasVVVV, needVVVV;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="keywordtype">int</span> sawRegImm = 0;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;readOperands()&quot;</span>);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="comment">// If non-zero vvvv specified, make sure one of the operands uses it.</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  hasVVVV = !<a class="code" href="X86Disassembler_8cpp.html#a8514fc80a87b940b85536ef125c05350">readVVVV</a>(insn);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  needVVVV = hasVVVV &amp;&amp; (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> != 0);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : x86OperandSets[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a>-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html#a5c97487808484796284b76623db83810">operands</a>]) {</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.encoding) {</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="keywordflow">case</span> ENCODING_NONE:</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <span class="keywordflow">case</span> ENCODING_SI:</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <span class="keywordflow">case</span> ENCODING_DI:</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a2a7d2bc3ef8e759126222de6b4d440fe">CASE_ENCODING_VSIB</a>:</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;      <span class="comment">// VSIB can use the V2 bit so check only the other bits.</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;      <span class="keywordflow">if</span> (needVVVV)</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        needVVVV = hasVVVV &amp; ((insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> &amp; 0xf) != 0);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;      <span class="comment">// Reject if SIB wasn&#39;t used.</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> != EA_BASE_sib &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> != EA_BASE_sib64)</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      <span class="comment">// If sibIndex was set to SIB_INDEX_NONE, index offset is 4.</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB_INDEX_NONE</a>)</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> + 4);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      <span class="comment">// If EVEX.v2 is set this is one of the 16-31 registers.</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a> &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a> &amp;&amp;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;          <a class="code" href="X86DisassemblerDecoder_8h.html#a4b4847dc5b2960b63e97e71da1d802a4">v2FromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]))</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = (<a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> + 16);</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      <span class="comment">// Adjust the index register to the correct size.</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;      <span class="keywordflow">switch</span> ((<a class="code" href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.type) {</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unhandled VSIB index type&quot;</span>);</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;      <span class="keywordflow">case</span> TYPE_MVSIBX:</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> =</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;            (<a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(SIB_INDEX_XMM0 + (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> - insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a>));</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;      <span class="keywordflow">case</span> TYPE_MVSIBY:</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> =</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;            (<a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(SIB_INDEX_YMM0 + (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> - insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a>));</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;      <span class="keywordflow">case</span> TYPE_MVSIBZ:</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> =</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;            (<a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(SIB_INDEX_ZMM0 + (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> - insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a>));</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;      }</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;      <span class="comment">// Apply the AVX512 compressed displacement scaling factor.</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.encoding != ENCODING_REG &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA_DISP_8</a>)</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> *= 1 &lt;&lt; (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.encoding - ENCODING_VSIB);</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    <span class="keywordflow">case</span> ENCODING_REG:</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a>:</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a>(insn, &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>))</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;      <span class="comment">// Apply the AVX512 compressed displacement scaling factor.</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.encoding != ENCODING_REG &amp;&amp; insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA_DISP_8</a>)</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> *= 1 &lt;&lt; (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.encoding - ENCODING_RM);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordflow">case</span> ENCODING_IB:</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;      <span class="keywordflow">if</span> (sawRegImm) {</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;        <span class="comment">// Saw a register immediate so don&#39;t read again and instead split the</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;        <span class="comment">// previous immediate. FIXME: This is a hack.</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>] =</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;            insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a> - 1] &amp; 0xf;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;        ++insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      }</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 1))</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.type == TYPE_XMM || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.type == TYPE_YMM)</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;        sawRegImm = 1;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <span class="keywordflow">case</span> ENCODING_IW:</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 2))</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="keywordflow">case</span> ENCODING_ID:</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 4))</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keywordflow">case</span> ENCODING_IO:</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 8))</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <span class="keywordflow">case</span> ENCODING_Iv:</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>))</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordflow">case</span> ENCODING_Ia:</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a>))</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="keywordflow">case</span> ENCODING_IRC:</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">RC</a> = (<a class="code" href="X86DisassemblerDecoder_8h.html#a05d1ee61cb5494166e335ff64d2cffa8">l2FromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]) &lt;&lt; 1) |</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                 <a class="code" href="X86DisassemblerDecoder_8h.html#a057966fda096251466bbdfda0b801081">lFromEVEX4of4</a>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>[3]);</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="keywordflow">case</span> ENCODING_RB:</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 1))</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="keywordflow">case</span> ENCODING_RW:</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 2))</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="keywordflow">case</span> ENCODING_RD:</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 4))</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="keywordflow">case</span> ENCODING_RO:</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 8))</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">case</span> ENCODING_Rv:</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 0))</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">case</span> ENCODING_CC:</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[1] = insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xf;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <span class="keywordflow">case</span> ENCODING_FP:</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <span class="keywordflow">case</span> ENCODING_VVVV:</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;      needVVVV = 0; <span class="comment">// Mark that we have found a VVVV operand.</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;      <span class="keywordflow">if</span> (!hasVVVV)</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      <span class="keywordflow">if</span> (insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a><span class="keyword">&gt;</span>(insn-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> &amp; 0x7);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a>(insn, &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>))</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="keywordflow">case</span> ENCODING_WRITEMASK:</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aa7089b50e7c7846d5b312d0148c30b5f">readMaskRegister</a>(insn))</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="keywordflow">case</span> ENCODING_DUP:</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Encountered an operand with an unknown encoding.&quot;</span>);</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    }</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  }</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="comment">// If we didn&#39;t find ENCODING_VVVV operand, but non-zero vvvv present, fail</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="keywordflow">if</span> (needVVVV)</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;}</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">// Fill-ins to make the compiler happy. These constants are never actually</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">// assigned; they are just filler to make an automatically-generated switch</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">// statement work.</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="keyword">namespace </span>X86 {</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da054eabdfa18b90440948ed7de90566f6"> 1644</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da054eabdfa18b90440948ed7de90566f6">BX_SI</a> = 500,</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da479de3ea37ad5b24dd2965b879747f6b"> 1645</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da479de3ea37ad5b24dd2965b879747f6b">BX_DI</a> = 501,</div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da9ab738e845db4698317ac000ef40e1fa"> 1646</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da9ab738e845db4698317ac000ef40e1fa">BP_SI</a> = 502,</div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da08bf612dd15d4704289288f0e2467158"> 1647</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da08bf612dd15d4704289288f0e2467158">BP_DI</a> = 503,</div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475dac3848eebb47273fc0d103aa6e8f2b792"> 1648</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475dac3848eebb47273fc0d103aa6e8f2b792">sib</a>   = 504,</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da3988fbb34b7d4089448cf3bf2c2e21d2"> 1649</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da3988fbb34b7d4089448cf3bf2c2e21d2">sib64</a> = 505</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  };</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;}</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;}</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;target,</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                                <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;source,</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis);</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/// Generic disassembler for all X86 platforms. All each platform class should</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">/// have to do is subclass the constructor, and provide a different</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">/// disassemblerMode value.</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment"></span><span class="keyword">class </span>X86GenericDisassembler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  std::unique_ptr&lt;const MCInstrInfo&gt; MII;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  X86GenericDisassembler(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;                         std::unique_ptr&lt;const MCInstrInfo&gt; MII);</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;instr, uint64_t &amp;<a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>,</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, uint64_t Address,</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream) <span class="keyword">const override</span>;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8">DisassemblerMode</a>              fMode;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;};</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;}</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;X86GenericDisassembler::X86GenericDisassembler(</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                                         <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                                         std::unique_ptr&lt;const MCInstrInfo&gt; MII)</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  : <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), MII(<a class="code" href="namespacestd.html">std</a>::move(MII)) {</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FB = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>();</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">if</span> (FB[X86::Mode16Bit]) {</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    fMode = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FB[X86::Mode32Bit]) {</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    fMode = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FB[X86::Mode64Bit]) {</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    fMode = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  }</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid CPU mode&quot;</span>);</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;}</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> X86GenericDisassembler::getInstruction(</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Instr, uint64_t &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, uint64_t Address,</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream)<span class="keyword"> const </span>{</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  CommentStream = &amp;CStream;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> Insn;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  memset(&amp;Insn, 0, <span class="keyword">sizeof</span>(<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a>));</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">bytes</a> = Bytes;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> = Address;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> = Address;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> = fMode;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() || <a class="code" href="X86Disassembler_8cpp.html#aef1a8136ca4df8d11829c1aa2b708f5d">readPrefixes</a>(&amp;Insn) || <a class="code" href="X86Disassembler_8cpp.html#a22cc5e803fedae95c7e1d22ffdb71cda">readOpcode</a>(&amp;Insn) ||</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;      <a class="code" href="X86Disassembler_8cpp.html#a201a8b01dbfadf977a0b7b16b14bcb29">getInstructionID</a>(&amp;Insn, MII.get()) || Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a> == 0 ||</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;      <a class="code" href="X86Disassembler_8cpp.html#a42be988af3ae0e352befa7189bd50936">readOperands</a>(&amp;Insn)) {</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    Size = Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - Address;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  }</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a> = x86OperandSets[Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a>-&gt;<a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html#a5c97487808484796284b76623db83810">operands</a>];</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">length</a> = Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  Size = Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">length</a>;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">if</span> (Size &gt; 15)</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Instruction exceeds 15-byte limit&quot;</span>);</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(Instr, Insn, <span class="keyword">this</span>);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">if</span> (!Ret) {</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="keywordtype">unsigned</span> Flags = <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aec5df73a7c3497a61671eda217adc7ab">X86::IP_NO_PREFIX</a>;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="keywordflow">if</span> (Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;      Flags |= <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a67cfccc16f5e2e2e69d3f20804774ff9">X86::IP_HAS_AD_SIZE</a>;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <span class="keywordflow">if</span> (!Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>) {</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;      <span class="keywordflow">if</span> (Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>)</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;        Flags |= <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a823f82d1e68539ba7da81b79246d2ae0">X86::IP_HAS_OP_SIZE</a>;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      <span class="keywordflow">if</span> (Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf2)</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;        Flags |= <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75">X86::IP_HAS_REPEAT_NE</a>;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf3 &amp;&amp;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;               <span class="comment">// It should not be &#39;pause&#39; f3 90</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;               Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> != 0x90)</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;        Flags |= <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea">X86::IP_HAS_REPEAT</a>;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;      <span class="keywordflow">if</span> (Insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">hasLockPrefix</a>)</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;        Flags |= <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">X86::IP_HAS_LOCK</a>;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    }</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    Instr.<a class="code" href="classllvm_1_1MCInst.html#a80636f9f710d053d06c8de4f755255a3">setFlags</a>(Flags);</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  }</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="keywordflow">return</span> (!Ret) ? <a class="code" href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a> : <a class="code" href="AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;}</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">// Private code that translates from struct InternalInstructions to MCInsts.</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">/// translateRegister - Translates an internal register to the appropriate LLVM</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">///   register, and appends it as an operand to an MCInst.</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">/// @param mcInst     - The MCInst to append to.</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/// @param reg        - The Reg to append.</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920"> 1756</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> reg) {</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define ENTRY(x) X86::x,</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keyword">static</span> constexpr <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> llvmRegnums[] = {<a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a>};</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> llvmRegnum = llvmRegnums[reg];</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(llvmRegnum));</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/// tryAddingSymbolicOperand - trys to add a symbolic operand in place of the</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">/// immediate Value in the MCInst.</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">/// @param Value      - The immediate Value, has had any PC adjustment made by</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">///                     the caller.</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">/// @param isBranch   - If the instruction is a branch instruction</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">/// @param Address    - The starting address of the instruction</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">/// @param Offset     - The byte offset to this immediate in the instruction</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">/// @param Width      - The byte width of this immediate in the instruction</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/// If the getOpInfo() function was set when setupForSymbolicDisassembly() was</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">/// called then that function is called to get any symbolic information for the</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">/// immediate in the instruction using the Address, Offset and Width.  If that</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/// returns non-zero then the symbolic information it returns is used to create</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/// an MCExpr and that is added as an operand to the MCInst.  If getOpInfo()</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/// returns zero and isBranch is true then a symbol look up for immediate Value</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">/// is done and if a symbol is found an MCExpr is created with that, else</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/// an MCExpr with the immediate Value is created.  This function returns true</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">/// if it adds an operand to the MCInst and false otherwise.</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66"> 1784</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a>(int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>,</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;                                     uint64_t Address, uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                                     uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordflow">return</span> Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(MI, Value, Address, isBranch,</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;                                       Offset, Width);</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;}</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">/// tryAddingPcLoadReferenceComment - trys to add a comment as to what is being</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/// referenced by a load instruction with the base register that is the rip.</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/// These can often be addresses in a literal pool.  The Address of the</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">/// instruction and its immediate Value are used to determine the address</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">/// being referenced in the literal pool entry.  The SymbolLookUp call back will</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/// return a pointer to a literal &#39;C&#39; string if the referenced address is an</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/// address into a section with &#39;C&#39; string literals.</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c"> 1799</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">tryAddingPcLoadReferenceComment</a>(uint64_t Address, uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#a7b3f2feec2e2452107a197b7e0d2907b">tryAddingPcLoadReferenceComment</a>(Value, Address);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;}</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1"> 1805</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[<a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">SEG_OVERRIDE_max</a>] = {</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  0,        <span class="comment">// SEG_OVERRIDE_NONE</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  X86::CS,</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">X86::SS</a>,</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">X86::DS</a>,</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  X86::ES,</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">X86::FS</a>,</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730">X86::GS</a></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;};</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">/// translateSrcIndex   - Appends a source index operand to an MCInst.</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1"> 1819</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn) {</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keywordtype">unsigned</span> baseRegNo;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    baseRegNo = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a> : X86::RSI;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>)</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    baseRegNo = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a> : <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    baseRegNo = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a> : <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  }</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(baseRegNo);</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  segmentReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(segmentRegnums[insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;}</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/// translateDstIndex   - Appends a destination index operand to an MCInst.</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c"> 1844</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn) {</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordtype">unsigned</span> baseRegNo;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    baseRegNo = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a> : X86::RDI;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>)</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    baseRegNo = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::DI : <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>);</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    baseRegNo = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a> : X86::DI;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  }</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(baseRegNo);</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;}</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">/// translateImmediate  - Appends an immediate operand to an MCInst.</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">/// @param immediate    - The immediate value to append.</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978"> 1866</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, uint64_t immediate,</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;                               <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <span class="comment">// Sign-extend the immediate if necessary.</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a> <a class="code" href="classstd_1_1conditional_1_1type.html">type</a> = (<a class="code" href="namespacellvm_1_1X86.html#a14391534703c3dd099e58439c6709c58">OperandType</a>)operand.<a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a>;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  uint64_t pcrel = 0;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (type == TYPE_REL) {</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    pcrel = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;            insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a> + insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <span class="keywordflow">switch</span> (operand.<a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <span class="keywordflow">case</span> ENCODING_Iv:</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>) {</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;        <span class="keywordflow">if</span>(immediate &amp; 0x80)</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;          immediate |= ~(0xffull);</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;        <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;          immediate |= ~(0xffffull);</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;        <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;          immediate |= ~(0xffffffffull);</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;      }</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    <span class="keywordflow">case</span> ENCODING_IB:</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80)</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;        immediate |= ~(0xffull);</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="keywordflow">case</span> ENCODING_IW:</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;        immediate |= ~(0xffffull);</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <span class="keywordflow">case</span> ENCODING_ID:</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;        immediate |= ~(0xffffffffull);</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    }</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  }</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="comment">// By default sign-extend all X86 immediates based on their encoding.</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (type == TYPE_IMM) {</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    <span class="keywordflow">switch</span> (operand.<a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keywordflow">case</span> ENCODING_IB:</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80)</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;        immediate |= ~(0xffull);</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="keywordflow">case</span> ENCODING_IW:</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;        immediate |= ~(0xffffull);</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="keywordflow">case</span> ENCODING_ID:</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;        immediate |= ~(0xffffffffull);</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keywordflow">case</span> ENCODING_IO:</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    }</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="keywordflow">switch</span> (type) {</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM:</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::XMM0 + (immediate &gt;&gt; 4)));</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <span class="keywordflow">case</span> TYPE_YMM:</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::YMM0 + (immediate &gt;&gt; 4)));</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <span class="keywordflow">case</span> TYPE_ZMM:</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::ZMM0 + (immediate &gt;&gt; 4)));</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <span class="comment">// operand is 64 bits wide.  Do nothing.</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  }</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keywordflow">if</span>(!<a class="code" href="X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a>(immediate + pcrel, <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>,</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;                               insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a>, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>,</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;                               mcInst, Dis))</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(immediate));</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordflow">if</span> (type == TYPE_MOFFS) {</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    segmentReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(segmentRegnums[insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  }</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;}</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment">/// translateRMRegister - Translates a register stored in the R/M field of the</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">///   ModR/M byte to its LLVM equivalent and appends it to an MCInst.</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">/// @param insn         - The internal instruction to extract the R/M field</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">///                       from.</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">/// @return             - 0 on success; -1 otherwise</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86"> 1972</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;                                <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn) {</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib || insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib64) {</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a SIB byte&quot;</span>);</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  }</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keywordflow">switch</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected EA base register&quot;</span>);</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>:</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE for ModR/M base&quot;</span>);</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define ENTRY(x) case EA_BASE_##x:</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a base; &quot;</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;          <span class="stringliteral">&quot;the operand must be a register.&quot;</span>);</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define ENTRY(x)                                                      \</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">  case EA_REG_##x:                                                    \</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">    mcInst.addOperand(MCOperand::createReg(X86::x)); break;</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  }</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;}</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">/// translateRMMemory - Translates a memory operand stored in the Mod and R/M</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">///   fields of an internal instruction (and possibly its SIB byte) to a memory</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">///   operand in LLVM&#39;s format, and appends it to an MCInst.</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">///                       from.</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">/// @return             - 0 on success; nonzero otherwise</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b"> 2010</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="comment">// Addresses in an MCInst are represented as five operands:</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <span class="comment">//   1. basereg       (register)  The R/M base, or (if there is a SIB) the</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  <span class="comment">//                                SIB base</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <span class="comment">//   2. scaleamount   (immediate) 1, or (if there is a SIB) the specified</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="comment">//                                scale amount</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <span class="comment">//   3. indexreg      (register)  x86_registerNONE, or (if there is a SIB)</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="comment">//                                the index (which is multiplied by the</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="comment">//                                scale amount)</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <span class="comment">//   4. displacement  (immediate) 0, or the displacement if there is one</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="comment">//   5. segmentreg    (register)  x86_registerNONE for now, but could be set</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <span class="comment">//                                if we have segment overrides</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> baseReg;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> scaleAmount;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> indexReg;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> displacement;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  uint64_t pcrel = 0;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib || insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib64) {</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a>) {</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a>) {</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibBase&quot;</span>);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define ENTRY(x)                                          \</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">      case SIB_BASE_##x:                                  \</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">        baseReg = MCOperand::createReg(X86::x); break;</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;      }</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    }</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB_INDEX_NONE</a>) {</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a>) {</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibIndex&quot;</span>);</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define ENTRY(x)                                          \</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">      case SIB_INDEX_##x:                                 \</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">        indexReg = MCOperand::createReg(X86::x); break;</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;      }</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;      <span class="comment">// Use EIZ/RIZ for a few ambiguous cases where the SIB byte is present,</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;      <span class="comment">// but no index is used and modrm alone should have been enough.</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;      <span class="comment">// -No base register in 32-bit mode. In 64-bit mode this is used to</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;      <span class="comment">//  avoid rip-relative addressing.</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;      <span class="comment">// -Any base register used other than ESP/RSP/R12D/R12. Using these as a</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;      <span class="comment">//  base always requires a SIB byte.</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;      <span class="comment">// -A scale other than 1 is used.</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;      <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">sibScale</a> != 1 ||</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;          (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a> &amp;&amp; insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>) ||</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;          (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a> &amp;&amp;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;           insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_ESP &amp;&amp; insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_RSP &amp;&amp;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;           insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_R12D &amp;&amp; insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_R12)) {</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;        indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? X86::EIZ :</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;                                                                X86::RIZ);</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;        indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    }</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    scaleAmount = <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">sibScale</a>);</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    <span class="keywordflow">switch</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>:</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;      <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>) {</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE and EA_DISP_NONE for ModR/M base&quot;</span>);</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;      }</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;      <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>){</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;        pcrel = insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;                insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a> + insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">tryAddingPcLoadReferenceComment</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;                                        insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a>,</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;                                        insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel, Dis);</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;        <span class="comment">// Section 2.2.1.6</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;        baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? X86::EIP :</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;                                                               X86::RIP);</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;      }</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;        baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BX_SI:</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BX);</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>);</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BX_DI:</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BX);</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::DI);</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BP_SI:</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BP);</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>);</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BP_DI:</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BP);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::DI);</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected eaBase&quot;</span>);</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;        <span class="comment">// Here, we will use the fill-ins defined above.  However,</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;        <span class="comment">//   BX_SI, BX_DI, BP_SI, and BP_DI are all handled above and</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;        <span class="comment">//   sib and sib64 were handled in the top-level if, so they&#39;re only</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;        <span class="comment">//   placeholders to keep the compiler happy.</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define ENTRY(x)                                        \</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">      case EA_BASE_##x:                                 \</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">        baseReg = MCOperand::createReg(X86::x); break;</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define ENTRY(x) case EA_REG_##x:</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M memory operand may not be a register; &quot;</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;              <span class="stringliteral">&quot;the base field must be a base.&quot;</span>);</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;      }</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    }</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    scaleAmount = <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(1);</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;  }</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  displacement = <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a>);</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  segmentReg = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(segmentRegnums[insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(scaleAmount);</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(indexReg);</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">if</span>(!<a class="code" href="X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel, <span class="keyword">false</span>,</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;                               insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a>,</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;                               insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>, mcInst, Dis))</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(displacement);</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;}</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">/// translateRM - Translates an operand stored in the R/M (and possibly SIB)</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">///   byte of an instruction to LLVM form, and appends it to an MCInst.</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">///                       from.</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">/// @return             - 0 on success; nonzero otherwise</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2"> 2170</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;                        <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;  <span class="keywordflow">switch</span> (operand.<a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a>) {</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected type for a R/M operand&quot;</span>);</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="keywordflow">case</span> TYPE_R8:</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="keywordflow">case</span> TYPE_R16:</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  <span class="keywordflow">case</span> TYPE_R32:</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  <span class="keywordflow">case</span> TYPE_R64:</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  <span class="keywordflow">case</span> TYPE_Rv:</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  <span class="keywordflow">case</span> TYPE_MM64:</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM:</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <span class="keywordflow">case</span> TYPE_YMM:</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="keywordflow">case</span> TYPE_ZMM:</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <span class="keywordflow">case</span> TYPE_VK_PAIR:</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  <span class="keywordflow">case</span> TYPE_VK:</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;  <span class="keywordflow">case</span> TYPE_DEBUGREG:</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <span class="keywordflow">case</span> TYPE_CONTROLREG:</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  <span class="keywordflow">case</span> TYPE_BNDR:</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(mcInst, insn);</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  <span class="keywordflow">case</span> TYPE_M:</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="keywordflow">case</span> TYPE_MVSIBX:</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  <span class="keywordflow">case</span> TYPE_MVSIBY:</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  <span class="keywordflow">case</span> TYPE_MVSIBZ:</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a>(mcInst, insn, Dis);</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  }</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;}</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">/// translateFPRegister - Translates a stack position on the FPU stack to its</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">///   LLVM form, and appends it to an MCInst.</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">/// @param stackPos     - The stack position to translate.</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621"> 2204</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;                                uint8_t stackPos) {</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::ST0 + stackPos));</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;}</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">/// translateMaskRegister - Translates a 3-bit mask register number to</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">///   LLVM form, and appends it to an MCInst.</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">/// @param maskRegNum   - Number of mask register from 0 to 7.</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">/// @return             - false on success; true otherwise.</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df"> 2215</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;                                uint8_t maskRegNum) {</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="keywordflow">if</span> (maskRegNum &gt;= 8) {</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Invalid mask register number&quot;</span>);</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  }</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::K0 + maskRegNum));</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;}</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">/// translateOperand - Translates an operand stored in an internal instruction</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">///   to LLVM&#39;s format and appends it to an MCInst.</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">/// @return             - false on success; true otherwise.</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819"> 2233</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;                             <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  <span class="keywordflow">switch</span> (operand.<a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unhandled operand encoding during translation&quot;</span>);</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  <span class="keywordflow">case</span> ENCODING_REG:</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">reg</a>);</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keywordflow">case</span> ENCODING_WRITEMASK:</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a>(mcInst, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">writemask</a>);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a>:</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a2a7d2bc3ef8e759126222de6b4d440fe">CASE_ENCODING_VSIB</a>:</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(mcInst, operand, insn, Dis);</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  <span class="keywordflow">case</span> ENCODING_IB:</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <span class="keywordflow">case</span> ENCODING_IW:</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="keywordflow">case</span> ENCODING_ID:</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  <span class="keywordflow">case</span> ENCODING_IO:</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  <span class="keywordflow">case</span> ENCODING_Iv:</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  <span class="keywordflow">case</span> ENCODING_Ia:</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(mcInst,</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;                       insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a>++],</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;                       operand,</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;                       insn,</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;                       Dis);</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="keywordflow">case</span> ENCODING_IRC:</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">RC</a>));</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  <span class="keywordflow">case</span> ENCODING_SI:</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a>(mcInst, insn);</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="keywordflow">case</span> ENCODING_DI:</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a>(mcInst, insn);</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <span class="keywordflow">case</span> ENCODING_RB:</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordflow">case</span> ENCODING_RW:</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  <span class="keywordflow">case</span> ENCODING_RD:</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="keywordflow">case</span> ENCODING_RO:</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <span class="keywordflow">case</span> ENCODING_Rv:</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a>);</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  <span class="keywordflow">case</span> ENCODING_CC:</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[1]));</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keywordflow">case</span> ENCODING_FP:</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a>(mcInst, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a> &amp; 7);</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <span class="keywordflow">case</span> ENCODING_VVVV:</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a>);</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <span class="keywordflow">case</span> ENCODING_DUP:</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a>[operand.<a class="code" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a> - TYPE_DUP0],</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;                            insn, Dis);</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  }</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;}</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">/// translateInstruction - Translates an internal instruction and all its</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">///   operands to an MCInst.</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to populate with the instruction&#39;s data.</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">/// @return             - false on success; true otherwise.</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17"> 2295</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;                                <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <span class="keywordflow">if</span> (!insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a>) {</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Instruction has no specification&quot;</span>);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  }</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#aecd4e9369c30b88c8e528489f69e0c8e">clear</a>();</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a>);</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="comment">// If when reading the prefix bytes we determined the overlapping 0xf2 or 0xf3</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="comment">// prefix bytes should be disassembled as xrelease and xacquire then set the</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="comment">// opcode to those instead of the rep and repne opcodes.</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a>) {</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;    <span class="keywordflow">if</span>(mcInst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == X86::REP_PREFIX)</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;      mcInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XRELEASE_PREFIX);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(mcInst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == X86::REPNE_PREFIX)</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;      mcInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XACQUIRE_PREFIX);</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  }</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a> = 0;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : insn.<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a>) {</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.encoding != ENCODING_NONE) {</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, insn, Dis)) {</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;      }</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    }</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  }</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;}</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f"> 2328</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;                                             <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  std::unique_ptr&lt;const MCInstrInfo&gt; MII(T.<a class="code" href="classllvm_1_1Target.html#a5e5726b4383930d8efcd57802247c4a7">createMCInstrInfo</a>());</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> X86GenericDisassembler(STI, Ctx, std::move(MII));</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;}</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a41fceb969e698936e3288c6c9a7a735e"> 2335</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a41fceb969e698936e3288c6c9a7a735e">LLVMInitializeX86Disassembler</a>() {</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <span class="comment">// Register the disassembler.</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">getTheX86_32Target</a>(),</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                                         <a class="code" href="X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a>);</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">getTheX86_64Target</a>(),</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;                                         <a class="code" href="X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a>);</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;}</div><div class="ttc" id="X86DisassemblerDecoder_8h_html_a4521a330feb2823d5f0a83db8233186a"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a4521a330feb2823d5f0a83db8233186a">bFromEVEX4of4</a></div><div class="ttdeci">#define bFromEVEX4of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00050">X86DisassemblerDecoder.h:50</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aef1a8136ca4df8d11829c1aa2b708f5d"><div class="ttname"><a href="X86Disassembler_8cpp.html#aef1a8136ca4df8d11829c1aa2b708f5d">readPrefixes</a></div><div class="ttdeci">static int readPrefixes(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00208">X86Disassembler.cpp:208</a></div></div>
<div class="ttc" id="PPCLoopInstrFormPrep_8cpp_html_a8f8f80d37794cde9472343e4487ba3eb"><div class="ttname"><a href="PPCLoopInstrFormPrep_8cpp.html#a8f8f80d37794cde9472343e4487ba3eb">name</a></div><div class="ttdeci">static const char * name</div><div class="ttdef"><b>Definition:</b> <a href="PPCLoopInstrFormPrep_8cpp_source.html#l00241">PPCLoopInstrFormPrep.cpp:241</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761aad13de5e7b76aca8e7d8dc6f737087ab"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761aad13de5e7b76aca8e7d8dc6f737087ab">llvm::X86Disassembler::ATTR_VEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00057">X86DisassemblerDecoderCommon.h:57</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a771c0394a5e25fb07aaca2764eff8370"><div class="ttname"><a href="X86Disassembler_8cpp.html#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a></div><div class="ttdeci">static int readImmediate(struct InternalInstruction *insn, uint8_t size)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01393">X86Disassembler.cpp:1393</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">llvm::X86Disassembler::TYPE_VEX_2B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00502">X86DisassemblerDecoder.h:502</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761ac4f7746f0e0278f882f6496bc332a0a7"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ac4f7746f0e0278f882f6496bc332a0a7">llvm::X86Disassembler::ATTR_REXW</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00054">X86DisassemblerDecoderCommon.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aec1dd627d95bd0f134d90d538d728cac"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">llvm::X86Disassembler::InternalInstruction::vectorExtensionType</a></div><div class="ttdeci">VectorExtensionType vectorExtensionType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00537">X86DisassemblerDecoder.h:537</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183">llvm::X86Disassembler::XOPA_MAP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00292">X86DisassemblerDecoderCommon.h:292</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a1c2e931225f964b581ab025f86a39872"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a1c2e931225f964b581ab025f86a39872">rFromREX</a></div><div class="ttdeci">#define rFromREX(rex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00035">X86DisassemblerDecoder.h:35</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ab536506d0058cd6baa803890e9d648dd"><div class="ttname"><a href="X86Disassembler_8cpp.html#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a></div><div class="ttdeci">static int readOpcodeRegister(struct InternalInstruction *insn, uint8_t size)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01350">X86Disassembler.cpp:1350</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00051">SIDefines.h:51</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a349d73e2f39af064d9999d7780f9897d"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a349d73e2f39af064d9999d7780f9897d">XOP9_MAP_SYM</a></div><div class="ttdeci">#define XOP9_MAP_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00031">X86DisassemblerDecoderCommon.h:31</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aaa9036cb371f65ab0c9aa3d7f2abb5f3"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aaa9036cb371f65ab0c9aa3d7f2abb5f3">wFromEVEX3of4</a></div><div class="ttdeci">#define wFromEVEX3of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00044">X86DisassemblerDecoder.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="X86TargetInfo_8h_html"><div class="ttname"><a href="X86TargetInfo_8h.html">X86TargetInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">llvm::T</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00495">ARMBaseInstrInfo.h:495</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa5f56dce77be16a72930ac037453b391"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">llvm::X86Disassembler::InternalInstruction::registerSize</a></div><div class="ttdeci">uint8_t registerSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00555">X86DisassemblerDecoder.h:555</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afd1103179df17f2e9eee0d79997cf1fc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">llvm::X86Disassembler::InternalInstruction::length</a></div><div class="ttdeci">size_t length</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00528">X86DisassemblerDecoder.h:528</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InstructionSpecifier_html"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">llvm::X86Disassembler::InstructionSpecifier</a></div><div class="ttdoc">The specification for how to extract and interpret a full instruction and its operands. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00510">X86DisassemblerDecoder.h:510</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aabfc6f7a66e0c44fd2145dddeaa88497"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aabfc6f7a66e0c44fd2145dddeaa88497">bFromVEX2of3</a></div><div class="ttdeci">#define bFromVEX2of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00056">X86DisassemblerDecoder.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_aecd4e9369c30b88c8e528489f69e0c8e"><div class="ttname"><a href="classllvm_1_1MCInst.html#aecd4e9369c30b88c8e528489f69e0c8e">llvm::MCInst::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00189">MCInst.h:189</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2">llvm::X86Disassembler::THREEDNOW_MAP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00293">X86DisassemblerDecoderCommon.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00051">MCDisassembler.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022">llvm::X86Disassembler::SEG_OVERRIDE_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00470">X86DisassemblerDecoder.h:470</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a14391534703c3dd099e58439c6709c58"><div class="ttname"><a href="namespacellvm_1_1X86.html#a14391534703c3dd099e58439c6709c58">llvm::X86::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00067">X86BaseInfo.h:67</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a74edea7cfe143661776a30d6767598af"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">llvm::X86Disassembler::InternalInstruction::xAcquireRelease</a></div><div class="ttdeci">bool xAcquireRelease</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00543">X86DisassemblerDecoder.h:543</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761a195fabd1f33778497ed05370718fe0d9"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a195fabd1f33778497ed05370718fe0d9">llvm::X86Disassembler::ATTR_EVEXKZ</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00062">X86DisassemblerDecoderCommon.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55c7491f7bf1d1c1ad3693eb7d169164"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">llvm::X86Disassembler::InternalInstruction::immediateSize</a></div><div class="ttdeci">uint8_t immediateSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00558">X86DisassemblerDecoder.h:558</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a5f02c7d98f9ea50a2abb5c2741c54f23"><div class="ttname"><a href="X86Disassembler_8cpp.html#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a></div><div class="ttdeci">static bool consume(InternalInstruction *insn, T &amp;ptr)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00186">X86Disassembler.cpp:186</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a384089e78b51b1b5773e879ed1d4e672"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a384089e78b51b1b5773e879ed1d4e672">rmFromModRM</a></div><div class="ttdeci">#define rmFromModRM(modRM)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00030">X86DisassemblerDecoder.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ab1131899a9514fb8e626f3b23719d05e"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00027">MCDisassembler.cpp:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b">llvm::X86Disassembler::XOP_MAP_SELECT_9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00488">X86DisassemblerDecoder.h:488</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae4e300d312f93aeb723f33f06e50673e"><div class="ttname"><a href="X86Disassembler_8cpp.html#ae4e300d312f93aeb723f33f06e50673e">is16BitEquivalent</a></div><div class="ttdeci">static bool is16BitEquivalent(const char *orig, const char *equiv)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00980">X86Disassembler.cpp:980</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a297f5c281daae91c0d2693114562475da9ab738e845db4698317ac000ef40e1fa"><div class="ttname"><a href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da9ab738e845db4698317ac000ef40e1fa">llvm::X86::BP_SI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01646">X86Disassembler.cpp:1646</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a0f317d7fd1a55926bed30febed7606da"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a0f317d7fd1a55926bed30febed7606da">zFromEVEX4of4</a></div><div class="ttdeci">#define zFromEVEX4of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00047">X86DisassemblerDecoder.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html_a5e5726b4383930d8efcd57802247c4a7"><div class="ttname"><a href="classllvm_1_1Target.html#a5e5726b4383930d8efcd57802247c4a7">llvm::Target::createMCInstrInfo</a></div><div class="ttdeci">MCInstrInfo * createMCInstrInfo() const</div><div class="ttdoc">createMCInstrInfo - Create a MCInstrInfo implementation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00348">TargetRegistry.h:348</a></div></div>
<div class="ttc" id="namespacellvm_html_a66f0c57e04037076030c6a6e48f44f2d"><div class="ttname"><a href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">llvm::format</a></div><div class="ttdeci">format_object&lt; Ts... &gt; format(const char *Fmt, const Ts &amp;... Vals)</div><div class="ttdoc">These are helper functions used to produce formatted output. </div><div class="ttdef"><b>Definition:</b> <a href="Format_8h_source.html#l00124">Format.h:124</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8f4c518929a964ae54a9d42780670cd2"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="ttdeci">#define ALL_REGS</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00395">X86DisassemblerDecoder.h:395</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">llvm::X86Disassembler::EA_DISP_16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00455">X86DisassemblerDecoder.h:455</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a409baefdf6be89e38deebefb129c1978"><div class="ttname"><a href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a></div><div class="ttdeci">static void translateImmediate(MCInst &amp;mcInst, uint64_t immediate, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateImmediate - Appends an immediate operand to an MCInst. </div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01866">X86Disassembler.cpp:1866</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a7d9a3ce3081e918d80b9770b584009a3"><div class="ttname"><a href="X86Disassembler_8cpp.html#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a></div><div class="ttdeci">static int readSIB(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00507">X86Disassembler.cpp:507</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8dc9745657ce1382ca803e1e3e62a049"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a8dc9745657ce1382ca803e1e3e62a049">vvvvFromVEX2of2</a></div><div class="ttdeci">#define vvvvFromVEX2of2(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00064">X86DisassemblerDecoder.h:64</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350aec5df73a7c3497a61671eda217adc7ab"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aec5df73a7c3497a61671eda217adc7ab">llvm::X86::IP_NO_PREFIX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00057">X86BaseInfo.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a297f5c281daae91c0d2693114562475da479de3ea37ad5b24dd2965b879747f6b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da479de3ea37ad5b24dd2965b879747f6b">llvm::X86::BX_DI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01645">X86Disassembler.cpp:1645</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a48eaa97ba6df31c9e0d5b60057b26cb3"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">llvm::X86Disassembler::InternalInstruction::opcode</a></div><div class="ttdeci">uint8_t opcode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00568">X86DisassemblerDecoder.h:568</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00817">TargetRegistry.h:817</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aefa5ea2a9230c9f8dba9efa4d4e226b4"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aefa5ea2a9230c9f8dba9efa4d4e226b4">vvvvFromEVEX3of4</a></div><div class="ttdeci">#define vvvvFromEVEX3of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00045">X86DisassemblerDecoder.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1">llvm::X86Disassembler::SEG_OVERRIDE_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00473">X86DisassemblerDecoder.h:473</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">llvm::X86::IP_HAS_LOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00062">X86BaseInfo.h:62</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a9c7da8bddc41cbd0fdd48dd75309cc9d"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a9c7da8bddc41cbd0fdd48dd75309cc9d">r2FromEVEX2of4</a></div><div class="ttdeci">#define r2FromEVEX2of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00042">X86DisassemblerDecoder.h:42</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a0ee73ba17c3a2cb54752905e99d77357"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a></div><div class="ttdeci">#define op(i)</div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">llvm::X86Disassembler::EA_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00417">X86DisassemblerDecoder.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">llvm::X86Disassembler::TYPE_NO_VEX_XOP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00501">X86DisassemblerDecoder.h:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">llvm::X86Disassembler::THREEBYTE_3A</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00289">X86DisassemblerDecoderCommon.h:289</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a42be988af3ae0e352befa7189bd50936"><div class="ttname"><a href="X86Disassembler_8cpp.html#a42be988af3ae0e352befa7189bd50936">readOperands</a></div><div class="ttdeci">static int readOperands(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01477">X86Disassembler.cpp:1477</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_abd318ed530c8fc71af093848beb0e2a9"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#abd318ed530c8fc71af093848beb0e2a9">aaaFromEVEX4of4</a></div><div class="ttdeci">#define aaaFromEVEX4of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00052">X86DisassemblerDecoder.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">llvm::X86Disassembler::ATTR_ADSIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00056">X86DisassemblerDecoderCommon.h:56</a></div></div>
<div class="ttc" id="structModRMDecision_html_a528e5b079fb6ec3fb7721e0159205f0e"><div class="ttname"><a href="structModRMDecision.html#a528e5b079fb6ec3fb7721e0159205f0e">ModRMDecision::instructionIDs</a></div><div class="ttdeci">uint16_t instructionIDs</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00103">X86Disassembler.cpp:103</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ac938494c24cf099544f7e9a4075454c1"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ac938494c24cf099544f7e9a4075454c1">bFromEVEX2of4</a></div><div class="ttdeci">#define bFromEVEX2of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00041">X86DisassemblerDecoder.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">llvm::X86Disassembler::SIBIndex</a></div><div class="ttdeci">SIBIndex</div><div class="ttdoc">All possible values of the SIB index field. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00431">X86DisassemblerDecoder.h:431</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00115">MCInst.h:115</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a02d842bd0f45034a398eecc59d65c805"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a02d842bd0f45034a398eecc59d65c805">rFromEVEX2of4</a></div><div class="ttdeci">#define rFromEVEX2of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00039">X86DisassemblerDecoder.h:39</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00242">AArch64Disassembler.cpp:242</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html">X86DisassemblerDecoder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">llvm::X86Disassembler::VEX_LOB_0F</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00481">X86DisassemblerDecoder.h:481</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_acc1e56049a41a736160b7ed348bc7709"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#acc1e56049a41a736160b7ed348bc7709">xFromEVEX2of4</a></div><div class="ttdeci">#define xFromEVEX2of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00040">X86DisassemblerDecoder.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761ab0cfe5f1f7bae377cd3801519ca647a6"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ab0cfe5f1f7bae377cd3801519ca647a6">llvm::X86Disassembler::ATTR_EVEXK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00061">X86DisassemblerDecoderCommon.h:61</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aa7089b50e7c7846d5b312d0148c30b5f"><div class="ttname"><a href="X86Disassembler_8cpp.html#aa7089b50e7c7846d5b312d0148c30b5f">readMaskRegister</a></div><div class="ttdeci">static int readMaskRegister(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01464">X86Disassembler.cpp:1464</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a8359bc7d916af10d61370e8d67cc645e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8359bc7d916af10d61370e8d67cc645e">llvm::X86Disassembler::InternalInstruction::consumedModRM</a></div><div class="ttdeci">bool consumedModRM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00592">X86DisassemblerDecoder.h:592</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ab3686bdd912c0d40035aa66dcffb36da"><div class="ttname"><a href="X86Disassembler_8cpp.html#ab3686bdd912c0d40035aa66dcffb36da">decode</a></div><div class="ttdeci">static InstrUID decode(OpcodeType type, InstructionContext insnContext, uint8_t opcode, uint8_t modRM)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00123">X86Disassembler.cpp:123</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a4543a64655e2abfbf25bc206c9219150"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a4543a64655e2abfbf25bc206c9219150">rFromVEX2of2</a></div><div class="ttdeci">#define rFromVEX2of2(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00063">X86DisassemblerDecoder.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">llvm::X86Disassembler::TYPE_XOP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00505">X86DisassemblerDecoder.h:505</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55cba166daaaf8da5569f173c900d5aa"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">llvm::X86Disassembler::InternalInstruction::hasAdSize</a></div><div class="ttdeci">bool hasAdSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00546">X86DisassemblerDecoder.h:546</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929">llvm::X86Disassembler::SEG_OVERRIDE_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00472">X86DisassemblerDecoder.h:472</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00460">X86DisassemblerDecoder.h:460</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a6886436df5f38bbed7d036a5d8cb44bf"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a6886436df5f38bbed7d036a5d8cb44bf">lFromVEX2of2</a></div><div class="ttdeci">#define lFromVEX2of2(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00065">X86DisassemblerDecoder.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">llvm::X86Disassembler::SIB_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ae1c2d19d6110a95f79a5e8cbe1f6e007"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="ttdeci">#define ALL_EA_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00386">X86DisassemblerDecoder.h:386</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae99d82425a463a5dd5413112fda5ed17"><div class="ttname"><a href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a></div><div class="ttdeci">static bool translateInstruction(MCInst &amp;target, InternalInstruction &amp;source, const MCDisassembler *Dis)</div><div class="ttdoc">translateInstruction - Translates an internal instruction and all its operands to an MCInst...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02295">X86Disassembler.cpp:2295</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ac8faf439db1a327881e373130e4fcd4d"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">llvm::X86Disassembler::OperandSpecifier::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00450">X86DisassemblerDecoderCommon.h:450</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a67e6e1688bcff4c9ea17a36f5cd8b8b0"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div><div class="ttdeci">#define EA_BASES_64BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00172">X86DisassemblerDecoder.h:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aab366fca16308a4d6a59305aec58b6f8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">llvm::X86Disassembler::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00441">X86DisassemblerDecoderCommon.h:441</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a4baeecd8498cfd4ba890951058393621"><div class="ttname"><a href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a></div><div class="ttdeci">static void translateFPRegister(MCInst &amp;mcInst, uint8_t stackPos)</div><div class="ttdoc">translateFPRegister - Translates a stack position on the FPU stack to its LLVM form, and appends it to an MCInst. </div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02204">X86Disassembler.cpp:2204</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aa76783b724faa5f93e249184af820b9e"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aa76783b724faa5f93e249184af820b9e">xFromXOP2of3</a></div><div class="ttdeci">#define xFromXOP2of3(xop)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00069">X86DisassemblerDecoder.h:69</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a06e3b1499180a2b92acc66f9203ac920"><div class="ttname"><a href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a></div><div class="ttdeci">static void translateRegister(MCInst &amp;mcInst, Reg reg)</div><div class="ttdoc">translateRegister - Translates an internal register to the appropriate LLVM register, and appends it as an operand to an MCInst. </div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01756">X86Disassembler.cpp:1756</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a4b4847dc5b2960b63e97e71da1d802a4"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a4b4847dc5b2960b63e97e71da1d802a4">v2FromEVEX4of4</a></div><div class="ttdeci">#define v2FromEVEX4of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00051">X86DisassemblerDecoder.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a868d56868e1ef47e4232797924657b46"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated</a></div><div class="ttdeci">uint8_t numImmediatesTranslated</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00603">X86DisassemblerDecoder.h:603</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730">llvm::X86AS::GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00156">X86.h:156</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a502d8f02d88de14dd4630514d487c4b7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">llvm::X86Disassembler::InternalInstruction::segmentOverride</a></div><div class="ttdeci">SegmentOverride segmentOverride</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00541">X86DisassemblerDecoder.h:541</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aef9fa9afc0f128a5541cdc1944ebc076"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">llvm::X86Disassembler::InternalInstruction::vvvv</a></div><div class="ttdeci">Reg vvvv</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00585">X86DisassemblerDecoder.h:585</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aeac70eb217b5b7b122e05d1ed5518d9c"><div class="ttname"><a href="X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">static void tryAddingPcLoadReferenceComment(uint64_t Address, uint64_t Value, const void *Decoder)</div><div class="ttdoc">tryAddingPcLoadReferenceComment - trys to add a comment as to what is being referenced by a load inst...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01799">X86Disassembler.cpp:1799</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a4856eb908bad869295dd7568a8d735c1"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a4856eb908bad869295dd7568a8d735c1">THREEDNOW_MAP_SYM</a></div><div class="ttdeci">#define THREEDNOW_MAP_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00033">X86DisassemblerDecoderCommon.h:33</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a22cc5e803fedae95c7e1d22ffdb71cda"><div class="ttname"><a href="X86Disassembler_8cpp.html#a22cc5e803fedae95c7e1d22ffdb71cda">readOpcode</a></div><div class="ttdeci">static bool readOpcode(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00867">X86Disassembler.cpp:867</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aeb806eaaca65c1a593f5af3078798819"><div class="ttname"><a href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a></div><div class="ttdeci">static bool translateOperand(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateOperand - Translates an operand stored in an internal instruction to LLVM&amp;#39;s format and appen...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02233">X86Disassembler.cpp:2233</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a7ebe73b94309617db446535957bb7f50"><div class="ttname"><a href="X86Disassembler_8cpp.html#a7ebe73b94309617db446535957bb7f50">isREX</a></div><div class="ttdeci">static bool isREX(struct InternalInstruction *insn, uint8_t prefix)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00199">X86Disassembler.cpp:199</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa4e016b484881a9be4576ae14b12481e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">llvm::X86Disassembler::InternalInstruction::sibIndex</a></div><div class="ttdeci">SIBIndex sibIndex</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00625">X86DisassemblerDecoder.h:625</a></div></div>
<div class="ttc" id="structOpcodeDecision_html_a7e7afd813c7cf7d606384fbbf5724c80"><div class="ttname"><a href="structOpcodeDecision.html#a7e7afd813c7cf7d606384fbbf5724c80">OpcodeDecision::modRMDecisions</a></div><div class="ttdeci">ModRMDecision modRMDecisions[256]</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00109">X86Disassembler.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">llvm::X86Disassembler::EA_DISP_8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00454">X86DisassemblerDecoder.h:454</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a67cfccc16f5e2e2e69d3f20804774ff9"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a67cfccc16f5e2e2e69d3f20804774ff9">llvm::X86::IP_HAS_AD_SIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00059">X86BaseInfo.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">llvm::X86Disassembler::MODE_64BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00461">X86DisassemblerDecoderCommon.h:461</a></div></div>
<div class="ttc" id="WebAssemblyDisassembler_8cpp_html_a3af3220ede6cc99137a661c057fb4042"><div class="ttname"><a href="WebAssemblyDisassembler_8cpp.html#a3af3220ede6cc99137a661c057fb4042">nextByte</a></div><div class="ttdeci">static int nextByte(ArrayRef&lt; uint8_t &gt; Bytes, uint64_t &amp;Size)</div><div class="ttdef"><b>Definition:</b> <a href="WebAssemblyDisassembler_8cpp_source.html#l00076">WebAssemblyDisassembler.cpp:76</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ac85472ee64d389babbd2c32deef16d89"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ac85472ee64d389babbd2c32deef16d89">ppFromVEX3of3</a></div><div class="ttdeci">#define ppFromVEX3of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00061">X86DisassemblerDecoder.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a9624616e08932c8bf5b3a987e939f968"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a9624616e08932c8bf5b3a987e939f968">llvm::X86Disassembler::InstructionContext</a></div><div class="ttdeci">InstructionContext</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00277">X86DisassemblerDecoderCommon.h:277</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761a521817f03b22ca3e9b694bbeb40ffc13"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a521817f03b22ca3e9b694bbeb40ffc13">llvm::X86Disassembler::ATTR_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00050">X86DisassemblerDecoderCommon.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a800a1b50115e92e6d7762fab50cb5fd7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">llvm::X86Disassembler::InternalInstruction::rexPrefix</a></div><div class="ttdeci">uint8_t rexPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00539">X86DisassemblerDecoder.h:539</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_abbed9da0e0dde67954fe9e97f6befcc5"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#abbed9da0e0dde67954fe9e97f6befcc5">mmmmmFromXOP2of3</a></div><div class="ttdeci">#define mmmmmFromXOP2of3(xop)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00071">X86DisassemblerDecoder.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">llvm::X86Disassembler::EABase</a></div><div class="ttdeci">EABase</div><div class="ttdoc">All possible values of the base field for effective-address computations, a.k.a. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00416">X86DisassemblerDecoder.h:416</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a9b5608175fb4bc57fd5e6bcd7f5efed2"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a9b5608175fb4bc57fd5e6bcd7f5efed2">vvvvFromVEX3of3</a></div><div class="ttdeci">#define vvvvFromVEX3of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00059">X86DisassemblerDecoder.h:59</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a470c2d5240e9910df12140a2a4e78b73"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">llvm::X86Disassembler::InternalInstruction::writemask</a></div><div class="ttdeci">Reg writemask</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00588">X86DisassemblerDecoder.h:588</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">llvm::X86Disassembler::OperandSpecifier</a></div><div class="ttdoc">The specification for how to extract and interpret one operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00448">X86DisassemblerDecoderCommon.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761a68d1c0efd3c5566345791f2e44a43874"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a68d1c0efd3c5566345791f2e44a43874">llvm::X86Disassembler::ATTR_EVEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00059">X86DisassemblerDecoderCommon.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a7b3f2feec2e2452107a197b7e0d2907b"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a7b3f2feec2e2452107a197b7e0d2907b">llvm::MCDisassembler::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(int64_t Value, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00037">MCDisassembler.cpp:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8h_html"><div class="ttname"><a href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a57c6d8557589bdf4eb27c7cd616b5250"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">llvm::X86Disassembler::InternalInstruction::addressSize</a></div><div class="ttdeci">uint8_t addressSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00556">X86DisassemblerDecoder.h:556</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a972b23f3658215b06333703a6099eeb1"><div class="ttname"><a href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a></div><div class="ttdeci">static bool translateSrcIndex(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdoc">translateSrcIndex - Appends a source index operand to an MCInst. </div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01819">X86Disassembler.cpp:1819</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a11bba4757345c8248aa05c3526779d50"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">llvm::X86Disassembler::InternalInstruction::opcodeRegister</a></div><div class="ttdeci">Reg opcodeRegister</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00607">X86DisassemblerDecoder.h:607</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features. </div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00040">SubtargetFeature.h:40</a></div></div>
<div class="ttc" id="structModRMDecision_html_a6c4ec8014e5927c67c5a0c9f0b9315aa"><div class="ttname"><a href="structModRMDecision.html#a6c4ec8014e5927c67c5a0c9f0b9315aa">ModRMDecision::modrm_type</a></div><div class="ttdeci">uint8_t modrm_type</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00102">X86Disassembler.cpp:102</a></div></div>
<div class="ttc" id="MCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">llvm::X86Disassembler::ATTR_XS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00052">X86DisassemblerDecoderCommon.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a297f5c281daae91c0d2693114562475da3988fbb34b7d4089448cf3bf2c2e21d2"><div class="ttname"><a href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da3988fbb34b7d4089448cf3bf2c2e21d2">llvm::X86::sib64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01649">X86Disassembler.cpp:1649</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acc4b989b9e4750eeb9787809e0159054"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">llvm::X86Disassembler::InternalInstruction::instructionID</a></div><div class="ttdeci">uint16_t instructionID</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00575">X86DisassemblerDecoder.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a1fb6f49de943aa22baa9a9ce75cbcf35"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">llvm::X86Disassembler::InternalInstruction::RC</a></div><div class="ttdeci">uint8_t RC</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00630">X86DisassemblerDecoder.h:630</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a201a8b01dbfadf977a0b7b16b14bcb29"><div class="ttname"><a href="X86Disassembler_8cpp.html#a201a8b01dbfadf977a0b7b16b14bcb29">getInstructionID</a></div><div class="ttdeci">static int getInstructionID(struct InternalInstruction *insn, const MCInstrInfo *mii)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01059">X86Disassembler.cpp:1059</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a28d4304ea02db3c8195079ad7f385646"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">llvm::X86Disassembler::InternalInstruction::regBase</a></div><div class="ttdeci">Reg regBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00614">X86DisassemblerDecoder.h:614</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a967004f254ec4b0e36dca9b2db27f139"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="ttdeci">#define ALL_SIB_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00391">X86DisassemblerDecoder.h:391</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a3fd192bea7092fa66a95e4ca0cf236fe"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a></div><div class="ttdeci">#define CASE_ENCODING_RM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00335">X86DisassemblerDecoderCommon.h:335</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9">llvm::X86Disassembler::SEG_OVERRIDE_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00475">X86DisassemblerDecoder.h:475</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a48739e7e428e4607c5699d7417498956"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a48739e7e428e4607c5699d7417498956">llvm::X86Disassembler::InstrUID</a></div><div class="ttdeci">uint16_t InstrUID</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00303">X86DisassemblerDecoderCommon.h:303</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a41fceb969e698936e3288c6c9a7a735e"><div class="ttname"><a href="X86Disassembler_8cpp.html#a41fceb969e698936e3288c6c9a7a735e">LLVMInitializeX86Disassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeX86Disassembler()</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02335">X86Disassembler.cpp:2335</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a3f3aa87cb7be22553d05f4f11e9169fc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">llvm::X86Disassembler::InternalInstruction::eaRegBase</a></div><div class="ttdeci">EABase eaRegBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00613">X86DisassemblerDecoder.h:613</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae354b93b59d4f78cddbb50869bd5ef6b"><div class="ttname"><a href="X86Disassembler_8cpp.html#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a></div><div class="ttdeci">static int readModRM(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00600">X86Disassembler.cpp:600</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a215ec2d9ebe8a9be78a3cd8eabaeed71"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a215ec2d9ebe8a9be78a3cd8eabaeed71">bFromXOP2of3</a></div><div class="ttdeci">#define bFromXOP2of3(xop)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00070">X86DisassemblerDecoder.h:70</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a439f21b8d5ea58ea5fe17d11d1547986"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a439f21b8d5ea58ea5fe17d11d1547986">baseFromSIB</a></div><div class="ttdeci">#define baseFromSIB(sib)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00033">X86DisassemblerDecoder.h:33</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_adb1fcba65d61d145b053ee0217b3dee7"><div class="ttname"><a href="X86Disassembler_8cpp.html#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a></div><div class="ttdeci">static int fixupReg(struct InternalInstruction *insn, const struct OperandSpecifier *op)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00831">X86Disassembler.cpp:831</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a698bcd15212d3270393b6e3912b874f1"><div class="ttname"><a href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a></div><div class="ttdeci">static const uint8_t segmentRegnums[SEG_OVERRIDE_max]</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01805">X86Disassembler.cpp:1805</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8e"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8e">llvm::X86Disassembler::OpcodeType</a></div><div class="ttdeci">OpcodeType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00285">X86DisassemblerDecoderCommon.h:285</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a567f29a688d316f9d1e149753d4d77da"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a567f29a688d316f9d1e149753d4d77da">wFromREX</a></div><div class="ttdeci">#define wFromREX(rex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00034">X86DisassemblerDecoder.h:34</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_abc567fd2f4900dd81032863b0a5736ba"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">llvm::X86Disassembler::InternalInstruction::displacementSize</a></div><div class="ttdeci">uint8_t displacementSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00557">X86DisassemblerDecoder.h:557</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a823f82d1e68539ba7da81b79246d2ae0"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a823f82d1e68539ba7da81b79246d2ae0">llvm::X86::IP_HAS_OP_SIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00058">X86BaseInfo.h:58</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InstructionSpecifier_html_a5c97487808484796284b76623db83810"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html#a5c97487808484796284b76623db83810">llvm::X86Disassembler::InstructionSpecifier::operands</a></div><div class="ttdeci">uint16_t operands</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00511">X86DisassemblerDecoder.h:511</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_abf2fe87228fa8c1419f2a5f86baaa597"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#abf2fe87228fa8c1419f2a5f86baaa597">lFromVEX3of3</a></div><div class="ttdeci">#define lFromVEX3of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00060">X86DisassemblerDecoder.h:60</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_adba38d038bb20114ef792961068aebd9"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#adba38d038bb20114ef792961068aebd9">ppFromVEX2of2</a></div><div class="ttdeci">#define ppFromVEX2of2(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00066">X86DisassemblerDecoder.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a9c4b81107e8000eb718b029773322245"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">llvm::X86Disassembler::InternalInstruction::startLocation</a></div><div class="ttdeci">uint64_t startLocation</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00526">X86DisassemblerDecoder.h:526</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">llvm::X86Disassembler::InternalInstruction</a></div><div class="ttdoc">The x86 internal instruction, which is produced by the decoder. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00515">X86DisassemblerDecoder.h:515</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa3b2f84ae751780dd417d7d59f235f3f"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">llvm::X86Disassembler::InternalInstruction::readerCursor</a></div><div class="ttdeci">uint64_t readerCursor</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00519">X86DisassemblerDecoder.h:519</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_abdbb44946a6951b5d90dd5313023156f"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">llvm::MCInstrInfo::getName</a></div><div class="ttdeci">StringRef getName(unsigned Opcode) const</div><div class="ttdoc">Returns the name for the instructions with the given opcode. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00050">MCInstrInfo.h:50</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a6a9bb5a76c1dd6a02bb96ef407a6cb7d"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a6a9bb5a76c1dd6a02bb96ef407a6cb7d">THREEBYTE3A_SYM</a></div><div class="ttdeci">#define THREEBYTE3A_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00029">X86DisassemblerDecoderCommon.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_ae7b89d6897d22c8dcdcc55f36422476a"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">llvm::X86Disassembler::InternalInstruction::immediates</a></div><div class="ttdeci">uint64_t immediates[2]</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00604">X86DisassemblerDecoder.h:604</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a7c02a6677c4ebfdb4269bf24ca10bdc0"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">llvm::X86Disassembler::InternalInstruction::sib</a></div><div class="ttdeci">uint8_t sib</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00596">X86DisassemblerDecoder.h:596</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acec6e7f968f004123e55e6b2c04859f7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">llvm::X86Disassembler::InternalInstruction::mode</a></div><div class="ttdeci">DisassemblerMode mode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00524">X86DisassemblerDecoder.h:524</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0f2fd34bb6c71514e8e82cdbd6c1db8b"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">llvm::X86Disassembler::InternalInstruction::eaBase</a></div><div class="ttdeci">EABase eaBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00618">X86DisassemblerDecoder.h:618</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_ae053f9e80d644f47a6ee19185739162b"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#ae053f9e80d644f47a6ee19185739162b">ONEBYTE_SYM</a></div><div class="ttdeci">#define ONEBYTE_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00026">X86DisassemblerDecoderCommon.h:26</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a63266a63baf54bef487061a728d12908"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a63266a63baf54bef487061a728d12908">lFromXOP3of3</a></div><div class="ttdeci">#define lFromXOP3of3(xop)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00074">X86DisassemblerDecoder.h:74</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a3ef5968bc28801c57bcf2d34b37c560e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">llvm::X86Disassembler::InternalInstruction::eaDisplacement</a></div><div class="ttdeci">EADisplacement eaDisplacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00619">X86DisassemblerDecoder.h:619</a></div></div>
<div class="ttc" id="Format_8h_html"><div class="ttname"><a href="Format_8h.html">Format.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035">llvm::X86Disassembler::SEG_OVERRIDE_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00474">X86DisassemblerDecoder.h:474</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_af112ae874f4cca98ba15a30f5743e5e1"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a></div><div class="ttdeci">#define bFromREX(rex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00037">X86DisassemblerDecoder.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a9624616e08932c8bf5b3a987e939f968ad6bbe299fbc3aec5de4c8045e0d27e19"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a9624616e08932c8bf5b3a987e939f968ad6bbe299fbc3aec5de4c8045e0d27e19">llvm::X86Disassembler::IC_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00279">X86DisassemblerDecoderCommon.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a80636f9f710d053d06c8de4f755255a3"><div class="ttname"><a href="classllvm_1_1MCInst.html#a80636f9f710d053d06c8de4f755255a3">llvm::MCInst::setFlags</a></div><div class="ttdeci">void setFlags(unsigned F)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00174">MCInst.h:174</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a30e003e4461758b6dba2c70f339ed6c3"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a30e003e4461758b6dba2c70f339ed6c3">mmmmmFromVEX2of3</a></div><div class="ttdeci">#define mmmmmFromVEX2of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00057">X86DisassemblerDecoder.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35">llvm::X86Disassembler::XOP8_MAP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00290">X86DisassemblerDecoderCommon.h:290</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a4a08eb3991a81513d973c4d1d70fd81b"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a4a08eb3991a81513d973c4d1d70fd81b">ppFromEVEX3of4</a></div><div class="ttdeci">#define ppFromEVEX3of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00046">X86DisassemblerDecoder.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0869d511c69dbc7ca0d257b16c93b0c6"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">llvm::X86Disassembler::InternalInstruction::reg</a></div><div class="ttdeci">Reg reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00621">X86DisassemblerDecoder.h:621</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a7b5f49eafdca9d6be0464fccb94a4f33"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a7b5f49eafdca9d6be0464fccb94a4f33">scaleFromSIB</a></div><div class="ttdeci">#define scaleFromSIB(sib)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00031">X86DisassemblerDecoder.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">llvm::X86Disassembler::TYPE_EVEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00504">X86DisassemblerDecoder.h:504</a></div></div>
<div class="ttc" id="namespacellvm_html_ab66b3b214d7927e7eeeadd6f50e81030"><div class="ttname"><a href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, typename std::enable_if&lt; std::is_same&lt; typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category, std::random_access_iterator_tag &gt;::value, void &gt;::type *=nullptr) -&gt; decltype(std::distance(Range.begin(), Range.end()))</div><div class="ttdoc">Get the size of a range. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01163">STLExtras.h:1163</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aace6b74b8ffb4a67a94c8720813f18c2"><div class="ttname"><a href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a></div><div class="ttdeci">static bool translateRM(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateRM - Translates an operand stored in the R/M (and possibly SIB) byte of an instruction to LL...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02170">X86Disassembler.cpp:2170</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">llvm::X86Disassembler::VEX_PREFIX_66</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00495">X86DisassemblerDecoder.h:495</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a297f5c281daae91c0d2693114562475dac3848eebb47273fc0d103aa6e8f2b792"><div class="ttname"><a href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475dac3848eebb47273fc0d103aa6e8f2b792">llvm::X86::sib</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01648">X86Disassembler.cpp:1648</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ab0367c642b33d93facb7e1df39b5f9e5"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">llvm::X86Disassembler::OperandSpecifier::encoding</a></div><div class="ttdeci">uint8_t encoding</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00449">X86DisassemblerDecoderCommon.h:449</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a363bc8e0050d89c461be91e81229edef"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">llvm::X86Disassembler::InternalInstruction::operands</a></div><div class="ttdeci">ArrayRef&lt; OperandSpecifier &gt; operands</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00632">X86DisassemblerDecoder.h:632</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761a95b4afd8b259682602966fa5c8206bbf"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a95b4afd8b259682602966fa5c8206bbf">llvm::X86Disassembler::ATTR_EVEXL2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00060">X86DisassemblerDecoderCommon.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">llvm::X86Disassembler::TYPE_VEX_3B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00503">X86DisassemblerDecoder.h:503</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a10db75d3ff8f4c4f1d6ac8bcf960a585"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">llvm::X86Disassembler::InternalInstruction::modRM</a></div><div class="ttdeci">uint8_t modRM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00593">X86DisassemblerDecoder.h:593</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55fd804164f59f102d9cf3bec2bdec5c"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">llvm::X86Disassembler::InternalInstruction::hasOpSize</a></div><div class="ttdeci">bool hasOpSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00548">X86DisassemblerDecoder.h:548</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">llvm::X86Disassembler::ATTR_OPSIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00055">X86DisassemblerDecoderCommon.h:55</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aac2dea60075f209cbef6ccf11f9829ba"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">llvm::X86Disassembler::InternalInstruction::spec</a></div><div class="ttdeci">const InstructionSpecifier * spec</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00577">X86DisassemblerDecoder.h:577</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">llvm::X86Disassembler::VEX_PREFIX_F3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00496">X86DisassemblerDecoder.h:496</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a2702d55c4b2a40989bd2b9cc8a71596e"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a2702d55c4b2a40989bd2b9cc8a71596e">xFromVEX2of3</a></div><div class="ttdeci">#define xFromVEX2of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00055">X86DisassemblerDecoder.h:55</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ad1c30e097c62d7d189050daf0e6cbe7b"><div class="ttname"><a href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a></div><div class="ttdeci">static bool translateRMMemory(MCInst &amp;mcInst, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateRMMemory - Translates a memory operand stored in the Mod and R/M fields of an internal instr...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02010">X86Disassembler.cpp:2010</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a5297b8410eeadfd658404a6cf3958c07"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a5297b8410eeadfd658404a6cf3958c07">rFromXOP2of3</a></div><div class="ttdeci">#define rFromXOP2of3(xop)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00068">X86DisassemblerDecoder.h:68</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a62a3fc430e98f080dc7e39325d2b9e54"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS_SYM</a></div><div class="ttdeci">#define INSTRUCTIONS_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00024">X86DisassemblerDecoderCommon.h:24</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a892daf9647ea098765cb833eb8596234"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a892daf9647ea098765cb833eb8596234">THREEBYTE38_SYM</a></div><div class="ttdeci">#define THREEBYTE38_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00028">X86DisassemblerDecoderCommon.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a74bf20266f9a07d572e4ef494c29faf4"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">llvm::X86Disassembler::InternalInstruction::bytes</a></div><div class="ttdeci">llvm::ArrayRef&lt; uint8_t &gt; bytes</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00517">X86DisassemblerDecoder.h:517</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75">llvm::X86::IP_HAS_REPEAT_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00060">X86BaseInfo.h:60</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">llvm::X86Disassembler::MODE_16BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00459">X86DisassemblerDecoderCommon.h:459</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a0bfb472dc63adf5ea8919f054d4450e2"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a0bfb472dc63adf5ea8919f054d4450e2">TWOBYTE_SYM</a></div><div class="ttdeci">#define TWOBYTE_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00027">X86DisassemblerDecoderCommon.h:27</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afca447a485e325201cd7d0716787f52b"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">llvm::X86Disassembler::InternalInstruction::immediateOffset</a></div><div class="ttdeci">uint8_t immediateOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00563">X86DisassemblerDecoder.h:563</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a2a7d2bc3ef8e759126222de6b4d440fe"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a2a7d2bc3ef8e759126222de6b4d440fe">CASE_ENCODING_VSIB</a></div><div class="ttdeci">#define CASE_ENCODING_VSIB</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00344">X86DisassemblerDecoderCommon.h:344</a></div></div>
<div class="ttc" id="ArgumentPromotion_8cpp_html_a10258569279c70f4a3d6fc21cbfa340a"><div class="ttname"><a href="ArgumentPromotion_8cpp.html#a10258569279c70f4a3d6fc21cbfa340a">isPrefix</a></div><div class="ttdeci">static bool isPrefix(const IndicesVector &amp;Prefix, const IndicesVector &amp;Longer)</div><div class="ttdoc">Returns true if Prefix is a prefix of longer. </div><div class="ttdef"><b>Definition:</b> <a href="ArgumentPromotion_8cpp_source.html#l00509">ArgumentPromotion.cpp:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">llvm::X86Disassembler::SIB_INDEX_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00432">X86DisassemblerDecoder.h:432</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a297f5c281daae91c0d2693114562475da08bf612dd15d4704289288f0e2467158"><div class="ttname"><a href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da08bf612dd15d4704289288f0e2467158">llvm::X86::BP_DI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01647">X86Disassembler.cpp:1647</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851">llvm::X86Disassembler::XOP_MAP_SELECT_8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00487">X86DisassemblerDecoder.h:487</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00096">X86Disassembler.cpp:96</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">llvm::X86Disassembler::EA_DISP_32</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00456">X86DisassemblerDecoder.h:456</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a057966fda096251466bbdfda0b801081"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a057966fda096251466bbdfda0b801081">lFromEVEX4of4</a></div><div class="ttdeci">#define lFromEVEX4of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00049">X86DisassemblerDecoder.h:49</a></div></div>
<div class="ttc" id="classstd_1_1conditional_1_1type_html"><div class="ttname"><a href="classstd_1_1conditional_1_1type.html">type</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">llvm::X86Disassembler::TWOBYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00287">X86DisassemblerDecoderCommon.h:287</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a05d1ee61cb5494166e335ff64d2cffa8"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a05d1ee61cb5494166e335ff64d2cffa8">l2FromEVEX4of4</a></div><div class="ttdeci">#define l2FromEVEX4of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00048">X86DisassemblerDecoder.h:48</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00241">AArch64Disassembler.cpp:241</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a77b7a7d41251f651fae4a8f7cf8b8311"><div class="ttname"><a href="X86Disassembler_8cpp.html#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a></div><div class="ttdeci">static int getInstructionIDWithAttrMask(uint16_t *instructionID, struct InternalInstruction *insn, uint16_t attrMask)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01010">X86Disassembler.cpp:1010</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ab11339ee1e5b8aaa4a706693c51041ae"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ab11339ee1e5b8aaa4a706693c51041ae">wFromVEX3of3</a></div><div class="ttdeci">#define wFromVEX3of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00058">X86DisassemblerDecoder.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a8514fc80a87b940b85536ef125c05350"><div class="ttname"><a href="X86Disassembler_8cpp.html#a8514fc80a87b940b85536ef125c05350">readVVVV</a></div><div class="ttdeci">static int readVVVV(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01437">X86Disassembler.cpp:1437</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aea420e27120dd9f790849c9090b42256"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aea420e27120dd9f790849c9090b42256">wFromXOP3of3</a></div><div class="ttdeci">#define wFromXOP3of3(xop)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00072">X86DisassemblerDecoder.h:72</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_acffec50bf53b6bde81c96e0951d577eb"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="ttdeci">#define REGS_ZMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00286">X86DisassemblerDecoder.h:286</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afa82013a499392699bc9999514fb6977"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">llvm::X86Disassembler::InternalInstruction::displacementOffset</a></div><div class="ttdeci">uint8_t displacementOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00562">X86DisassemblerDecoder.h:562</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a4094775b51be5196cd6a6a5254530d6c"><div class="ttname"><a href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a></div><div class="ttdeci">static bool translateDstIndex(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdoc">translateDstIndex - Appends a destination index operand to an MCInst. </div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01844">X86Disassembler.cpp:1844</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_af00d764f04a2d7143d9de59ea213f148"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#af00d764f04a2d7143d9de59ea213f148">xFromREX</a></div><div class="ttdeci">#define xFromREX(rex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00036">X86DisassemblerDecoder.h:36</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_adc11bcb515676078c7c25441c03bddbc"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#adc11bcb515676078c7c25441c03bddbc">indexFromSIB</a></div><div class="ttdeci">#define indexFromSIB(sib)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00032">X86DisassemblerDecoder.h:32</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aea1e232218bf327acf353b1f07db2f86"><div class="ttname"><a href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a></div><div class="ttdeci">static bool translateRMRegister(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdoc">translateRMRegister - Translates a register stored in the R/M field of the ModR/M byte to its LLVM eq...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01972">X86Disassembler.cpp:1972</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaefe05b2150554a84b796b4bca71f706"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">llvm::X86Disassembler::SIBBase</a></div><div class="ttdeci">SIBBase</div><div class="ttdoc">All possible values of the SIB base field. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00443">X86DisassemblerDecoder.h:443</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html">llvm::X86Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00022">X86DisassemblerDecoderCommon.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">llvm::X86Disassembler::VEX_LOB_0F38</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00482">X86DisassemblerDecoder.h:482</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">llvm::X86Disassembler::MODE_32BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00460">X86DisassemblerDecoderCommon.h:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c">llvm::X86Disassembler::XOP9_MAP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00291">X86DisassemblerDecoderCommon.h:291</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">llvm::X86Disassembler::THREEBYTE_38</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00288">X86DisassemblerDecoderCommon.h:288</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a5439803f50e569973762a82cb53f9a70"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed</a></div><div class="ttdeci">uint8_t numImmediatesConsumed</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00602">X86DisassemblerDecoder.h:602</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">llvm::X86Disassembler::VEX_LOB_0F3A</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00483">X86DisassemblerDecoder.h:483</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a74173aae5a331fedab3935ad3121855f"><div class="ttname"><a href="X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a></div><div class="ttdeci">static MCDisassembler * createX86Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02328">X86Disassembler.cpp:2328</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_adc143cf4b45ac2f3084ad2481cd7856a"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">llvm::X86Disassembler::InternalInstruction::repeatPrefix</a></div><div class="ttdeci">uint8_t repeatPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00552">X86DisassemblerDecoder.h:552</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aa0f5e45eb5b00f28b4c2a22b52ad07dc"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aa0f5e45eb5b00f28b4c2a22b52ad07dc">mmFromEVEX2of4</a></div><div class="ttdeci">#define mmFromEVEX2of4(evex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00043">X86DisassemblerDecoder.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_ad0d7a34add9ff161d0c10f219a890bfc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">llvm::X86Disassembler::InternalInstruction::sibBase</a></div><div class="ttdeci">SIBBase sibBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00627">X86DisassemblerDecoder.h:627</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a7c194da583ffb0dd2fab50331e4cbc41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="ttdeci">#define REGS_XMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00218">X86DisassemblerDecoder.h:218</a></div></div>
<div class="ttc" id="namespacellvm_html_a35832c1b6a34093b01da33c2501a22ed"><div class="ttname"><a href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">llvm::getTheX86_32Target</a></div><div class="ttdeci">Target &amp; getTheX86_32Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00013">X86TargetInfo.cpp:13</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ab16c22bdc7e0ea6d8639f8ebf70a8956"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">llvm::X86Disassembler::OperandEncoding</a></div><div class="ttdeci">OperandEncoding</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00397">X86DisassemblerDecoderCommon.h:397</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a73a6f64aec6a805d641a17c87a9d00b9"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a73a6f64aec6a805d641a17c87a9d00b9">XOP8_MAP_SYM</a></div><div class="ttdeci">#define XOP8_MAP_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00030">X86DisassemblerDecoderCommon.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">llvm::X86Disassembler::ATTR_XD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00053">X86DisassemblerDecoderCommon.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a5dd72bf92591d08bd4ae712541461b24"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">llvm::X86Disassembler::InternalInstruction::sibIndexBase</a></div><div class="ttdeci">SIBIndex sibIndexBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00624">X86DisassemblerDecoder.h:624</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">llvm::X86Disassembler::VEX_PREFIX_F2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00497">X86DisassemblerDecoder.h:497</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a0eb17652126644a237528e0153ee96b1"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a0eb17652126644a237528e0153ee96b1">rFromVEX2of3</a></div><div class="ttdeci">#define rFromVEX2of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00054">X86DisassemblerDecoder.h:54</a></div></div>
<div class="ttc" id="structContextDecision_html"><div class="ttname"><a href="structContextDecision.html">ContextDecision</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00117">X86Disassembler.cpp:117</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8386ddf05ce05f470ca10679a78973bd"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a8386ddf05ce05f470ca10679a78973bd">regFromModRM</a></div><div class="ttdeci">#define regFromModRM(modRM)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00029">X86DisassemblerDecoder.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a8ca8dc10ba312fe796d01b0f25b315f8"><div class="ttname"><a href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">llvm::StringRef::data</a></div><div class="ttdeci">LLVM_NODISCARD const char * data() const</div><div class="ttdoc">data - Get a pointer to the start of the string (which may not be null terminated). </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00143">StringRef.h:143</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a4bce531c2ed18d569a316029616e82f0"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a></div><div class="ttdeci">#define modFromModRM(modRM)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00028">X86DisassemblerDecoder.h:28</a></div></div>
<div class="ttc" id="structContextDecision_html_a1b98b9546e8a7df8cd4c894a0f33e5de"><div class="ttname"><a href="structContextDecision.html#a1b98b9546e8a7df8cd4c894a0f33e5de">ContextDecision::opcodeDecisions</a></div><div class="ttdeci">OpcodeDecision opcodeDecisions[IC_max]</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00118">X86Disassembler.cpp:118</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a4dfc5f5e7de8a290fb42d12a7e1b26dc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix</a></div><div class="ttdeci">uint8_t vectorExtensionPrefix[4]</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00535">X86DisassemblerDecoder.h:535</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afc5dad7cd1e49271d0a0436b4fec0ab1"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">llvm::X86Disassembler::InternalInstruction::mandatoryPrefix</a></div><div class="ttdeci">uint8_t mandatoryPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00533">X86DisassemblerDecoder.h:533</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00669">R600InstrInfo.cpp:669</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761abb2f873faafb26778dd88f53a8b0e3a3"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761abb2f873faafb26778dd88f53a8b0e3a3">llvm::X86Disassembler::ATTR_EVEXB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00063">X86DisassemblerDecoderCommon.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">llvm::X86Disassembler::ONEBYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00286">X86DisassemblerDecoderCommon.h:286</a></div></div>
<div class="ttc" id="AArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00232">AArch64PromoteConstant.cpp:232</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">llvm::X86AS::SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00158">X86.h:158</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_af24d4487c331c9d8156bf71cd691c509"><div class="ttname"><a href="X86Disassembler_8cpp.html#af24d4487c331c9d8156bf71cd691c509">GENERIC_FIXUP_FUNC</a></div><div class="ttdeci">#define GENERIC_FIXUP_FUNC(name, base, prefix, mask)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00738">X86Disassembler.cpp:738</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c">llvm::X86Disassembler::SEG_OVERRIDE_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00471">X86DisassemblerDecoder.h:471</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a7ebbb42b8992130aeeeb050a8c53f41e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">llvm::X86Disassembler::InternalInstruction::displacement</a></div><div class="ttdeci">int32_t displacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00599">X86DisassemblerDecoder.h:599</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a8e637fa4393e9c7d4cc2a52147d82893"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">llvm::X86Disassembler::InternalInstruction::hasLockPrefix</a></div><div class="ttdeci">bool hasLockPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00550">X86DisassemblerDecoder.h:550</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea">llvm::X86::IP_HAS_REPEAT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00061">X86BaseInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a9df14d49cac592bc2e51794ad434e9b2"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a9df14d49cac592bc2e51794ad434e9b2">XOPA_MAP_SYM</a></div><div class="ttdeci">#define XOPA_MAP_SYM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00032">X86DisassemblerDecoderCommon.h:32</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">llvm::X86Disassembler::EA_DISP_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00453">X86DisassemblerDecoder.h:453</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ad6634f7f956dec873ecc606847a660cc"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ad6634f7f956dec873ecc606847a660cc">vvvvFromXOP3of3</a></div><div class="ttdeci">#define vvvvFromXOP3of3(vex)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00073">X86DisassemblerDecoder.h:73</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ac63f5f7f7ea93a855351d62632358d66"><div class="ttname"><a href="X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a></div><div class="ttdeci">static bool tryAddingSymbolicOperand(int64_t Value, bool isBranch, uint64_t Address, uint64_t Offset, uint64_t Width, MCInst &amp;MI, const MCDisassembler *Dis)</div><div class="ttdoc">tryAddingSymbolicOperand - trys to add a symbolic operand in place of the immediate Value in the MCIn...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01784">X86Disassembler.cpp:1784</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a6fc6928518e9a8c348d985bec97d382e"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="ttdeci">#define REGS_YMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00252">X86DisassemblerDecoder.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aa49626340dd008810da4c2f48358f4e5"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div><div class="ttdeci">#define EA_BASES_32BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00136">X86DisassemblerDecoder.h:136</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_abe4017d5eac03b4caf08ca7a36ba2723"><div class="ttname"><a href="X86Disassembler_8cpp.html#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a></div><div class="ttdeci">static int readDisplacement(struct InternalInstruction *insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00569">X86Disassembler.cpp:569</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">llvm::X86Disassembler::SEG_OVERRIDE_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00476">X86DisassemblerDecoder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_ae6431492d4966df0bafe4680216f76b7"><div class="ttname"><a href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">llvm::getTheX86_64Target</a></div><div class="ttdeci">Target &amp; getTheX86_64Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00017">X86TargetInfo.cpp:17</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a85eb1bfec569b970d44a12aad0488634"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">llvm::X86Disassembler::InternalInstruction::sibScale</a></div><div class="ttdeci">uint8_t sibScale</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00626">X86DisassemblerDecoder.h:626</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00999">X86Disassembler.cpp:999</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a91bdeef85650fa60106450fb24d9c500"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a91bdeef85650fa60106450fb24d9c500">ppFromXOP3of3</a></div><div class="ttdeci">#define ppFromXOP3of3(xop)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00075">X86DisassemblerDecoder.h:75</a></div></div>
<div class="ttc" id="structOpcodeDecision_html"><div class="ttname"><a href="structOpcodeDecision.html">OpcodeDecision</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00108">X86Disassembler.cpp:108</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aef79c7512f86471adf8452b0cf8e2f58"><div class="ttname"><a href="X86Disassembler_8cpp.html#aef79c7512f86471adf8452b0cf8e2f58">peek</a></div><div class="ttdeci">static bool peek(struct InternalInstruction *insn, uint8_t &amp;byte)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00178">X86Disassembler.cpp:178</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a39a264ff5629dff4dc2a278f3848b4df"><div class="ttname"><a href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a></div><div class="ttdeci">static bool translateMaskRegister(MCInst &amp;mcInst, uint8_t maskRegNum)</div><div class="ttdoc">translateMaskRegister - Translates a 3-bit mask register number to LLVM form, and appends it to an MC...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l02215">X86Disassembler.cpp:2215</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">llvm::X86Disassembler::ATTR_VEXL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00058">X86DisassemblerDecoderCommon.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8">llvm::X86Disassembler::DisassemblerMode</a></div><div class="ttdeci">DisassemblerMode</div><div class="ttdoc">Decoding mode for the Intel disassembler. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00458">X86DisassemblerDecoderCommon.h:458</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_af87363b191e81d22b3dfa0618628ed3e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">llvm::X86Disassembler::InternalInstruction::opcodeType</a></div><div class="ttdeci">OpcodeType opcodeType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00573">X86DisassemblerDecoder.h:573</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a6417cabaf5514433877aa0592985e761a2cc98ac6cfff9525a9c517d58203abee"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6417cabaf5514433877aa0592985e761a2cc98ac6cfff9525a9c517d58203abee">llvm::X86Disassembler::ATTR_64BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00051">X86DisassemblerDecoderCommon.h:51</a></div></div>
<div class="ttc" id="X86BaseInfo_8h_html"><div class="ttname"><a href="X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1">llvm::X86Disassembler::XOP_MAP_SELECT_A</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00489">X86DisassemblerDecoder.h:489</a></div></div>
<div class="ttc" id="structModRMDecision_html"><div class="ttname"><a href="structModRMDecision.html">ModRMDecision</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00101">X86Disassembler.cpp:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a297f5c281daae91c0d2693114562475da054eabdfa18b90440948ed7de90566f6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a297f5c281daae91c0d2693114562475da054eabdfa18b90440948ed7de90566f6">llvm::X86::BX_SI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01644">X86Disassembler.cpp:1644</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:00 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
