Timing Analyzer report for Giraffe_ADC
Thu Sep 22 21:43:25 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_50M'
 14. Slow 1200mV 85C Model Hold: 'clk_50M'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk_50M'
 23. Slow 1200mV 0C Model Hold: 'clk_50M'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk_50M'
 31. Fast 1200mV 0C Model Hold: 'clk_50M'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Giraffe_ADC                                             ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.4%      ;
;     Processor 3            ;   1.6%      ;
;     Processor 4            ;   1.1%      ;
;     Processors 5-12        ;   1.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; Giraffe_ADC.out.sdc ; OK     ; Thu Sep 22 21:43:24 2022 ;
+---------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_50M    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50M } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 98.45 MHz ; 98.45 MHz       ; clk_50M    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; clk_50M ; 9.843 ; 0.000             ;
+---------+-------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_50M ; 0.330 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+-------+---------------------------------+
; Clock   ; Slack ; End Point TNS                   ;
+---------+-------+---------------------------------+
; clk_50M ; 9.629 ; 0.000                           ;
+---------+-------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50M'                                                                              ;
+--------+------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------+--------------+-------------+--------------+------------+------------+
; 9.843  ; cnt_received[12] ; uart_wdata_reg[4] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 9.843  ; cnt_received[12] ; uart_wdata_reg[6] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 9.843  ; cnt_received[12] ; uart_wdata_reg[7] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 9.843  ; cnt_received[12] ; uart_wdata_reg[5] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 9.843  ; cnt_received[12] ; uart_wdata_reg[0] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 9.843  ; cnt_received[12] ; uart_wdata_reg[2] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 9.843  ; cnt_received[12] ; uart_wdata_reg[3] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 9.843  ; cnt_received[12] ; uart_wdata_reg[1] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 10.106     ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[17]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[16]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[19]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[18]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[23]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[20]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[21]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[22]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[28]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[24]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[25]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[26]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[27]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[31]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[29]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.604 ; cnt_received[12] ; uart_cnt_clk[30]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.051     ; 9.363      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[1]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[2]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[5]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[7]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[8]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[9]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[11]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[15]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[13]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 10.887 ; cnt_received[12] ; uart_cnt_clk[14]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.053     ; 9.078      ;
; 11.116 ; cnt_received[12] ; uart_cnt_clk[12]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.055     ; 8.847      ;
; 11.116 ; cnt_received[12] ; uart_cnt_clk[0]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.055     ; 8.847      ;
; 11.116 ; cnt_received[12] ; uart_cnt_clk[3]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.055     ; 8.847      ;
; 11.116 ; cnt_received[12] ; uart_cnt_clk[4]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.055     ; 8.847      ;
; 11.116 ; cnt_received[12] ; uart_cnt_clk[6]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.055     ; 8.847      ;
; 11.116 ; cnt_received[12] ; uart_cnt_clk[10]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.055     ; 8.847      ;
; 11.250 ; cnt_received[12] ; my_memory~2       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.250 ; cnt_received[12] ; my_memory~4       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.250 ; cnt_received[12] ; my_memory~3       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.250 ; cnt_received[12] ; my_memory~1       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.250 ; cnt_received[12] ; my_memory~6       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.250 ; cnt_received[12] ; my_memory~8       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.250 ; cnt_received[12] ; my_memory~7       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.250 ; cnt_received[12] ; my_memory~5       ; clk_50M      ; clk_50M     ; 20.000       ; -0.071     ; 8.697      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[4] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[6] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[7] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[5] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[0] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[2] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[3] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.529 ; cnt_received[15] ; uart_wdata_reg[1] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.420      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[4] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[6] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[7] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[5] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[0] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[2] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[3] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.556 ; cnt_received[14] ; uart_wdata_reg[1] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.393      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[4] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[6] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[7] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[5] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[0] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[2] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[3] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.557 ; cnt_received[4]  ; uart_wdata_reg[1] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.392      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[4] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[6] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[7] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[5] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[0] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[2] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[3] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.698 ; cnt_received[7]  ; uart_wdata_reg[1] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.251      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[4] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[6] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[7] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[5] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[0] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[2] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[3] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.741 ; cnt_received[13] ; uart_wdata_reg[1] ; clk_50M      ; clk_50M     ; 20.000       ; -0.069     ; 8.208      ;
; 11.802 ; cnt_received[12] ; cnt_received[1]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[2]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[3]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[4]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[5]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[6]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[7]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[8]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[9]   ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[10]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[11]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
; 11.802 ; cnt_received[12] ; cnt_received[12]  ; clk_50M      ; clk_50M     ; 20.000       ; -0.078     ; 8.138      ;
+--------+------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50M'                                                                                                                                                                    ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; cnt_received[6]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.453      ; 1.005      ;
; 0.352 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.453      ; 1.027      ;
; 0.371 ; cnt_received[8]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.453      ; 1.046      ;
; 0.388 ; cnt_received[2]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.453      ; 1.063      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[1] ; uart_tx:u_uart_tx|wdata_reg[1]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[3] ; uart_tx:u_uart_tx|wdata_reg[3]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[2] ; uart_tx:u_uart_tx|wdata_reg[2]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[0] ; uart_tx:u_uart_tx|wdata_reg[0]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[4] ; uart_tx:u_uart_tx|wdata_reg[4]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[7] ; uart_tx:u_uart_tx|wdata_reg[7]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[6] ; uart_tx:u_uart_tx|wdata_reg[6]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|wdata_reg[5] ; uart_tx:u_uart_tx|wdata_reg[5]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; leds_uart                      ; leds_uart                                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|cnt_bit[1]   ; uart_tx:u_uart_tx|cnt_bit[1]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|cnt_bit[0]   ; uart_tx:u_uart_tx|cnt_bit[0]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|cnt_bit[3]   ; uart_tx:u_uart_tx|cnt_bit[3]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|cs.STOP      ; uart_tx:u_uart_tx|cs.STOP                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|cs.IDLE      ; uart_tx:u_uart_tx|cs.IDLE                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|cs.DATA      ; uart_tx:u_uart_tx|cs.DATA                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:u_uart_tx|cs.START     ; uart_tx:u_uart_tx|cs.START                                                                ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_wreq_reg                  ; uart_wreq_reg                                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cs.HOLD                        ; cs.HOLD                                                                                   ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cs.SAMPLE                      ; cs.SAMPLE                                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; uart_cnt_send[0]               ; uart_cnt_send[0]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; cnt_received[0]                ; cnt_received[0]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.674      ;
; 0.435 ; uart_tx:u_uart_tx|cs.IDLE      ; uart_tx:u_uart_tx|cs.START                                                                ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.700      ;
; 0.440 ; clk_div:u_clk_div|clk_out_reg  ; clk_div:u_clk_div|clk_out_reg                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; uart_cnt_send[0]               ; my_memory_rtl_0_bypass[2]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.710      ;
; 0.457 ; uart_tx:u_uart_tx|cnt_bit[3]   ; uart_tx:u_uart_tx|cs.DATA                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.722      ;
; 0.586 ; my_memory~2                    ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.853      ;
; 0.591 ; cnt_received[3]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.453      ; 1.266      ;
; 0.601 ; my_memory_rtl_0_bypass[29]     ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; my_memory_rtl_0_bypass[32]     ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; my_memory_rtl_0_bypass[27]     ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; my_memory_rtl_0_bypass[31]     ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.867      ;
; 0.609 ; my_memory~3                    ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.876      ;
; 0.611 ; my_memory~7                    ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.878      ;
; 0.617 ; cnt_received[9]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.463      ; 1.302      ;
; 0.621 ; cnt_received[8]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.457      ; 1.300      ;
; 0.630 ; cnt_received[6]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.457      ; 1.309      ;
; 0.644 ; uart_cnt_send[2]               ; uart_cnt_send[2]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; uart_cnt_send[3]               ; uart_cnt_send[3]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; uart_cnt_send[4]               ; uart_cnt_send[4]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; cnt_received[9]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.335      ;
; 0.646 ; cnt_received[10]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.463      ; 1.331      ;
; 0.649 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.457      ; 1.328      ;
; 0.653 ; cnt_received[10]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.342      ;
; 0.655 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.463      ; 1.340      ;
; 0.656 ; uart_tx:u_uart_tx|cnt_clk[3]   ; uart_tx:u_uart_tx|cnt_clk[3]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_tx:u_uart_tx|cnt_clk[5]   ; uart_tx:u_uart_tx|cnt_clk[5]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_tx:u_uart_tx|cnt_clk[15]  ; uart_tx:u_uart_tx|cnt_clk[15]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_tx:u_uart_tx|cnt_clk[13]  ; uart_tx:u_uart_tx|cnt_clk[13]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_cnt_send[6]               ; uart_cnt_send[6]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_cnt_clk[5]                ; uart_cnt_clk[5]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_cnt_clk[15]               ; uart_cnt_clk[15]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_cnt_clk[13]               ; uart_cnt_clk[13]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.345      ;
; 0.657 ; uart_tx:u_uart_tx|cnt_clk[1]   ; uart_tx:u_uart_tx|cnt_clk[1]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:u_uart_tx|cnt_clk[11]  ; uart_tx:u_uart_tx|cnt_clk[11]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:u_uart_tx|cnt_clk[19]  ; uart_tx:u_uart_tx|cnt_clk[19]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:u_uart_tx|cnt_clk[21]  ; uart_tx:u_uart_tx|cnt_clk[21]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_tx:u_uart_tx|cnt_clk[29]  ; uart_tx:u_uart_tx|cnt_clk[29]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_cnt_send[22]              ; uart_cnt_send[22]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_cnt_clk[1]                ; uart_cnt_clk[1]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_cnt_clk[11]               ; uart_cnt_clk[11]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_cnt_clk[19]               ; uart_cnt_clk[19]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_cnt_clk[21]               ; uart_cnt_clk[21]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_cnt_clk[29]               ; uart_cnt_clk[29]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; cnt_received[10]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.453      ; 1.332      ;
; 0.657 ; cnt_received[22]               ; cnt_received[22]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; clk_div:u_clk_div|cnt[13]      ; clk_div:u_clk_div|cnt[13]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; uart_tx:u_uart_tx|cnt_clk[17]  ; uart_tx:u_uart_tx|cnt_clk[17]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_tx:u_uart_tx|cnt_clk[27]  ; uart_tx:u_uart_tx|cnt_clk[27]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_cnt_send[5]               ; uart_cnt_send[5]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_cnt_send[13]              ; uart_cnt_send[13]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_cnt_send[14]              ; uart_cnt_send[14]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_cnt_send[15]              ; uart_cnt_send[15]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_cnt_send[16]              ; uart_cnt_send[16]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_cnt_clk[17]               ; uart_cnt_clk[17]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_cnt_clk[27]               ; uart_cnt_clk[27]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; cnt_received[6]                ; cnt_received[6]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; cnt_received[16]               ; cnt_received[16]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; clk_div:u_clk_div|cnt[11]      ; clk_div:u_clk_div|cnt[11]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; uart_tx:u_uart_tx|cnt_clk[9]   ; uart_tx:u_uart_tx|cnt_clk[9]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:u_uart_tx|cnt_clk[6]   ; uart_tx:u_uart_tx|cnt_clk[6]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:u_uart_tx|cnt_clk[7]   ; uart_tx:u_uart_tx|cnt_clk[7]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:u_uart_tx|cnt_clk[22]  ; uart_tx:u_uart_tx|cnt_clk[22]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_tx:u_uart_tx|cnt_clk[31]  ; uart_tx:u_uart_tx|cnt_clk[31]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[12]              ; uart_cnt_send[12]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[8]               ; uart_cnt_send[8]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[10]              ; uart_cnt_send[10]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[11]              ; uart_cnt_send[11]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[21]              ; uart_cnt_send[21]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[18]              ; uart_cnt_send[18]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[19]              ; uart_cnt_send[19]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[20]              ; uart_cnt_send[20]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_send[29]              ; uart_cnt_send[29]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_clk[7]                ; uart_cnt_clk[7]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_clk[9]                ; uart_cnt_clk[9]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_cnt_clk[22]               ; uart_cnt_clk[22]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.924      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 105.53 MHz ; 105.53 MHz      ; clk_50M    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50M ; 10.524 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50M ; 0.333 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; clk_50M ; 9.646 ; 0.000                          ;
+---------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50M'                                                                                                                                                       ;
+--------+------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.524 ; cnt_received[12] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 10.524 ; cnt_received[12] ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 10.524 ; cnt_received[12] ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 10.524 ; cnt_received[12] ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 10.524 ; cnt_received[12] ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 10.524 ; cnt_received[12] ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 10.524 ; cnt_received[12] ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 10.524 ; cnt_received[12] ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 9.435      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[17]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[16]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[19]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[18]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[23]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[20]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[21]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[22]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[28]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[24]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[25]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[26]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[27]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[31]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[29]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.248 ; cnt_received[12] ; uart_cnt_clk[30]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.042     ; 8.729      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[1]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[2]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[5]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[7]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[8]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[9]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[11]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[15]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[13]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.514 ; cnt_received[12] ; uart_cnt_clk[14]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.043     ; 8.462      ;
; 11.725 ; cnt_received[12] ; uart_cnt_clk[12]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.045     ; 8.249      ;
; 11.725 ; cnt_received[12] ; uart_cnt_clk[0]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.045     ; 8.249      ;
; 11.725 ; cnt_received[12] ; uart_cnt_clk[3]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.045     ; 8.249      ;
; 11.725 ; cnt_received[12] ; uart_cnt_clk[4]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.045     ; 8.249      ;
; 11.725 ; cnt_received[12] ; uart_cnt_clk[6]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.045     ; 8.249      ;
; 11.725 ; cnt_received[12] ; uart_cnt_clk[10]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.045     ; 8.249      ;
; 11.965 ; cnt_received[12] ; my_memory~2                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 11.965 ; cnt_received[12] ; my_memory~4                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 11.965 ; cnt_received[12] ; my_memory~3                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 11.965 ; cnt_received[12] ; my_memory~1                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 11.965 ; cnt_received[12] ; my_memory~6                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 11.965 ; cnt_received[12] ; my_memory~8                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 11.965 ; cnt_received[12] ; my_memory~7                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 11.965 ; cnt_received[12] ; my_memory~5                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.062     ; 7.992      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.160 ; cnt_received[15] ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.799      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.186 ; cnt_received[14] ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.773      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.189 ; cnt_received[4]  ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.770      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.311 ; cnt_received[7]  ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.648      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.341 ; cnt_received[13] ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.618      ;
; 12.357 ; cnt_received[12] ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50M      ; clk_50M     ; 20.000       ; 0.280      ; 7.973      ;
; 12.359 ; cnt_received[12] ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50M      ; clk_50M     ; 20.000       ; 0.276      ; 7.967      ;
; 12.367 ; cnt_received[12] ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50M      ; clk_50M     ; 20.000       ; 0.271      ; 7.954      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.413 ; cnt_received[6]  ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.060     ; 7.546      ;
; 12.462 ; cnt_received[16] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.065     ; 7.492      ;
+--------+------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50M'                                                                                                                                                                     ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; cnt_received[6]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.407      ; 0.941      ;
; 0.354 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.407      ; 0.962      ;
; 0.355 ; uart_tx:u_uart_tx|cnt_bit[3]   ; uart_tx:u_uart_tx|cnt_bit[3]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:u_uart_tx|cs.STOP      ; uart_tx:u_uart_tx|cs.STOP                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:u_uart_tx|cs.IDLE      ; uart_tx:u_uart_tx|cs.IDLE                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:u_uart_tx|cs.DATA      ; uart_tx:u_uart_tx|cs.DATA                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:u_uart_tx|cs.START     ; uart_tx:u_uart_tx|cs.START                                                                ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[1] ; uart_tx:u_uart_tx|wdata_reg[1]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[3] ; uart_tx:u_uart_tx|wdata_reg[3]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[2] ; uart_tx:u_uart_tx|wdata_reg[2]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[0] ; uart_tx:u_uart_tx|wdata_reg[0]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[4] ; uart_tx:u_uart_tx|wdata_reg[4]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[7] ; uart_tx:u_uart_tx|wdata_reg[7]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[6] ; uart_tx:u_uart_tx|wdata_reg[6]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|wdata_reg[5] ; uart_tx:u_uart_tx|wdata_reg[5]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; leds_uart                      ; leds_uart                                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|cnt_bit[1]   ; uart_tx:u_uart_tx|cnt_bit[1]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:u_uart_tx|cnt_bit[0]   ; uart_tx:u_uart_tx|cnt_bit[0]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_wreq_reg                  ; uart_wreq_reg                                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cs.HOLD                        ; cs.HOLD                                                                                   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cs.SAMPLE                      ; cs.SAMPLE                                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; uart_cnt_send[0]               ; uart_cnt_send[0]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; cnt_received[0]                ; cnt_received[0]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.608      ;
; 0.375 ; cnt_received[8]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.407      ; 0.983      ;
; 0.387 ; clk_div:u_clk_div|clk_out_reg  ; clk_div:u_clk_div|clk_out_reg                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.597      ;
; 0.390 ; cnt_received[2]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.407      ; 0.998      ;
; 0.394 ; uart_tx:u_uart_tx|cs.IDLE      ; uart_tx:u_uart_tx|cs.START                                                                ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.636      ;
; 0.403 ; uart_cnt_send[0]               ; my_memory_rtl_0_bypass[2]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.644      ;
; 0.412 ; uart_tx:u_uart_tx|cnt_bit[3]   ; uart_tx:u_uart_tx|cs.DATA                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.654      ;
; 0.539 ; my_memory~2                    ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.782      ;
; 0.549 ; my_memory_rtl_0_bypass[32]     ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.790      ;
; 0.550 ; my_memory_rtl_0_bypass[29]     ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; my_memory_rtl_0_bypass[31]     ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; my_memory_rtl_0_bypass[27]     ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.791      ;
; 0.559 ; my_memory~3                    ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.802      ;
; 0.560 ; my_memory~7                    ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.803      ;
; 0.563 ; cnt_received[3]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.407      ; 1.171      ;
; 0.589 ; uart_cnt_send[3]               ; uart_cnt_send[3]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; uart_cnt_send[2]               ; uart_cnt_send[2]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; cnt_received[9]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.418      ; 1.209      ;
; 0.591 ; uart_cnt_send[4]               ; uart_cnt_send[4]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.832      ;
; 0.593 ; cnt_received[8]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.412      ; 1.206      ;
; 0.594 ; cnt_received[6]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.412      ; 1.207      ;
; 0.599 ; uart_tx:u_uart_tx|cnt_clk[3]   ; uart_tx:u_uart_tx|cnt_clk[3]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:u_uart_tx|cnt_clk[15]  ; uart_tx:u_uart_tx|cnt_clk[15]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:u_uart_tx|cnt_clk[13]  ; uart_tx:u_uart_tx|cnt_clk[13]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_cnt_clk[15]               ; uart_cnt_clk[15]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_cnt_clk[13]               ; uart_cnt_clk[13]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; uart_tx:u_uart_tx|cnt_clk[5]   ; uart_tx:u_uart_tx|cnt_clk[5]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:u_uart_tx|cnt_clk[11]  ; uart_tx:u_uart_tx|cnt_clk[11]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:u_uart_tx|cnt_clk[19]  ; uart_tx:u_uart_tx|cnt_clk[19]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:u_uart_tx|cnt_clk[21]  ; uart_tx:u_uart_tx|cnt_clk[21]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:u_uart_tx|cnt_clk[29]  ; uart_tx:u_uart_tx|cnt_clk[29]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_cnt_clk[5]                ; uart_cnt_clk[5]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_cnt_clk[11]               ; uart_cnt_clk[11]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_cnt_clk[19]               ; uart_cnt_clk[19]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_cnt_clk[21]               ; uart_cnt_clk[21]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_cnt_clk[29]               ; uart_cnt_clk[29]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; clk_div:u_clk_div|cnt[13]      ; clk_div:u_clk_div|cnt[13]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart_tx:u_uart_tx|cnt_clk[6]   ; uart_tx:u_uart_tx|cnt_clk[6]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_tx:u_uart_tx|cnt_clk[27]  ; uart_tx:u_uart_tx|cnt_clk[27]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_tx:u_uart_tx|cnt_clk[31]  ; uart_tx:u_uart_tx|cnt_clk[31]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_cnt_send[5]               ; uart_cnt_send[5]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart_cnt_send[6]               ; uart_cnt_send[6]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart_cnt_send[13]              ; uart_cnt_send[13]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart_cnt_send[15]              ; uart_cnt_send[15]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart_cnt_clk[27]               ; uart_cnt_clk[27]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_cnt_clk[31]               ; uart_cnt_clk[31]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; cnt_received[3]                ; cnt_received[3]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; cnt_received[6]                ; cnt_received[6]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; cnt_received[13]               ; cnt_received[13]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; cnt_received[15]               ; cnt_received[15]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; clk_div:u_clk_div|cnt[15]      ; clk_div:u_clk_div|cnt[15]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; clk_div:u_clk_div|cnt[11]      ; clk_div:u_clk_div|cnt[11]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; uart_tx:u_uart_tx|cnt_clk[1]   ; uart_tx:u_uart_tx|cnt_clk[1]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_tx:u_uart_tx|cnt_clk[17]  ; uart_tx:u_uart_tx|cnt_clk[17]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_tx:u_uart_tx|cnt_clk[22]  ; uart_tx:u_uart_tx|cnt_clk[22]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_cnt_send[11]              ; uart_cnt_send[11]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; uart_cnt_send[21]              ; uart_cnt_send[21]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; uart_cnt_send[19]              ; uart_cnt_send[19]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; uart_cnt_send[22]              ; uart_cnt_send[22]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; uart_cnt_send[29]              ; uart_cnt_send[29]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; uart_cnt_clk[1]                ; uart_cnt_clk[1]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_cnt_clk[17]               ; uart_cnt_clk[17]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_cnt_clk[22]               ; uart_cnt_clk[22]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; cnt_received[5]                ; cnt_received[5]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; cnt_received[19]               ; cnt_received[19]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; cnt_received[21]               ; cnt_received[21]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; cnt_received[22]               ; cnt_received[22]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; cnt_received[29]               ; cnt_received[29]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; uart_tx:u_uart_tx|cnt_clk[9]   ; uart_tx:u_uart_tx|cnt_clk[9]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_tx:u_uart_tx|cnt_clk[7]   ; uart_tx:u_uart_tx|cnt_clk[7]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_cnt_send[14]              ; uart_cnt_send[14]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; uart_cnt_send[16]              ; uart_cnt_send[16]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; uart_cnt_send[31]              ; uart_cnt_send[31]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; uart_cnt_send[27]              ; uart_cnt_send[27]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; uart_cnt_clk[7]                ; uart_cnt_clk[7]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_cnt_clk[9]                ; uart_cnt_clk[9]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; cnt_received[31]               ; cnt_received[31]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; cnt_received[2]                ; cnt_received[2]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.844      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50M ; 14.739 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50M ; 0.117 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; clk_50M ; 9.373 ; 0.000                          ;
+---------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50M'                                                                                                                                                       ;
+--------+------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.739 ; cnt_received[12] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 14.739 ; cnt_received[12] ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 14.739 ; cnt_received[12] ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 14.739 ; cnt_received[12] ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 14.739 ; cnt_received[12] ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 14.739 ; cnt_received[12] ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 14.739 ; cnt_received[12] ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 14.739 ; cnt_received[12] ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 5.242      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[17]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[16]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[19]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[18]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[23]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[20]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[21]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[22]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[28]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[24]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[25]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[26]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[27]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[31]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[29]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.140 ; cnt_received[12] ; uart_cnt_clk[30]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.008     ; 4.859      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[1]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[2]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[5]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[7]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[8]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[9]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[11]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[15]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[13]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.285 ; cnt_received[12] ; uart_cnt_clk[14]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.009     ; 4.713      ;
; 15.403 ; cnt_received[12] ; uart_cnt_clk[12]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.011     ; 4.593      ;
; 15.403 ; cnt_received[12] ; uart_cnt_clk[0]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.011     ; 4.593      ;
; 15.403 ; cnt_received[12] ; uart_cnt_clk[3]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.011     ; 4.593      ;
; 15.403 ; cnt_received[12] ; uart_cnt_clk[4]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.011     ; 4.593      ;
; 15.403 ; cnt_received[12] ; uart_cnt_clk[6]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.011     ; 4.593      ;
; 15.403 ; cnt_received[12] ; uart_cnt_clk[10]                                                                          ; clk_50M      ; clk_50M     ; 20.000       ; -0.011     ; 4.593      ;
; 15.585 ; cnt_received[12] ; my_memory~2                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.585 ; cnt_received[12] ; my_memory~4                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.585 ; cnt_received[12] ; my_memory~3                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.585 ; cnt_received[12] ; my_memory~1                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.585 ; cnt_received[12] ; my_memory~6                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.585 ; cnt_received[12] ; my_memory~8                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.585 ; cnt_received[12] ; my_memory~7                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.585 ; cnt_received[12] ; my_memory~5                                                                               ; clk_50M      ; clk_50M     ; 20.000       ; -0.028     ; 4.394      ;
; 15.721 ; cnt_received[12] ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50M      ; clk_50M     ; 20.000       ; 0.168      ; 4.476      ;
; 15.722 ; cnt_received[12] ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50M      ; clk_50M     ; 20.000       ; 0.164      ; 4.471      ;
; 15.731 ; cnt_received[12] ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50M      ; clk_50M     ; 20.000       ; 0.160      ; 4.458      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.772 ; cnt_received[15] ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.209      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.784 ; cnt_received[14] ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.197      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[5]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[0]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[3]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.815 ; cnt_received[4]  ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.026     ; 4.166      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[21]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[16]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[17]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[18]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[19]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[20]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[23]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[22]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[31]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[24]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[25]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[26]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[27]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[28]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[29]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.841 ; cnt_received[12] ; uart_cnt_send[30]                                                                         ; clk_50M      ; clk_50M     ; 20.000       ; -0.024     ; 4.142      ;
; 15.845 ; cnt_received[12] ; cnt_received[1]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[2]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[3]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[4]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[5]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[6]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[7]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[8]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
; 15.845 ; cnt_received[12] ; cnt_received[9]                                                                           ; clk_50M      ; clk_50M     ; 20.000       ; -0.039     ; 4.123      ;
+--------+------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50M'                                                                                                                                                                     ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.117 ; cnt_received[6]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.240      ; 0.461      ;
; 0.127 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.240      ; 0.471      ;
; 0.139 ; cnt_received[8]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.240      ; 0.483      ;
; 0.155 ; cnt_received[2]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.240      ; 0.499      ;
; 0.183 ; leds_uart                      ; leds_uart                                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:u_uart_tx|cnt_bit[3]   ; uart_tx:u_uart_tx|cnt_bit[3]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:u_uart_tx|cs.STOP      ; uart_tx:u_uart_tx|cs.STOP                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:u_uart_tx|cs.IDLE      ; uart_tx:u_uart_tx|cs.IDLE                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:u_uart_tx|cs.DATA      ; uart_tx:u_uart_tx|cs.DATA                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:u_uart_tx|cs.START     ; uart_tx:u_uart_tx|cs.START                                                                ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_wreq_reg                  ; uart_wreq_reg                                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; cs.HOLD                        ; cs.HOLD                                                                                   ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[1] ; uart_tx:u_uart_tx|wdata_reg[1]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[3] ; uart_tx:u_uart_tx|wdata_reg[3]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[2] ; uart_tx:u_uart_tx|wdata_reg[2]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[0] ; uart_tx:u_uart_tx|wdata_reg[0]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[4] ; uart_tx:u_uart_tx|wdata_reg[4]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[7] ; uart_tx:u_uart_tx|wdata_reg[7]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[6] ; uart_tx:u_uart_tx|wdata_reg[6]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|wdata_reg[5] ; uart_tx:u_uart_tx|wdata_reg[5]                                                            ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|cnt_bit[1]   ; uart_tx:u_uart_tx|cnt_bit[1]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_tx:u_uart_tx|cnt_bit[0]   ; uart_tx:u_uart_tx|cnt_bit[0]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cs.SAMPLE                      ; cs.SAMPLE                                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; uart_cnt_send[0]               ; uart_cnt_send[0]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; cnt_received[0]                ; cnt_received[0]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.314      ;
; 0.201 ; clk_div:u_clk_div|clk_out_reg  ; clk_div:u_clk_div|clk_out_reg                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; uart_tx:u_uart_tx|cs.IDLE      ; uart_tx:u_uart_tx|cs.START                                                                ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.326      ;
; 0.207 ; uart_cnt_send[0]               ; my_memory_rtl_0_bypass[2]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.330      ;
; 0.214 ; uart_tx:u_uart_tx|cnt_bit[3]   ; uart_tx:u_uart_tx|cs.DATA                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.338      ;
; 0.248 ; cnt_received[3]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.240      ; 0.592      ;
; 0.253 ; my_memory~2                    ; uart_wdata_reg[1]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.378      ;
; 0.256 ; cnt_received[9]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.249      ; 0.609      ;
; 0.257 ; cnt_received[8]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.606      ;
; 0.259 ; cnt_received[6]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.608      ;
; 0.262 ; my_memory~3                    ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; my_memory~7                    ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; my_memory_rtl_0_bypass[32]     ; uart_wdata_reg[7]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; my_memory_rtl_0_bypass[29]     ; uart_wdata_reg[4]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; my_memory_rtl_0_bypass[31]     ; uart_wdata_reg[6]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; my_memory_rtl_0_bypass[27]     ; uart_wdata_reg[2]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.039      ; 0.387      ;
; 0.266 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.615      ;
; 0.271 ; cnt_received[10]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.249      ; 0.624      ;
; 0.272 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.254      ; 0.630      ;
; 0.272 ; cnt_received[11]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.249      ; 0.625      ;
; 0.273 ; cnt_received[9]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.254      ; 0.631      ;
; 0.275 ; cnt_received[10]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.254      ; 0.633      ;
; 0.276 ; cnt_received[6]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.249      ; 0.629      ;
; 0.277 ; cnt_received[10]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.626      ;
; 0.278 ; cnt_received[10]               ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.240      ; 0.622      ;
; 0.295 ; uart_cnt_send[2]               ; uart_cnt_send[2]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; uart_cnt_send[3]               ; uart_cnt_send[3]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; uart_cnt_send[4]               ; uart_cnt_send[4]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.419      ;
; 0.299 ; uart_tx:u_uart_tx|cnt_clk[15]  ; uart_tx:u_uart_tx|cnt_clk[15]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; uart_tx:u_uart_tx|cnt_clk[31]  ; uart_tx:u_uart_tx|cnt_clk[31]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_cnt_clk[15]               ; uart_cnt_clk[15]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; uart_cnt_clk[31]               ; uart_cnt_clk[31]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; clk_div:u_clk_div|cnt[15]      ; clk_div:u_clk_div|cnt[15]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[3]   ; uart_tx:u_uart_tx|cnt_clk[3]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[5]   ; uart_tx:u_uart_tx|cnt_clk[5]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[13]  ; uart_tx:u_uart_tx|cnt_clk[13]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[17]  ; uart_tx:u_uart_tx|cnt_clk[17]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[19]  ; uart_tx:u_uart_tx|cnt_clk[19]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[21]  ; uart_tx:u_uart_tx|cnt_clk[21]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[29]  ; uart_tx:u_uart_tx|cnt_clk[29]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:u_uart_tx|cnt_clk[27]  ; uart_tx:u_uart_tx|cnt_clk[27]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_cnt_send[1]               ; uart_cnt_send[1]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_cnt_send[6]               ; uart_cnt_send[6]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_cnt_send[15]              ; uart_cnt_send[15]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_cnt_clk[5]                ; uart_cnt_clk[5]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_cnt_clk[13]               ; uart_cnt_clk[13]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; uart_cnt_clk[17]               ; uart_cnt_clk[17]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_cnt_clk[19]               ; uart_cnt_clk[19]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_cnt_clk[21]               ; uart_cnt_clk[21]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_cnt_clk[27]               ; uart_cnt_clk[27]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_cnt_clk[29]               ; uart_cnt_clk[29]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; cnt_received[7]                ; altsyncram:my_memory_rtl_0|altsyncram_jii1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.249      ; 0.653      ;
; 0.301 ; clk_div:u_clk_div|cnt[13]      ; clk_div:u_clk_div|cnt[13]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clk_div:u_clk_div|cnt[11]      ; clk_div:u_clk_div|cnt[11]                                                                 ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[1]   ; uart_tx:u_uart_tx|cnt_clk[1]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[6]   ; uart_tx:u_uart_tx|cnt_clk[6]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[7]   ; uart_tx:u_uart_tx|cnt_clk[7]                                                              ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[11]  ; uart_tx:u_uart_tx|cnt_clk[11]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[16]  ; uart_tx:u_uart_tx|cnt_clk[16]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[22]  ; uart_tx:u_uart_tx|cnt_clk[22]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[23]  ; uart_tx:u_uart_tx|cnt_clk[23]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:u_uart_tx|cnt_clk[25]  ; uart_tx:u_uart_tx|cnt_clk[25]                                                             ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_cnt_send[5]               ; uart_cnt_send[5]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_send[8]               ; uart_cnt_send[8]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_send[13]              ; uart_cnt_send[13]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_send[14]              ; uart_cnt_send[14]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_send[16]              ; uart_cnt_send[16]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_send[22]              ; uart_cnt_send[22]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_send[31]              ; uart_cnt_send[31]                                                                         ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_clk[1]                ; uart_cnt_clk[1]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_clk[7]                ; uart_cnt_clk[7]                                                                           ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_clk[11]               ; uart_cnt_clk[11]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_cnt_clk[16]               ; uart_cnt_clk[16]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_cnt_clk[23]               ; uart_cnt_clk[23]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_cnt_clk[22]               ; uart_cnt_clk[22]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_cnt_clk[25]               ; uart_cnt_clk[25]                                                                          ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 9.843 ; 0.117 ; N/A      ; N/A     ; 9.373               ;
;  clk_50M         ; 9.843 ; 0.117 ; N/A      ; N/A     ; 9.373               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50M         ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_out[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_cnt_send[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx2M             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rstn_adc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_adc          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calib_ena_adc    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_ena          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nrst                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calib_ena_FPGA          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_ack                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_ack_sub             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout_adc[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout_adc[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout_adc[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout_adc[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout_adc[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout_adc[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_out[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_out[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_out[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_out[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_cnt_send[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx2M             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; rstn_adc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; clk_adc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calib_ena_adc    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; adc_ena          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_out[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx2M             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; rstn_adc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; clk_adc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calib_ena_adc    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; adc_ena          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_out[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED_cnt_send[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED_cnt_send[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_cnt_send[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx2M             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rstn_adc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_adc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calib_ena_adc    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_ena          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50M    ; clk_50M  ; 17809    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50M    ; clk_50M  ; 17809    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 368   ; 368  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+-------------------------------+---------+------+---------------+
; Target                        ; Clock   ; Type ; Status        ;
+-------------------------------+---------+------+---------------+
; clk_50M                       ; clk_50M ; Base ; Constrained   ;
; clk_div:u_clk_div|clk_out_reg ;         ; Base ; Unconstrained ;
+-------------------------------+---------+------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; adc_ack        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ack_sub    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calib_ena_FPGA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nrst           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_cnt_send[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ena          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calib_ena_adc    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_adc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn_adc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx2M             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; adc_ack        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ack_sub    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calib_ena_FPGA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_adc[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nrst           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_cnt_send[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_cnt_send[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ena          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calib_ena_adc    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_adc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn_adc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx2M             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Sep 22 21:43:23 2022
Info: Command: quartus_sta Giraffe_ADC -c Giraffe_ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Giraffe_ADC.out.sdc'
Warning (332060): Node: clk_div:u_clk_div|clk_out_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cnt_ena[4] is being clocked by clk_div:u_clk_div|clk_out_reg
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk_50M (Rise) to clk_50M (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.843               0.000 clk_50M 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.629               0.000 clk_50M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_div:u_clk_div|clk_out_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cnt_ena[4] is being clocked by clk_div:u_clk_div|clk_out_reg
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk_50M (Rise) to clk_50M (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.524
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.524               0.000 clk_50M 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 clk_50M 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_div:u_clk_div|clk_out_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cnt_ena[4] is being clocked by clk_div:u_clk_div|clk_out_reg
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk_50M (Rise) to clk_50M (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.739               0.000 clk_50M 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.373               0.000 clk_50M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Thu Sep 22 21:43:25 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


