Textbook example of a pipelined RISC-V core. Supports RV32I instruction set, without CSR register and SYSTEM functions.
