/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdsrc_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/19/12 2:37p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_hdsrc_0.h $
 * 
 * Hydra_Software_Devel/1   1/19/12 2:37p vanessah
 * SW7425-2202: add B2 left out files
 *
 ***************************************************************************/

#ifndef BCHP_HDSRC_0_H__
#define BCHP_HDSRC_0_H__

/***************************************************************************
 *HDSRC_0 - Sample Rate converter HDSRC_0
 ***************************************************************************/
#define BCHP_HDSRC_0_HDSRC_REV_ID                0x00693520 /* Revision ID register */
#define BCHP_HDSRC_0_HDSRC_CONTROL               0x00693524 /* HD Sample Rate Converter control register */
#define BCHP_HDSRC_0_HDSRC_SA_CH2                0x00693528 /* CHANNEL2 SA STATUS REGISTER */
#define BCHP_HDSRC_0_HDSRC_SA_CH1                0x0069352c /* CHANNEL1 SA STATUS REGISTER */
#define BCHP_HDSRC_0_HDSRC_SA_CH0                0x00693530 /* CHANNEL0 SA STATUS REGISTER */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG             0x00693534 /* SA CONFIGURATION REGISTER */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1           0x00693538 /* Analog Scale Mult Value and offset register for options 0,1 */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3           0x0069353c /* Analog Scale Mult Value and offset register for options 2,3 */

/***************************************************************************
 *HDSRC_REV_ID - Revision ID register
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_REV_ID :: reserved0 [31:16] */
#define BCHP_HDSRC_0_HDSRC_REV_ID_reserved0_MASK                   0xffff0000
#define BCHP_HDSRC_0_HDSRC_REV_ID_reserved0_SHIFT                  16

/* HDSRC_0 :: HDSRC_REV_ID :: REVISION_ID [15:00] */
#define BCHP_HDSRC_0_HDSRC_REV_ID_REVISION_ID_MASK                 0x0000ffff
#define BCHP_HDSRC_0_HDSRC_REV_ID_REVISION_ID_SHIFT                0
#define BCHP_HDSRC_0_HDSRC_REV_ID_REVISION_ID_DEFAULT              0x00003000

/***************************************************************************
 *HDSRC_CONTROL - HD Sample Rate Converter control register
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_CONTROL :: reserved0 [31:16] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_reserved0_MASK                  0xffff0000
#define BCHP_HDSRC_0_HDSRC_CONTROL_reserved0_SHIFT                 16

/* HDSRC_0 :: HDSRC_CONTROL :: reserved_for_eco1 [15:09] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_reserved_for_eco1_MASK          0x0000fe00
#define BCHP_HDSRC_0_HDSRC_CONTROL_reserved_for_eco1_SHIFT         9
#define BCHP_HDSRC_0_HDSRC_CONTROL_reserved_for_eco1_DEFAULT       0x00000000

/* HDSRC_0 :: HDSRC_CONTROL :: HSYNC [08:07] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_HSYNC_MASK                      0x00000180
#define BCHP_HDSRC_0_HDSRC_CONTROL_HSYNC_SHIFT                     7
#define BCHP_HDSRC_0_HDSRC_CONTROL_HSYNC_Minus_6dB                 0
#define BCHP_HDSRC_0_HDSRC_CONTROL_HSYNC_Minus_11dB                1
#define BCHP_HDSRC_0_HDSRC_CONTROL_HSYNC_Minus_18dB                2

/* HDSRC_0 :: HDSRC_CONTROL :: H_CLAMP [06:06] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_H_CLAMP_MASK                    0x00000040
#define BCHP_HDSRC_0_HDSRC_CONTROL_H_CLAMP_SHIFT                   6
#define BCHP_HDSRC_0_HDSRC_CONTROL_H_CLAMP_DEFAULT                 0x00000000
#define BCHP_HDSRC_0_HDSRC_CONTROL_H_CLAMP_UNSIGNED                0
#define BCHP_HDSRC_0_HDSRC_CONTROL_H_CLAMP_SIGNED                  1

/* HDSRC_0 :: HDSRC_CONTROL :: CH12_CLAMP [05:05] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH12_CLAMP_MASK                 0x00000020
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH12_CLAMP_SHIFT                5
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH12_CLAMP_DEFAULT              0x00000001
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH12_CLAMP_UNSIGNED             0
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH12_CLAMP_SIGNED               1

/* HDSRC_0 :: HDSRC_CONTROL :: CH0_CLAMP [04:04] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_CLAMP_MASK                  0x00000010
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_CLAMP_SHIFT                 4
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_CLAMP_DEFAULT               0x00000000
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_CLAMP_UNSIGNED              0
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_CLAMP_SIGNED                1

/* HDSRC_0 :: HDSRC_CONTROL :: CH1_2 [03:02] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH1_2_MASK                      0x0000000c
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH1_2_SHIFT                     2
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH1_2_DEFAULT                   0x00000002
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH1_2_Minus_6dB                 0
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH1_2_Minus_11dB                1
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH1_2_Minus_18dB                2

/* HDSRC_0 :: HDSRC_CONTROL :: CH0 [01:00] */
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_MASK                        0x00000003
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_SHIFT                       0
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_DEFAULT                     0x00000002
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_Minus_6dB                   0
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_Minus_11dB                  1
#define BCHP_HDSRC_0_HDSRC_CONTROL_CH0_Minus_18dB                  2

/***************************************************************************
 *HDSRC_SA_CH2 - CHANNEL2 SA STATUS REGISTER
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_SA_CH2 :: STATUS [31:00] */
#define BCHP_HDSRC_0_HDSRC_SA_CH2_STATUS_MASK                      0xffffffff
#define BCHP_HDSRC_0_HDSRC_SA_CH2_STATUS_SHIFT                     0

/***************************************************************************
 *HDSRC_SA_CH1 - CHANNEL1 SA STATUS REGISTER
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_SA_CH1 :: STATUS [31:00] */
#define BCHP_HDSRC_0_HDSRC_SA_CH1_STATUS_MASK                      0xffffffff
#define BCHP_HDSRC_0_HDSRC_SA_CH1_STATUS_SHIFT                     0

/***************************************************************************
 *HDSRC_SA_CH0 - CHANNEL0 SA STATUS REGISTER
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_SA_CH0 :: STATUS [31:00] */
#define BCHP_HDSRC_0_HDSRC_SA_CH0_STATUS_MASK                      0xffffffff
#define BCHP_HDSRC_0_HDSRC_SA_CH0_STATUS_SHIFT                     0

/***************************************************************************
 *HDSRC_SA_CONFIG - SA CONFIGURATION REGISTER
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_SA_CONFIG :: reserved0 [31:13] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_reserved0_MASK                0xffffe000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_reserved0_SHIFT               13

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SEL [12:11] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SEL_MASK                      0x00001800
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SEL_SHIFT                     11
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SEL_DEFAULT                   0x00000000

/* HDSRC_0 :: HDSRC_SA_CONFIG :: EDGE_SELECT [10:09] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_EDGE_SELECT_MASK              0x00000600
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_EDGE_SELECT_SHIFT             9
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_EDGE_SELECT_DEFAULT           0x00000000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_EDGE_SELECT_RISE_EDGE         0
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_EDGE_SELECT_FALL_EDGE         1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_EDGE_SELECT_BOTH_EDGES        2
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_EDGE_SELECT_NOT_DEFINED       3

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SA_CH0_EN [08:08] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_EN_MASK                0x00000100
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_EN_SHIFT               8
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_EN_DEFAULT             0x00000000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_EN_ON                  1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_EN_OFF                 0

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SA_CH1_EN [07:07] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_EN_MASK                0x00000080
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_EN_SHIFT               7
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_EN_DEFAULT             0x00000000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_EN_ON                  1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_EN_OFF                 0

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SA_CH2_EN [06:06] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_EN_MASK                0x00000040
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_EN_SHIFT               6
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_EN_DEFAULT             0x00000000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_EN_ON                  1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_EN_OFF                 0

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SA_CH0_CLEAR [05:05] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_CLEAR_MASK             0x00000020
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_CLEAR_SHIFT            5
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_CLEAR_DEFAULT          0x00000000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_CLEAR_ON               1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH0_CLEAR_OFF              0

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SA_CH1_CLEAR [04:04] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_CLEAR_MASK             0x00000010
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_CLEAR_SHIFT            4
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_CLEAR_DEFAULT          0x00000000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_CLEAR_ON               1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH1_CLEAR_OFF              0

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SA_CH2_CLEAR [03:03] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_CLEAR_MASK             0x00000008
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_CLEAR_SHIFT            3
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_CLEAR_DEFAULT          0x00000000
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_CLEAR_ON               1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_CH2_CLEAR_OFF              0

/* HDSRC_0 :: HDSRC_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_MASK            0x00000007
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_SHIFT           0
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_DEFAULT         0x00000001
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_ZERO            0
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW      1
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS    2
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS    3
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS    4
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS    5
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS    6
#define BCHP_HDSRC_0_HDSRC_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS    7

/***************************************************************************
 *HDSRC_ANA_SCL_0_1 - Analog Scale Mult Value and offset register for options 0,1
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_ANA_SCL_0_1 :: reserved0 [31:26] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_reserved0_MASK              0xfc000000
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_reserved0_SHIFT             26

/* HDSRC_0 :: HDSRC_ANA_SCL_0_1 :: OFFSET_1 [25:22] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_OFFSET_1_MASK               0x03c00000
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_OFFSET_1_SHIFT              22
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_OFFSET_1_DEFAULT            0x00000000

/* HDSRC_0 :: HDSRC_ANA_SCL_0_1 :: VALUE_1 [21:13] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_VALUE_1_MASK                0x003fe000
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_VALUE_1_SHIFT               13
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_VALUE_1_DEFAULT             0x00000100

/* HDSRC_0 :: HDSRC_ANA_SCL_0_1 :: OFFSET_0 [12:09] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_OFFSET_0_MASK               0x00001e00
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_OFFSET_0_SHIFT              9
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_OFFSET_0_DEFAULT            0x00000000

/* HDSRC_0 :: HDSRC_ANA_SCL_0_1 :: VALUE_0 [08:00] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_VALUE_0_MASK                0x000001ff
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_VALUE_0_SHIFT               0
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_0_1_VALUE_0_DEFAULT             0x00000100

/***************************************************************************
 *HDSRC_ANA_SCL_2_3 - Analog Scale Mult Value and offset register for options 2,3
 ***************************************************************************/
/* HDSRC_0 :: HDSRC_ANA_SCL_2_3 :: reserved0 [31:26] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_reserved0_MASK              0xfc000000
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_reserved0_SHIFT             26

/* HDSRC_0 :: HDSRC_ANA_SCL_2_3 :: OFFSET_3 [25:22] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_OFFSET_3_MASK               0x03c00000
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_OFFSET_3_SHIFT              22
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_OFFSET_3_DEFAULT            0x00000000

/* HDSRC_0 :: HDSRC_ANA_SCL_2_3 :: VALUE_3 [21:13] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_VALUE_3_MASK                0x003fe000
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_VALUE_3_SHIFT               13
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_VALUE_3_DEFAULT             0x00000100

/* HDSRC_0 :: HDSRC_ANA_SCL_2_3 :: OFFSET_2 [12:09] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_OFFSET_2_MASK               0x00001e00
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_OFFSET_2_SHIFT              9
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_OFFSET_2_DEFAULT            0x00000000

/* HDSRC_0 :: HDSRC_ANA_SCL_2_3 :: VALUE_2 [08:00] */
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_VALUE_2_MASK                0x000001ff
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_VALUE_2_SHIFT               0
#define BCHP_HDSRC_0_HDSRC_ANA_SCL_2_3_VALUE_2_DEFAULT             0x00000100

#endif /* #ifndef BCHP_HDSRC_0_H__ */

/* End of File */
