
TACTS_testbed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd38  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000070c  0800cf08  0800cf08  0001cf08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d614  0800d614  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d614  0800d614  0001d614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d61c  0800d61c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d61c  0800d61c  0001d61c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d620  0800d620  0001d620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d624  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001e0  0800d804  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  0800d804  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016788  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e5f  00000000  00000000  00036998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  000397f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001078  00000000  00000000  0003a9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284e0  00000000  00000000  0003ba30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b757  00000000  00000000  00063f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f63a4  00000000  00000000  0007f667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00175a0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f40  00000000  00000000  00175a5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cef0 	.word	0x0800cef0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800cef0 	.word	0x0800cef0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08a      	sub	sp, #40	; 0x28
 800103c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	4b59      	ldr	r3, [pc, #356]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a58      	ldr	r2, [pc, #352]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b56      	ldr	r3, [pc, #344]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	4b53      	ldr	r3, [pc, #332]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a52      	ldr	r2, [pc, #328]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b50      	ldr	r3, [pc, #320]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800107e:	4b4d      	ldr	r3, [pc, #308]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a4c      	ldr	r2, [pc, #304]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b4a      	ldr	r3, [pc, #296]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001096:	4b47      	ldr	r3, [pc, #284]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a46      	ldr	r2, [pc, #280]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800109c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b44      	ldr	r3, [pc, #272]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010ae:	4b41      	ldr	r3, [pc, #260]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a40      	ldr	r2, [pc, #256]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b3e      	ldr	r3, [pc, #248]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2110      	movs	r1, #16
 80010ca:	483b      	ldr	r0, [pc, #236]	; (80011b8 <MX_GPIO_Init+0x180>)
 80010cc:	f001 fc16 	bl	80028fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	210f      	movs	r1, #15
 80010d4:	4839      	ldr	r0, [pc, #228]	; (80011bc <MX_GPIO_Init+0x184>)
 80010d6:	f001 fc11 	bl	80028fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7|GPIO_PIN_6, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	21c0      	movs	r1, #192	; 0xc0
 80010de:	4838      	ldr	r0, [pc, #224]	; (80011c0 <MX_GPIO_Init+0x188>)
 80010e0:	f001 fc0c 	bl	80028fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010e4:	2310      	movs	r3, #16
 80010e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	2300      	movs	r3, #0
 80010f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	482f      	ldr	r0, [pc, #188]	; (80011b8 <MX_GPIO_Init+0x180>)
 80010fc:	f001 f86e 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI2 PI1 PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0;
 8001100:	230f      	movs	r3, #15
 8001102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001104:	2301      	movs	r3, #1
 8001106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4619      	mov	r1, r3
 8001116:	4829      	ldr	r0, [pc, #164]	; (80011bc <MX_GPIO_Init+0x184>)
 8001118:	f001 f860 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800111c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001122:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	4619      	mov	r1, r3
 8001132:	4824      	ldr	r0, [pc, #144]	; (80011c4 <MX_GPIO_Init+0x18c>)
 8001134:	f001 f852 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001138:	23c0      	movs	r3, #192	; 0xc0
 800113a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113c:	2301      	movs	r3, #1
 800113e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	481c      	ldr	r0, [pc, #112]	; (80011c0 <MX_GPIO_Init+0x188>)
 8001150:	f001 f844 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001154:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	2300      	movs	r3, #0
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	4813      	ldr	r0, [pc, #76]	; (80011b8 <MX_GPIO_Init+0x180>)
 800116a:	f001 f837 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800116e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001174:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001178:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	480c      	ldr	r0, [pc, #48]	; (80011b8 <MX_GPIO_Init+0x180>)
 8001186:	f001 f829 	bl	80021dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2017      	movs	r0, #23
 8001190:	f000 ff42 	bl	8002018 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001194:	2017      	movs	r0, #23
 8001196:	f000 ff6b 	bl	8002070 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2100      	movs	r1, #0
 800119e:	2028      	movs	r0, #40	; 0x28
 80011a0:	f000 ff3a 	bl	8002018 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011a4:	2028      	movs	r0, #40	; 0x28
 80011a6:	f000 ff63 	bl	8002070 <HAL_NVIC_EnableIRQ>

}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40020400 	.word	0x40020400
 80011bc:	40022000 	.word	0x40022000
 80011c0:	40021800 	.word	0x40021800
 80011c4:	40020000 	.word	0x40020000

080011c8 <HX711_Init>:




void HX711_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  // Set the SCK pin to low
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2102      	movs	r1, #2
 80011d0:	4802      	ldr	r0, [pc, #8]	; (80011dc <HX711_Init+0x14>)
 80011d2:	f001 fb93 	bl	80028fc <HAL_GPIO_WritePin>
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40022000 	.word	0x40022000

080011e0 <Read_HX711>:

int32_t Read_HX711(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
  int32_t data = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	607b      	str	r3, [r7, #4]

  // Wait until the DT pin goes low
  while (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET);
 80011ea:	bf00      	nop
 80011ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f0:	4820      	ldr	r0, [pc, #128]	; (8001274 <Read_HX711+0x94>)
 80011f2:	f001 fb63 	bl	80028bc <HAL_GPIO_ReadPin>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d0f7      	beq.n	80011ec <Read_HX711+0xc>

  // Read the 24-bit data
  for (int i = 0; i < 24; i++)
 80011fc:	2300      	movs	r3, #0
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	e020      	b.n	8001244 <Read_HX711+0x64>
  {
    // Generate a clock pulse on SCK pin
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2102      	movs	r1, #2
 8001206:	481c      	ldr	r0, [pc, #112]	; (8001278 <Read_HX711+0x98>)
 8001208:	f001 fb78 	bl	80028fc <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 800120c:	2001      	movs	r0, #1
 800120e:	f000 f867 	bl	80012e0 <DelayMicroseconds>
    data = (data << 1);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	607b      	str	r3, [r7, #4]
    if (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET)
 8001218:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800121c:	4815      	ldr	r0, [pc, #84]	; (8001274 <Read_HX711+0x94>)
 800121e:	f001 fb4d 	bl	80028bc <HAL_GPIO_ReadPin>
 8001222:	4603      	mov	r3, r0
 8001224:	2b01      	cmp	r3, #1
 8001226:	d102      	bne.n	800122e <Read_HX711+0x4e>
    {
      data++;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3301      	adds	r3, #1
 800122c:	607b      	str	r3, [r7, #4]
    }
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800122e:	2200      	movs	r2, #0
 8001230:	2102      	movs	r1, #2
 8001232:	4811      	ldr	r0, [pc, #68]	; (8001278 <Read_HX711+0x98>)
 8001234:	f001 fb62 	bl	80028fc <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 8001238:	2001      	movs	r0, #1
 800123a:	f000 f851 	bl	80012e0 <DelayMicroseconds>
  for (int i = 0; i < 24; i++)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	2b17      	cmp	r3, #23
 8001248:	dddb      	ble.n	8001202 <Read_HX711+0x22>
  }

  // Generate an additional 25th pulse to set the HX711 back to idle mode
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	2102      	movs	r1, #2
 800124e:	480a      	ldr	r0, [pc, #40]	; (8001278 <Read_HX711+0x98>)
 8001250:	f001 fb54 	bl	80028fc <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001254:	2001      	movs	r0, #1
 8001256:	f000 f843 	bl	80012e0 <DelayMicroseconds>
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	2102      	movs	r1, #2
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <Read_HX711+0x98>)
 8001260:	f001 fb4c 	bl	80028fc <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001264:	2001      	movs	r0, #1
 8001266:	f000 f83b 	bl	80012e0 <DelayMicroseconds>


  // Return the 24-bit data
  return data;
 800126a:	687b      	ldr	r3, [r7, #4]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40020400 	.word	0x40020400
 8001278:	40022000 	.word	0x40022000

0800127c <UART_SendWeight_g>:

void UART_SendWeight_g(float rawData,float loadcell_slope,float loadcell_bias)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08e      	sub	sp, #56	; 0x38
 8001280:	af00      	add	r7, sp, #0
 8001282:	ed87 0a03 	vstr	s0, [r7, #12]
 8001286:	edc7 0a02 	vstr	s1, [r7, #8]
 800128a:	ed87 1a01 	vstr	s2, [r7, #4]
  float weight = loadcell_slope * rawData  + loadcell_bias;
 800128e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001292:	edd7 7a03 	vldr	s15, [r7, #12]
 8001296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800129a:	ed97 7a01 	vldr	s14, [r7, #4]
 800129e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  char buffer[32];
  int len = sprintf(buffer, "Weight: %.4f g\r\n", weight);
 80012a6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80012a8:	f7ff f96e 	bl	8000588 <__aeabi_f2d>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	f107 0010 	add.w	r0, r7, #16
 80012b4:	4908      	ldr	r1, [pc, #32]	; (80012d8 <UART_SendWeight_g+0x5c>)
 80012b6:	f008 f839 	bl	800932c <siprintf>
 80012ba:	6338      	str	r0, [r7, #48]	; 0x30

  // Send the buffer content via UART
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
 80012bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012be:	b29a      	uxth	r2, r3
 80012c0:	f107 0110 	add.w	r1, r7, #16
 80012c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c8:	4804      	ldr	r0, [pc, #16]	; (80012dc <UART_SendWeight_g+0x60>)
 80012ca:	f005 fd99 	bl	8006e00 <HAL_UART_Transmit>
}
 80012ce:	bf00      	nop
 80012d0:	3738      	adds	r7, #56	; 0x38
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	0800cf08 	.word	0x0800cf08
 80012dc:	200003b8 	.word	0x200003b8

080012e0 <DelayMicroseconds>:

  // Send the buffer content via UART
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
}
void DelayMicroseconds(uint32_t microseconds)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t ticks = microseconds;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	60fb      	str	r3, [r7, #12]
  while (ticks--)
 80012ec:	e000      	b.n	80012f0 <DelayMicroseconds+0x10>
  {
    __NOP();
 80012ee:	bf00      	nop
  while (ticks--)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	1e5a      	subs	r2, r3, #1
 80012f4:	60fa      	str	r2, [r7, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1f9      	bne.n	80012ee <DelayMicroseconds+0xe>
  }
}
 80012fa:	bf00      	nop
 80012fc:	bf00      	nop
 80012fe:	3714      	adds	r7, #20
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr

08001308 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800130c:	4b1b      	ldr	r3, [pc, #108]	; (800137c <MX_I2C1_Init+0x74>)
 800130e:	4a1c      	ldr	r2, [pc, #112]	; (8001380 <MX_I2C1_Init+0x78>)
 8001310:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8001312:	4b1a      	ldr	r3, [pc, #104]	; (800137c <MX_I2C1_Init+0x74>)
 8001314:	4a1b      	ldr	r2, [pc, #108]	; (8001384 <MX_I2C1_Init+0x7c>)
 8001316:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001318:	4b18      	ldr	r3, [pc, #96]	; (800137c <MX_I2C1_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800131e:	4b17      	ldr	r3, [pc, #92]	; (800137c <MX_I2C1_Init+0x74>)
 8001320:	2201      	movs	r2, #1
 8001322:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001324:	4b15      	ldr	r3, [pc, #84]	; (800137c <MX_I2C1_Init+0x74>)
 8001326:	2200      	movs	r2, #0
 8001328:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800132a:	4b14      	ldr	r3, [pc, #80]	; (800137c <MX_I2C1_Init+0x74>)
 800132c:	2200      	movs	r2, #0
 800132e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <MX_I2C1_Init+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001336:	4b11      	ldr	r3, [pc, #68]	; (800137c <MX_I2C1_Init+0x74>)
 8001338:	2200      	movs	r2, #0
 800133a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800133c:	4b0f      	ldr	r3, [pc, #60]	; (800137c <MX_I2C1_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001342:	480e      	ldr	r0, [pc, #56]	; (800137c <MX_I2C1_Init+0x74>)
 8001344:	f001 fb1e 	bl	8002984 <HAL_I2C_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800134e:	f000 f9cd 	bl	80016ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001352:	2100      	movs	r1, #0
 8001354:	4809      	ldr	r0, [pc, #36]	; (800137c <MX_I2C1_Init+0x74>)
 8001356:	f001 fc37 	bl	8002bc8 <HAL_I2CEx_ConfigAnalogFilter>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001360:	f000 f9c4 	bl	80016ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001364:	2100      	movs	r1, #0
 8001366:	4805      	ldr	r0, [pc, #20]	; (800137c <MX_I2C1_Init+0x74>)
 8001368:	f001 fca4 	bl	8002cb4 <HAL_I2CEx_ConfigDigitalFilter>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001372:	f000 f9bb 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	200001fc 	.word	0x200001fc
 8001380:	40005400 	.word	0x40005400
 8001384:	6000030d 	.word	0x6000030d

08001388 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b0aa      	sub	sp, #168	; 0xa8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001390:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013a0:	f107 0310 	add.w	r3, r7, #16
 80013a4:	2284      	movs	r2, #132	; 0x84
 80013a6:	2100      	movs	r1, #0
 80013a8:	4618      	mov	r0, r3
 80013aa:	f007 f937 	bl	800861c <memset>
  if(i2cHandle->Instance==I2C1)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a22      	ldr	r2, [pc, #136]	; (800143c <HAL_I2C_MspInit+0xb4>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d13c      	bne.n	8001432 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013bc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80013be:	2300      	movs	r3, #0
 80013c0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013c2:	f107 0310 	add.w	r3, r7, #16
 80013c6:	4618      	mov	r0, r3
 80013c8:	f002 fb34 	bl	8003a34 <HAL_RCCEx_PeriphCLKConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80013d2:	f000 f98b 	bl	80016ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d6:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <HAL_I2C_MspInit+0xb8>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	4a19      	ldr	r2, [pc, #100]	; (8001440 <HAL_I2C_MspInit+0xb8>)
 80013dc:	f043 0302 	orr.w	r3, r3, #2
 80013e0:	6313      	str	r3, [r2, #48]	; 0x30
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <HAL_I2C_MspInit+0xb8>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013f6:	2312      	movs	r3, #18
 80013f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001408:	2304      	movs	r3, #4
 800140a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001412:	4619      	mov	r1, r3
 8001414:	480b      	ldr	r0, [pc, #44]	; (8001444 <HAL_I2C_MspInit+0xbc>)
 8001416:	f000 fee1 	bl	80021dc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <HAL_I2C_MspInit+0xb8>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	4a08      	ldr	r2, [pc, #32]	; (8001440 <HAL_I2C_MspInit+0xb8>)
 8001420:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001424:	6413      	str	r3, [r2, #64]	; 0x40
 8001426:	4b06      	ldr	r3, [pc, #24]	; (8001440 <HAL_I2C_MspInit+0xb8>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001432:	bf00      	nop
 8001434:	37a8      	adds	r7, #168	; 0xa8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40005400 	.word	0x40005400
 8001440:	40023800 	.word	0x40023800
 8001444:	40020400 	.word	0x40020400

08001448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800144e:	f000 fc96 	bl	8001d7e <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001452:	f000 f84d 	bl	80014f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001456:	f7ff fdef 	bl	8001038 <MX_GPIO_Init>
  MX_I2C1_Init();
 800145a:	f7ff ff55 	bl	8001308 <MX_I2C1_Init>
  MX_TIM7_Init();
 800145e:	f000 fb15 	bl	8001a8c <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8001462:	f000 fbb1 	bl	8001bc8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001466:	f000 fa9b 	bl	80019a0 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800146a:	f000 f8af 	bl	80015cc <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800146e:	2100      	movs	r1, #0
 8001470:	4817      	ldr	r0, [pc, #92]	; (80014d0 <main+0x88>)
 8001472:	f003 fd0d 	bl	8004e90 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, &rxData, 1);
 8001476:	2201      	movs	r2, #1
 8001478:	4916      	ldr	r1, [pc, #88]	; (80014d4 <main+0x8c>)
 800147a:	4817      	ldr	r0, [pc, #92]	; (80014d8 <main+0x90>)
 800147c:	f005 fd43 	bl	8006f06 <HAL_UART_Receive_IT>

  // Initialize the HX711
  HX711_Init();
 8001480:	f7ff fea2 	bl	80011c8 <HX711_Init>

  /* UART interrupt initialization */
  MessageLen = sprintf((char*)Message, "JH VL53L0X test\n\r");
 8001484:	4915      	ldr	r1, [pc, #84]	; (80014dc <main+0x94>)
 8001486:	4816      	ldr	r0, [pc, #88]	; (80014e0 <main+0x98>)
 8001488:	f007 ff50 	bl	800932c <siprintf>
 800148c:	4603      	mov	r3, r0
 800148e:	b2da      	uxtb	r2, r3
 8001490:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <main+0x9c>)
 8001492:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 8001494:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <main+0x9c>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	b29a      	uxth	r2, r3
 800149a:	2364      	movs	r3, #100	; 0x64
 800149c:	4910      	ldr	r1, [pc, #64]	; (80014e0 <main+0x98>)
 800149e:	480e      	ldr	r0, [pc, #56]	; (80014d8 <main+0x90>)
 80014a0:	f005 fcae 	bl	8006e00 <HAL_UART_Transmit>
//	    receivedFlag = 0;
//	  }


	    // Read the raw data from HX711
	    rawData = Read_HX711();
 80014a4:	f7ff fe9c 	bl	80011e0 <Read_HX711>
 80014a8:	60f8      	str	r0, [r7, #12]

	    // Convert the raw data to weight (replace the calibration factor with your own)
	    float loadcell_slope = -1/1600.00f;
 80014aa:	4b0f      	ldr	r3, [pc, #60]	; (80014e8 <main+0xa0>)
 80014ac:	60bb      	str	r3, [r7, #8]
	    float loadcell_bias = 10095;
 80014ae:	4b0f      	ldr	r3, [pc, #60]	; (80014ec <main+0xa4>)
 80014b0:	607b      	str	r3, [r7, #4]


	    // Send the weight data over UART
	    UART_SendWeight_g(rawData,loadcell_slope,loadcell_bias);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014bc:	ed97 1a01 	vldr	s2, [r7, #4]
 80014c0:	edd7 0a02 	vldr	s1, [r7, #8]
 80014c4:	eeb0 0a67 	vmov.f32	s0, s15
 80014c8:	f7ff fed8 	bl	800127c <UART_SendWeight_g>
  {
 80014cc:	e7ea      	b.n	80014a4 <main+0x5c>
 80014ce:	bf00      	nop
 80014d0:	20000320 	.word	0x20000320
 80014d4:	200002d2 	.word	0x200002d2
 80014d8:	200003b8 	.word	0x200003b8
 80014dc:	0800cf30 	.word	0x0800cf30
 80014e0:	200002d4 	.word	0x200002d4
 80014e4:	20000314 	.word	0x20000314
 80014e8:	ba23d70a 	.word	0xba23d70a
 80014ec:	461dbc00 	.word	0x461dbc00

080014f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b094      	sub	sp, #80	; 0x50
 80014f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	f107 0320 	add.w	r3, r7, #32
 80014fa:	2230      	movs	r2, #48	; 0x30
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f007 f88c 	bl	800861c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001504:	f107 030c 	add.w	r3, r7, #12
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001514:	4b2b      	ldr	r3, [pc, #172]	; (80015c4 <SystemClock_Config+0xd4>)
 8001516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001518:	4a2a      	ldr	r2, [pc, #168]	; (80015c4 <SystemClock_Config+0xd4>)
 800151a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800151e:	6413      	str	r3, [r2, #64]	; 0x40
 8001520:	4b28      	ldr	r3, [pc, #160]	; (80015c4 <SystemClock_Config+0xd4>)
 8001522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800152c:	4b26      	ldr	r3, [pc, #152]	; (80015c8 <SystemClock_Config+0xd8>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a25      	ldr	r2, [pc, #148]	; (80015c8 <SystemClock_Config+0xd8>)
 8001532:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <SystemClock_Config+0xd8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001544:	2301      	movs	r3, #1
 8001546:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001548:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800154e:	2302      	movs	r3, #2
 8001550:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001552:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001556:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001558:	2319      	movs	r3, #25
 800155a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 800155c:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001560:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001562:	2302      	movs	r3, #2
 8001564:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001566:	2302      	movs	r3, #2
 8001568:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156a:	f107 0320 	add.w	r3, r7, #32
 800156e:	4618      	mov	r0, r3
 8001570:	f001 fc64 	bl	8002e3c <HAL_RCC_OscConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800157a:	f000 f8b7 	bl	80016ec <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800157e:	f001 fc0d 	bl	8002d9c <HAL_PWREx_EnableOverDrive>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001588:	f000 f8b0 	bl	80016ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800158c:	230f      	movs	r3, #15
 800158e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001590:	2302      	movs	r3, #2
 8001592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001598:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800159c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800159e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	2107      	movs	r1, #7
 80015aa:	4618      	mov	r0, r3
 80015ac:	f001 ffa0 	bl	80034f0 <HAL_RCC_ClockConfig>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0xca>
  {
    Error_Handler();
 80015b6:	f000 f899 	bl	80016ec <Error_Handler>
  }
}
 80015ba:	bf00      	nop
 80015bc:	3750      	adds	r7, #80	; 0x50
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40007000 	.word	0x40007000

080015cc <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2100      	movs	r1, #0
 80015d4:	2025      	movs	r0, #37	; 0x25
 80015d6:	f000 fd1f 	bl	8002018 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015da:	2025      	movs	r0, #37	; 0x25
 80015dc:	f000 fd48 	bl	8002070 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2101      	movs	r1, #1
 80015e4:	2037      	movs	r0, #55	; 0x37
 80015e6:	f000 fd17 	bl	8002018 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80015ea:	2037      	movs	r0, #55	; 0x37
 80015ec:	f000 fd40 	bl	8002070 <HAL_NVIC_EnableIRQ>
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a15      	ldr	r2, [pc, #84]	; (8001658 <HAL_UART_RxCpltCallback+0x64>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d124      	bne.n	8001650 <HAL_UART_RxCpltCallback+0x5c>
  {
    if (rxData != '\n' && rxBufferIndex < RX_BUFFER_SIZE - 1)
 8001606:	4b15      	ldr	r3, [pc, #84]	; (800165c <HAL_UART_RxCpltCallback+0x68>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b0a      	cmp	r3, #10
 800160c:	d00f      	beq.n	800162e <HAL_UART_RxCpltCallback+0x3a>
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <HAL_UART_RxCpltCallback+0x6c>)
 8001610:	881b      	ldrh	r3, [r3, #0]
 8001612:	2b7e      	cmp	r3, #126	; 0x7e
 8001614:	d80b      	bhi.n	800162e <HAL_UART_RxCpltCallback+0x3a>
    {
      rxBuffer[rxBufferIndex++] = rxData;
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_UART_RxCpltCallback+0x6c>)
 8001618:	881b      	ldrh	r3, [r3, #0]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	b291      	uxth	r1, r2
 800161e:	4a10      	ldr	r2, [pc, #64]	; (8001660 <HAL_UART_RxCpltCallback+0x6c>)
 8001620:	8011      	strh	r1, [r2, #0]
 8001622:	461a      	mov	r2, r3
 8001624:	4b0d      	ldr	r3, [pc, #52]	; (800165c <HAL_UART_RxCpltCallback+0x68>)
 8001626:	7819      	ldrb	r1, [r3, #0]
 8001628:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <HAL_UART_RxCpltCallback+0x70>)
 800162a:	5499      	strb	r1, [r3, r2]
 800162c:	e00b      	b.n	8001646 <HAL_UART_RxCpltCallback+0x52>
    }
    else
    {
      rxBuffer[rxBufferIndex] = '\0';
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <HAL_UART_RxCpltCallback+0x6c>)
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	461a      	mov	r2, r3
 8001634:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <HAL_UART_RxCpltCallback+0x70>)
 8001636:	2100      	movs	r1, #0
 8001638:	5499      	strb	r1, [r3, r2]
      rxBufferIndex = 0;
 800163a:	4b09      	ldr	r3, [pc, #36]	; (8001660 <HAL_UART_RxCpltCallback+0x6c>)
 800163c:	2200      	movs	r2, #0
 800163e:	801a      	strh	r2, [r3, #0]
      receivedFlag = 1; // 문자?��?�� ?��?��?��?��?��?�� ?��리는 ?��?��그�?? ?��?��?��?��?��.
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <HAL_UART_RxCpltCallback+0x74>)
 8001642:	2201      	movs	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart1, &rxData, 1);
 8001646:	2201      	movs	r2, #1
 8001648:	4904      	ldr	r1, [pc, #16]	; (800165c <HAL_UART_RxCpltCallback+0x68>)
 800164a:	4808      	ldr	r0, [pc, #32]	; (800166c <HAL_UART_RxCpltCallback+0x78>)
 800164c:	f005 fc5b 	bl	8006f06 <HAL_UART_Receive_IT>
  }
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40011000 	.word	0x40011000
 800165c:	200002d2 	.word	0x200002d2
 8001660:	200002d0 	.word	0x200002d0
 8001664:	20000250 	.word	0x20000250
 8001668:	200002d3 	.word	0x200002d3
 800166c:	200003b8 	.word	0x200003b8

08001670 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_8) // A?��?�� ???�� ?��?��?��?��
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001680:	d113      	bne.n	80016aa <HAL_GPIO_EXTI_Callback+0x3a>
  {
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)) // B?�� 값을 ?��?��
 8001682:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001686:	4816      	ldr	r0, [pc, #88]	; (80016e0 <HAL_GPIO_EXTI_Callback+0x70>)
 8001688:	f001 f918 	bl	80028bc <HAL_GPIO_ReadPin>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d005      	beq.n	800169e <HAL_GPIO_EXTI_Callback+0x2e>
    {
      encoderCount++;
 8001692:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	3301      	adds	r3, #1
 8001698:	4a12      	ldr	r2, [pc, #72]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 800169a:	6013      	str	r3, [r2, #0]
    else
    {
      encoderCount++;
    }
  }
}
 800169c:	e01c      	b.n	80016d8 <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount--;
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	4a0f      	ldr	r2, [pc, #60]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 80016a6:	6013      	str	r3, [r2, #0]
}
 80016a8:	e016      	b.n	80016d8 <HAL_GPIO_EXTI_Callback+0x68>
  else if (GPIO_Pin == GPIO_PIN_15) // B?��?�� ???�� ?��?��?��?��
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016b0:	d112      	bne.n	80016d8 <HAL_GPIO_EXTI_Callback+0x68>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) // A?�� 값을 ?��?��
 80016b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b6:	480c      	ldr	r0, [pc, #48]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x78>)
 80016b8:	f001 f900 	bl	80028bc <HAL_GPIO_ReadPin>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d005      	beq.n	80016ce <HAL_GPIO_EXTI_Callback+0x5e>
      encoderCount--;
 80016c2:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	4a06      	ldr	r2, [pc, #24]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 80016ca:	6013      	str	r3, [r2, #0]
}
 80016cc:	e004      	b.n	80016d8 <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount++;
 80016ce:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	3301      	adds	r3, #1
 80016d4:	4a03      	ldr	r2, [pc, #12]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x74>)
 80016d6:	6013      	str	r3, [r2, #0]
}
 80016d8:	bf00      	nop
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40020400 	.word	0x40020400
 80016e4:	20000318 	.word	0x20000318
 80016e8:	40020000 	.word	0x40020000

080016ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016f0:	b672      	cpsid	i
}
 80016f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <Error_Handler+0x8>

080016f6 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	4b0f      	ldr	r3, [pc, #60]	; (8001750 <HAL_MspInit+0x44>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	4a0e      	ldr	r2, [pc, #56]	; (8001750 <HAL_MspInit+0x44>)
 8001718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171c:	6413      	str	r3, [r2, #64]	; 0x40
 800171e:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <HAL_MspInit+0x44>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_MspInit+0x44>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172e:	4a08      	ldr	r2, [pc, #32]	; (8001750 <HAL_MspInit+0x44>)
 8001730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001734:	6453      	str	r3, [r2, #68]	; 0x44
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_MspInit+0x44>)
 8001738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800173e:	603b      	str	r3, [r7, #0]
 8001740:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800

08001754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <NMI_Handler+0x4>

0800175a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800175e:	e7fe      	b.n	800175e <HardFault_Handler+0x4>

08001760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001764:	e7fe      	b.n	8001764 <MemManage_Handler+0x4>

08001766 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800176a:	e7fe      	b.n	800176a <BusFault_Handler+0x4>

0800176c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001770:	e7fe      	b.n	8001770 <UsageFault_Handler+0x4>

08001772 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a0:	f000 fb2a 	bl	8001df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80017ac:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017b0:	f001 f8d0 	bl	8002954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80017bc:	4802      	ldr	r0, [pc, #8]	; (80017c8 <USART1_IRQHandler+0x10>)
 80017be:	f005 fbe7 	bl	8006f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200003b8 	.word	0x200003b8

080017cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80017d0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80017d4:	f001 f8be 	bl	8002954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}

080017dc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80017e0:	4802      	ldr	r0, [pc, #8]	; (80017ec <TIM7_IRQHandler+0x10>)
 80017e2:	f003 fd1f 	bl	8005224 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	2000036c 	.word	0x2000036c

080017f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  return 1;
 80017f4:	2301      	movs	r3, #1
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <_kill>:

int _kill(int pid, int sig)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800180a:	f006 fecf 	bl	80085ac <__errno>
 800180e:	4603      	mov	r3, r0
 8001810:	2216      	movs	r2, #22
 8001812:	601a      	str	r2, [r3, #0]
  return -1;
 8001814:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001818:	4618      	mov	r0, r3
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <_exit>:

void _exit (int status)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001828:	f04f 31ff 	mov.w	r1, #4294967295
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff ffe7 	bl	8001800 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001832:	e7fe      	b.n	8001832 <_exit+0x12>

08001834 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	e00a      	b.n	800185c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001846:	f3af 8000 	nop.w
 800184a:	4601      	mov	r1, r0
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	1c5a      	adds	r2, r3, #1
 8001850:	60ba      	str	r2, [r7, #8]
 8001852:	b2ca      	uxtb	r2, r1
 8001854:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3301      	adds	r3, #1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	429a      	cmp	r2, r3
 8001862:	dbf0      	blt.n	8001846 <_read+0x12>
  }

  return len;
 8001864:	687b      	ldr	r3, [r7, #4]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	60f8      	str	r0, [r7, #12]
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	e009      	b.n	8001894 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	1c5a      	adds	r2, r3, #1
 8001884:	60ba      	str	r2, [r7, #8]
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	4618      	mov	r0, r3
 800188a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	3301      	adds	r3, #1
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	429a      	cmp	r2, r3
 800189a:	dbf1      	blt.n	8001880 <_write+0x12>
  }
  return len;
 800189c:	687b      	ldr	r3, [r7, #4]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <_close>:

int _close(int file)
{
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
 80018c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ce:	605a      	str	r2, [r3, #4]
  return 0;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_isatty>:

int _isatty(int file)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
	...

08001910 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001918:	4a14      	ldr	r2, [pc, #80]	; (800196c <_sbrk+0x5c>)
 800191a:	4b15      	ldr	r3, [pc, #84]	; (8001970 <_sbrk+0x60>)
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <_sbrk+0x64>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d102      	bne.n	8001932 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <_sbrk+0x64>)
 800192e:	4a12      	ldr	r2, [pc, #72]	; (8001978 <_sbrk+0x68>)
 8001930:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <_sbrk+0x64>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4413      	add	r3, r2
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	429a      	cmp	r2, r3
 800193e:	d207      	bcs.n	8001950 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001940:	f006 fe34 	bl	80085ac <__errno>
 8001944:	4603      	mov	r3, r0
 8001946:	220c      	movs	r2, #12
 8001948:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
 800194e:	e009      	b.n	8001964 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001950:	4b08      	ldr	r3, [pc, #32]	; (8001974 <_sbrk+0x64>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001956:	4b07      	ldr	r3, [pc, #28]	; (8001974 <_sbrk+0x64>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	4a05      	ldr	r2, [pc, #20]	; (8001974 <_sbrk+0x64>)
 8001960:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001962:	68fb      	ldr	r3, [r7, #12]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20050000 	.word	0x20050000
 8001970:	00000400 	.word	0x00000400
 8001974:	2000031c 	.word	0x2000031c
 8001978:	20000458 	.word	0x20000458

0800197c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <SystemInit+0x20>)
 8001982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001986:	4a05      	ldr	r2, [pc, #20]	; (800199c <SystemInit+0x20>)
 8001988:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800198c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08e      	sub	sp, #56	; 0x38
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b4:	f107 031c 	add.w	r3, r7, #28
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019c0:	463b      	mov	r3, r7
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	611a      	str	r2, [r3, #16]
 80019ce:	615a      	str	r2, [r3, #20]
 80019d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019d2:	4b2d      	ldr	r3, [pc, #180]	; (8001a88 <MX_TIM2_Init+0xe8>)
 80019d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 80019da:	4b2b      	ldr	r3, [pc, #172]	; (8001a88 <MX_TIM2_Init+0xe8>)
 80019dc:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80019e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e2:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <MX_TIM2_Init+0xe8>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 80019e8:	4b27      	ldr	r3, [pc, #156]	; (8001a88 <MX_TIM2_Init+0xe8>)
 80019ea:	2231      	movs	r2, #49	; 0x31
 80019ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ee:	4b26      	ldr	r3, [pc, #152]	; (8001a88 <MX_TIM2_Init+0xe8>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f4:	4b24      	ldr	r3, [pc, #144]	; (8001a88 <MX_TIM2_Init+0xe8>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019fa:	4823      	ldr	r0, [pc, #140]	; (8001a88 <MX_TIM2_Init+0xe8>)
 80019fc:	f002 fffe 	bl	80049fc <HAL_TIM_Base_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001a06:	f7ff fe71 	bl	80016ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a14:	4619      	mov	r1, r3
 8001a16:	481c      	ldr	r0, [pc, #112]	; (8001a88 <MX_TIM2_Init+0xe8>)
 8001a18:	f003 ff8c 	bl	8005934 <HAL_TIM_ConfigClockSource>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a22:	f7ff fe63 	bl	80016ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a26:	4818      	ldr	r0, [pc, #96]	; (8001a88 <MX_TIM2_Init+0xe8>)
 8001a28:	f003 f908 	bl	8004c3c <HAL_TIM_PWM_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a32:	f7ff fe5b 	bl	80016ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a3e:	f107 031c 	add.w	r3, r7, #28
 8001a42:	4619      	mov	r1, r3
 8001a44:	4810      	ldr	r0, [pc, #64]	; (8001a88 <MX_TIM2_Init+0xe8>)
 8001a46:	f004 ffa5 	bl	8006994 <HAL_TIMEx_MasterConfigSynchronization>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a50:	f7ff fe4c 	bl	80016ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a54:	2360      	movs	r3, #96	; 0x60
 8001a56:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a64:	463b      	mov	r3, r7
 8001a66:	2200      	movs	r2, #0
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4807      	ldr	r0, [pc, #28]	; (8001a88 <MX_TIM2_Init+0xe8>)
 8001a6c:	f003 fcfa 	bl	8005464 <HAL_TIM_PWM_ConfigChannel>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001a76:	f7ff fe39 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a7a:	4803      	ldr	r0, [pc, #12]	; (8001a88 <MX_TIM2_Init+0xe8>)
 8001a7c:	f000 f86e 	bl	8001b5c <HAL_TIM_MspPostInit>

}
 8001a80:	bf00      	nop
 8001a82:	3738      	adds	r7, #56	; 0x38
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20000320 	.word	0x20000320

08001a8c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001a9c:	4b14      	ldr	r3, [pc, #80]	; (8001af0 <MX_TIM7_Init+0x64>)
 8001a9e:	4a15      	ldr	r2, [pc, #84]	; (8001af4 <MX_TIM7_Init+0x68>)
 8001aa0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 8001aa2:	4b13      	ldr	r3, [pc, #76]	; (8001af0 <MX_TIM7_Init+0x64>)
 8001aa4:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8001aa8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aaa:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <MX_TIM7_Init+0x64>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50-1;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <MX_TIM7_Init+0x64>)
 8001ab2:	2231      	movs	r2, #49	; 0x31
 8001ab4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <MX_TIM7_Init+0x64>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001abc:	480c      	ldr	r0, [pc, #48]	; (8001af0 <MX_TIM7_Init+0x64>)
 8001abe:	f002 ff9d 	bl	80049fc <HAL_TIM_Base_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001ac8:	f7ff fe10 	bl	80016ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001acc:	2300      	movs	r3, #0
 8001ace:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4805      	ldr	r0, [pc, #20]	; (8001af0 <MX_TIM7_Init+0x64>)
 8001ada:	f004 ff5b 	bl	8006994 <HAL_TIMEx_MasterConfigSynchronization>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001ae4:	f7ff fe02 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000036c 	.word	0x2000036c
 8001af4:	40001400 	.word	0x40001400

08001af8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b08:	d10c      	bne.n	8001b24 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b0a:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_TIM_Base_MspInit+0x5c>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	4a11      	ldr	r2, [pc, #68]	; (8001b54 <HAL_TIM_Base_MspInit+0x5c>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6413      	str	r3, [r2, #64]	; 0x40
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <HAL_TIM_Base_MspInit+0x5c>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001b22:	e010      	b.n	8001b46 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a0b      	ldr	r2, [pc, #44]	; (8001b58 <HAL_TIM_Base_MspInit+0x60>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d10b      	bne.n	8001b46 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <HAL_TIM_Base_MspInit+0x5c>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	4a08      	ldr	r2, [pc, #32]	; (8001b54 <HAL_TIM_Base_MspInit+0x5c>)
 8001b34:	f043 0320 	orr.w	r3, r3, #32
 8001b38:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_TIM_Base_MspInit+0x5c>)
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3e:	f003 0320 	and.w	r3, r3, #32
 8001b42:	60bb      	str	r3, [r7, #8]
 8001b44:	68bb      	ldr	r3, [r7, #8]
}
 8001b46:	bf00      	nop
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40001400 	.word	0x40001400

08001b5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 030c 	add.w	r3, r7, #12
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b7c:	d11c      	bne.n	8001bb8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7e:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <HAL_TIM_MspPostInit+0x64>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	4a0f      	ldr	r2, [pc, #60]	; (8001bc0 <HAL_TIM_MspPostInit+0x64>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <HAL_TIM_MspPostInit+0x64>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bac:	f107 030c 	add.w	r3, r7, #12
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4804      	ldr	r0, [pc, #16]	; (8001bc4 <HAL_TIM_MspPostInit+0x68>)
 8001bb4:	f000 fb12 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001bb8:	bf00      	nop
 8001bba:	3720      	adds	r7, #32
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020000 	.word	0x40020000

08001bc8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bcc:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001bce:	4a15      	ldr	r2, [pc, #84]	; (8001c24 <MX_USART1_UART_Init+0x5c>)
 8001bd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bd2:	4b13      	ldr	r3, [pc, #76]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bda:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001bee:	220c      	movs	r2, #12
 8001bf0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	; (8001c20 <MX_USART1_UART_Init+0x58>)
 8001c0c:	f005 f838 	bl	8006c80 <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c16:	f7ff fd69 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200003b8 	.word	0x200003b8
 8001c24:	40011000 	.word	0x40011000

08001c28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b0ac      	sub	sp, #176	; 0xb0
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c40:	f107 0318 	add.w	r3, r7, #24
 8001c44:	2284      	movs	r2, #132	; 0x84
 8001c46:	2100      	movs	r1, #0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f006 fce7 	bl	800861c <memset>
  if(uartHandle->Instance==USART1)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a32      	ldr	r2, [pc, #200]	; (8001d1c <HAL_UART_MspInit+0xf4>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d15c      	bne.n	8001d12 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c58:	2340      	movs	r3, #64	; 0x40
 8001c5a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c60:	f107 0318 	add.w	r3, r7, #24
 8001c64:	4618      	mov	r0, r3
 8001c66:	f001 fee5 	bl	8003a34 <HAL_RCCEx_PeriphCLKConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c70:	f7ff fd3c 	bl	80016ec <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c74:	4b2a      	ldr	r3, [pc, #168]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c78:	4a29      	ldr	r2, [pc, #164]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001c7a:	f043 0310 	orr.w	r3, r3, #16
 8001c7e:	6453      	str	r3, [r2, #68]	; 0x44
 8001c80:	4b27      	ldr	r3, [pc, #156]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c84:	f003 0310 	and.w	r3, r3, #16
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8c:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c90:	4a23      	ldr	r2, [pc, #140]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001c92:	f043 0302 	orr.w	r3, r3, #2
 8001c96:	6313      	str	r3, [r2, #48]	; 0x30
 8001c98:	4b21      	ldr	r3, [pc, #132]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca4:	4b1e      	ldr	r3, [pc, #120]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	4a1d      	ldr	r2, [pc, #116]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb0:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <HAL_UART_MspInit+0xf8>)
 8001cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cbc:	2380      	movs	r3, #128	; 0x80
 8001cbe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cd4:	2307      	movs	r3, #7
 8001cd6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cda:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4810      	ldr	r0, [pc, #64]	; (8001d24 <HAL_UART_MspInit+0xfc>)
 8001ce2:	f000 fa7b 	bl	80021dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ce6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d00:	2307      	movs	r3, #7
 8001d02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d06:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4806      	ldr	r0, [pc, #24]	; (8001d28 <HAL_UART_MspInit+0x100>)
 8001d0e:	f000 fa65 	bl	80021dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001d12:	bf00      	nop
 8001d14:	37b0      	adds	r7, #176	; 0xb0
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40011000 	.word	0x40011000
 8001d20:	40023800 	.word	0x40023800
 8001d24:	40020400 	.word	0x40020400
 8001d28:	40020000 	.word	0x40020000

08001d2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d64 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d30:	480d      	ldr	r0, [pc, #52]	; (8001d68 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d32:	490e      	ldr	r1, [pc, #56]	; (8001d6c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d34:	4a0e      	ldr	r2, [pc, #56]	; (8001d70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d38:	e002      	b.n	8001d40 <LoopCopyDataInit>

08001d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d3e:	3304      	adds	r3, #4

08001d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d44:	d3f9      	bcc.n	8001d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d46:	4a0b      	ldr	r2, [pc, #44]	; (8001d74 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d48:	4c0b      	ldr	r4, [pc, #44]	; (8001d78 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d4c:	e001      	b.n	8001d52 <LoopFillZerobss>

08001d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d50:	3204      	adds	r2, #4

08001d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d54:	d3fb      	bcc.n	8001d4e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d56:	f7ff fe11 	bl	800197c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d5a:	f006 fc2d 	bl	80085b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d5e:	f7ff fb73 	bl	8001448 <main>
  bx  lr    
 8001d62:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d64:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d6c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001d70:	0800d624 	.word	0x0800d624
  ldr r2, =_sbss
 8001d74:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001d78:	20000454 	.word	0x20000454

08001d7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d7c:	e7fe      	b.n	8001d7c <ADC_IRQHandler>

08001d7e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d82:	2003      	movs	r0, #3
 8001d84:	f000 f928 	bl	8001fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d88:	200f      	movs	r0, #15
 8001d8a:	f000 f805 	bl	8001d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d8e:	f7ff fcbd 	bl	800170c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d92:	2300      	movs	r3, #0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001da0:	4b12      	ldr	r3, [pc, #72]	; (8001dec <HAL_InitTick+0x54>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <HAL_InitTick+0x58>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4619      	mov	r1, r3
 8001daa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db6:	4618      	mov	r0, r3
 8001db8:	f000 f972 	bl	80020a0 <HAL_SYSTICK_Config>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e00e      	b.n	8001de4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b0f      	cmp	r3, #15
 8001dca:	d80a      	bhi.n	8001de2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	6879      	ldr	r1, [r7, #4]
 8001dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd4:	f000 f920 	bl	8002018 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dd8:	4a06      	ldr	r2, [pc, #24]	; (8001df4 <HAL_InitTick+0x5c>)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	e000      	b.n	8001de4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000000 	.word	0x20000000
 8001df0:	20000008 	.word	0x20000008
 8001df4:	20000004 	.word	0x20000004

08001df8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dfc:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <HAL_IncTick+0x20>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	461a      	mov	r2, r3
 8001e02:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <HAL_IncTick+0x24>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4413      	add	r3, r2
 8001e08:	4a04      	ldr	r2, [pc, #16]	; (8001e1c <HAL_IncTick+0x24>)
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	20000008 	.word	0x20000008
 8001e1c:	20000440 	.word	0x20000440

08001e20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return uwTick;
 8001e24:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <HAL_GetTick+0x14>)
 8001e26:	681b      	ldr	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000440 	.word	0x20000440

08001e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e48:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <__NVIC_SetPriorityGrouping+0x40>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e4e:	68ba      	ldr	r2, [r7, #8]
 8001e50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e54:	4013      	ands	r3, r2
 8001e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <__NVIC_SetPriorityGrouping+0x44>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e66:	4a04      	ldr	r2, [pc, #16]	; (8001e78 <__NVIC_SetPriorityGrouping+0x40>)
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	60d3      	str	r3, [r2, #12]
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000ed00 	.word	0xe000ed00
 8001e7c:	05fa0000 	.word	0x05fa0000

08001e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e84:	4b04      	ldr	r3, [pc, #16]	; (8001e98 <__NVIC_GetPriorityGrouping+0x18>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	0a1b      	lsrs	r3, r3, #8
 8001e8a:	f003 0307 	and.w	r3, r3, #7
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	db0b      	blt.n	8001ec6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	f003 021f 	and.w	r2, r3, #31
 8001eb4:	4907      	ldr	r1, [pc, #28]	; (8001ed4 <__NVIC_EnableIRQ+0x38>)
 8001eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eba:	095b      	lsrs	r3, r3, #5
 8001ebc:	2001      	movs	r0, #1
 8001ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8001ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	e000e100 	.word	0xe000e100

08001ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	6039      	str	r1, [r7, #0]
 8001ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	db0a      	blt.n	8001f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	490c      	ldr	r1, [pc, #48]	; (8001f24 <__NVIC_SetPriority+0x4c>)
 8001ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef6:	0112      	lsls	r2, r2, #4
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	440b      	add	r3, r1
 8001efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f00:	e00a      	b.n	8001f18 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	b2da      	uxtb	r2, r3
 8001f06:	4908      	ldr	r1, [pc, #32]	; (8001f28 <__NVIC_SetPriority+0x50>)
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	f003 030f 	and.w	r3, r3, #15
 8001f0e:	3b04      	subs	r3, #4
 8001f10:	0112      	lsls	r2, r2, #4
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	440b      	add	r3, r1
 8001f16:	761a      	strb	r2, [r3, #24]
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	e000e100 	.word	0xe000e100
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b089      	sub	sp, #36	; 0x24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f1c3 0307 	rsb	r3, r3, #7
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	bf28      	it	cs
 8001f4a:	2304      	movcs	r3, #4
 8001f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	3304      	adds	r3, #4
 8001f52:	2b06      	cmp	r3, #6
 8001f54:	d902      	bls.n	8001f5c <NVIC_EncodePriority+0x30>
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3b03      	subs	r3, #3
 8001f5a:	e000      	b.n	8001f5e <NVIC_EncodePriority+0x32>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f60:	f04f 32ff 	mov.w	r2, #4294967295
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	401a      	ands	r2, r3
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f74:	f04f 31ff 	mov.w	r1, #4294967295
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	43d9      	mvns	r1, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f84:	4313      	orrs	r3, r2
         );
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3724      	adds	r7, #36	; 0x24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
	...

08001f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fa4:	d301      	bcc.n	8001faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e00f      	b.n	8001fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001faa:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <SysTick_Config+0x40>)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb2:	210f      	movs	r1, #15
 8001fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb8:	f7ff ff8e 	bl	8001ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fbc:	4b05      	ldr	r3, [pc, #20]	; (8001fd4 <SysTick_Config+0x40>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc2:	4b04      	ldr	r3, [pc, #16]	; (8001fd4 <SysTick_Config+0x40>)
 8001fc4:	2207      	movs	r2, #7
 8001fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	e000e010 	.word	0xe000e010

08001fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2b07      	cmp	r3, #7
 8001fe4:	d00f      	beq.n	8002006 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b06      	cmp	r3, #6
 8001fea:	d00c      	beq.n	8002006 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b05      	cmp	r3, #5
 8001ff0:	d009      	beq.n	8002006 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d006      	beq.n	8002006 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d003      	beq.n	8002006 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ffe:	2191      	movs	r1, #145	; 0x91
 8002000:	4804      	ldr	r0, [pc, #16]	; (8002014 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002002:	f7ff fb78 	bl	80016f6 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ff16 	bl	8001e38 <__NVIC_SetPriorityGrouping>
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	0800cf44 	.word	0x0800cf44

08002018 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
 8002024:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b0f      	cmp	r3, #15
 800202e:	d903      	bls.n	8002038 <HAL_NVIC_SetPriority+0x20>
 8002030:	21a9      	movs	r1, #169	; 0xa9
 8002032:	480e      	ldr	r0, [pc, #56]	; (800206c <HAL_NVIC_SetPriority+0x54>)
 8002034:	f7ff fb5f 	bl	80016f6 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	2b0f      	cmp	r3, #15
 800203c:	d903      	bls.n	8002046 <HAL_NVIC_SetPriority+0x2e>
 800203e:	21aa      	movs	r1, #170	; 0xaa
 8002040:	480a      	ldr	r0, [pc, #40]	; (800206c <HAL_NVIC_SetPriority+0x54>)
 8002042:	f7ff fb58 	bl	80016f6 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002046:	f7ff ff1b 	bl	8001e80 <__NVIC_GetPriorityGrouping>
 800204a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	68b9      	ldr	r1, [r7, #8]
 8002050:	6978      	ldr	r0, [r7, #20]
 8002052:	f7ff ff6b 	bl	8001f2c <NVIC_EncodePriority>
 8002056:	4602      	mov	r2, r0
 8002058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800205c:	4611      	mov	r1, r2
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff ff3a 	bl	8001ed8 <__NVIC_SetPriority>
}
 8002064:	bf00      	nop
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	0800cf44 	.word	0x0800cf44

08002070 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	da03      	bge.n	800208a <HAL_NVIC_EnableIRQ+0x1a>
 8002082:	21bd      	movs	r1, #189	; 0xbd
 8002084:	4805      	ldr	r0, [pc, #20]	; (800209c <HAL_NVIC_EnableIRQ+0x2c>)
 8002086:	f7ff fb36 	bl	80016f6 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff ff04 	bl	8001e9c <__NVIC_EnableIRQ>
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	0800cf44 	.word	0x0800cf44

080020a0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f7ff ff73 	bl	8001f94 <SysTick_Config>
 80020ae:	4603      	mov	r3, r0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020c6:	f7ff feab 	bl	8001e20 <HAL_GetTick>
 80020ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d008      	beq.n	80020ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2280      	movs	r2, #128	; 0x80
 80020dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e052      	b.n	8002190 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 0216 	bic.w	r2, r2, #22
 80020f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	695a      	ldr	r2, [r3, #20]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002108:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	2b00      	cmp	r3, #0
 8002110:	d103      	bne.n	800211a <HAL_DMA_Abort+0x62>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002116:	2b00      	cmp	r3, #0
 8002118:	d007      	beq.n	800212a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0208 	bic.w	r2, r2, #8
 8002128:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 0201 	bic.w	r2, r2, #1
 8002138:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800213a:	e013      	b.n	8002164 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800213c:	f7ff fe70 	bl	8001e20 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b05      	cmp	r3, #5
 8002148:	d90c      	bls.n	8002164 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2220      	movs	r2, #32
 800214e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2203      	movs	r2, #3
 8002154:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e015      	b.n	8002190 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1e4      	bne.n	800213c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002176:	223f      	movs	r2, #63	; 0x3f
 8002178:	409a      	lsls	r2, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d004      	beq.n	80021b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2280      	movs	r2, #128	; 0x80
 80021b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e00c      	b.n	80021d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2205      	movs	r2, #5
 80021ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0201 	bic.w	r2, r2, #1
 80021cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b088      	sub	sp, #32
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80021ea:	2300      	movs	r3, #0
 80021ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021ee:	2300      	movs	r3, #0
 80021f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a3a      	ldr	r2, [pc, #232]	; (80022e4 <HAL_GPIO_Init+0x108>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d02b      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a39      	ldr	r2, [pc, #228]	; (80022e8 <HAL_GPIO_Init+0x10c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d027      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a38      	ldr	r2, [pc, #224]	; (80022ec <HAL_GPIO_Init+0x110>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d023      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a37      	ldr	r2, [pc, #220]	; (80022f0 <HAL_GPIO_Init+0x114>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d01f      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a36      	ldr	r2, [pc, #216]	; (80022f4 <HAL_GPIO_Init+0x118>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d01b      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a35      	ldr	r2, [pc, #212]	; (80022f8 <HAL_GPIO_Init+0x11c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d017      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a34      	ldr	r2, [pc, #208]	; (80022fc <HAL_GPIO_Init+0x120>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d013      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a33      	ldr	r2, [pc, #204]	; (8002300 <HAL_GPIO_Init+0x124>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d00f      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a32      	ldr	r2, [pc, #200]	; (8002304 <HAL_GPIO_Init+0x128>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00b      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a31      	ldr	r2, [pc, #196]	; (8002308 <HAL_GPIO_Init+0x12c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d007      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a30      	ldr	r2, [pc, #192]	; (800230c <HAL_GPIO_Init+0x130>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_Init+0x7a>
 800224e:	21aa      	movs	r1, #170	; 0xaa
 8002250:	482f      	ldr	r0, [pc, #188]	; (8002310 <HAL_GPIO_Init+0x134>)
 8002252:	f7ff fa50 	bl	80016f6 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	b29b      	uxth	r3, r3
 800225c:	2b00      	cmp	r3, #0
 800225e:	d103      	bne.n	8002268 <HAL_GPIO_Init+0x8c>
 8002260:	21ab      	movs	r1, #171	; 0xab
 8002262:	482b      	ldr	r0, [pc, #172]	; (8002310 <HAL_GPIO_Init+0x134>)
 8002264:	f7ff fa47 	bl	80016f6 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d035      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d031      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b11      	cmp	r3, #17
 800227e:	d02d      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b02      	cmp	r3, #2
 8002286:	d029      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b12      	cmp	r3, #18
 800228e:	d025      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8002298:	d020      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80022a2:	d01b      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 80022ac:	d016      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 80022b6:	d011      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80022c0:	d00c      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 80022ca:	d007      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2b03      	cmp	r3, #3
 80022d2:	d003      	beq.n	80022dc <HAL_GPIO_Init+0x100>
 80022d4:	21ac      	movs	r1, #172	; 0xac
 80022d6:	480e      	ldr	r0, [pc, #56]	; (8002310 <HAL_GPIO_Init+0x134>)
 80022d8:	f7ff fa0d 	bl	80016f6 <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80022dc:	2300      	movs	r3, #0
 80022de:	61fb      	str	r3, [r7, #28]
 80022e0:	e2c7      	b.n	8002872 <HAL_GPIO_Init+0x696>
 80022e2:	bf00      	nop
 80022e4:	40020000 	.word	0x40020000
 80022e8:	40020400 	.word	0x40020400
 80022ec:	40020800 	.word	0x40020800
 80022f0:	40020c00 	.word	0x40020c00
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40021400 	.word	0x40021400
 80022fc:	40021800 	.word	0x40021800
 8002300:	40021c00 	.word	0x40021c00
 8002304:	40022000 	.word	0x40022000
 8002308:	40022400 	.word	0x40022400
 800230c:	40022800 	.word	0x40022800
 8002310:	0800cf80 	.word	0x0800cf80
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002314:	2201      	movs	r2, #1
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	429a      	cmp	r2, r3
 800232e:	f040 829d 	bne.w	800286c <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 0303 	and.w	r3, r3, #3
 800233a:	2b01      	cmp	r3, #1
 800233c:	d005      	beq.n	800234a <HAL_GPIO_Init+0x16e>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d144      	bne.n	80023d4 <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00f      	beq.n	8002372 <HAL_GPIO_Init+0x196>
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d00b      	beq.n	8002372 <HAL_GPIO_Init+0x196>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	2b02      	cmp	r3, #2
 8002360:	d007      	beq.n	8002372 <HAL_GPIO_Init+0x196>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	2b03      	cmp	r3, #3
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_Init+0x196>
 800236a:	21bd      	movs	r1, #189	; 0xbd
 800236c:	4831      	ldr	r0, [pc, #196]	; (8002434 <HAL_GPIO_Init+0x258>)
 800236e:	f7ff f9c2 	bl	80016f6 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	2203      	movs	r2, #3
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4013      	ands	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023a8:	2201      	movs	r2, #1
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 0201 	and.w	r2, r3, #1
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	2b03      	cmp	r3, #3
 80023de:	d02b      	beq.n	8002438 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00b      	beq.n	8002400 <HAL_GPIO_Init+0x224>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d007      	beq.n	8002400 <HAL_GPIO_Init+0x224>
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d003      	beq.n	8002400 <HAL_GPIO_Init+0x224>
 80023f8:	21ce      	movs	r1, #206	; 0xce
 80023fa:	480e      	ldr	r0, [pc, #56]	; (8002434 <HAL_GPIO_Init+0x258>)
 80023fc:	f7ff f97b 	bl	80016f6 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	2203      	movs	r2, #3
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4313      	orrs	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	60da      	str	r2, [r3, #12]
 8002430:	e002      	b.n	8002438 <HAL_GPIO_Init+0x25c>
 8002432:	bf00      	nop
 8002434:	0800cf80 	.word	0x0800cf80
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	2b02      	cmp	r3, #2
 8002442:	f040 8134 	bne.w	80026ae <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f000 810b 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	2b01      	cmp	r3, #1
 8002456:	f000 8106 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8101 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 80fc 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	2b00      	cmp	r3, #0
 8002474:	f000 80f7 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	2b01      	cmp	r3, #1
 800247e:	f000 80f2 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	2b02      	cmp	r3, #2
 8002488:	f000 80ed 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	2b02      	cmp	r3, #2
 8002492:	f000 80e8 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	2b02      	cmp	r3, #2
 800249c:	f000 80e3 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	691b      	ldr	r3, [r3, #16]
 80024a4:	2b03      	cmp	r3, #3
 80024a6:	f000 80de 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	f000 80d9 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	2b03      	cmp	r3, #3
 80024ba:	f000 80d4 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	f000 80cf 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	2b03      	cmp	r3, #3
 80024ce:	f000 80ca 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	2b03      	cmp	r3, #3
 80024d8:	f000 80c5 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	2b04      	cmp	r3, #4
 80024e2:	f000 80c0 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	f000 80bb 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	2b04      	cmp	r3, #4
 80024f6:	f000 80b6 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	2b04      	cmp	r3, #4
 8002500:	f000 80b1 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	2b04      	cmp	r3, #4
 800250a:	f000 80ac 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	2b05      	cmp	r3, #5
 8002514:	f000 80a7 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	2b05      	cmp	r3, #5
 800251e:	f000 80a2 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	2b05      	cmp	r3, #5
 8002528:	f000 809d 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	2b05      	cmp	r3, #5
 8002532:	f000 8098 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	2b05      	cmp	r3, #5
 800253c:	f000 8093 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	2b05      	cmp	r3, #5
 8002546:	f000 808e 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	2b06      	cmp	r3, #6
 8002550:	f000 8089 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	2b06      	cmp	r3, #6
 800255a:	f000 8084 	beq.w	8002666 <HAL_GPIO_Init+0x48a>
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	2b07      	cmp	r3, #7
 8002564:	d07f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	2b07      	cmp	r3, #7
 800256c:	d07b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	2b07      	cmp	r3, #7
 8002574:	d077      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	2b07      	cmp	r3, #7
 800257c:	d073      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	2b07      	cmp	r3, #7
 8002584:	d06f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	2b07      	cmp	r3, #7
 800258c:	d06b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	2b07      	cmp	r3, #7
 8002594:	d067      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	2b08      	cmp	r3, #8
 800259c:	d063      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d05f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d05b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	2b08      	cmp	r3, #8
 80025b4:	d057      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	2b08      	cmp	r3, #8
 80025bc:	d053      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d04f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	d04b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	2b09      	cmp	r3, #9
 80025d4:	d047      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	2b09      	cmp	r3, #9
 80025dc:	d043      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	2b09      	cmp	r3, #9
 80025e4:	d03f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	2b09      	cmp	r3, #9
 80025ec:	d03b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	2b09      	cmp	r3, #9
 80025f4:	d037      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	2b09      	cmp	r3, #9
 80025fc:	d033      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	2b09      	cmp	r3, #9
 8002604:	d02f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	2b0a      	cmp	r3, #10
 800260c:	d02b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	2b0a      	cmp	r3, #10
 8002614:	d027      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	2b0a      	cmp	r3, #10
 800261c:	d023      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	2b0a      	cmp	r3, #10
 8002624:	d01f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	2b0b      	cmp	r3, #11
 800262c:	d01b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b0c      	cmp	r3, #12
 8002634:	d017      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	2b0c      	cmp	r3, #12
 800263c:	d013      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	2b0c      	cmp	r3, #12
 8002644:	d00f      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	2b0f      	cmp	r3, #15
 800264c:	d00b      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	2b0d      	cmp	r3, #13
 8002654:	d007      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	2b0e      	cmp	r3, #14
 800265c:	d003      	beq.n	8002666 <HAL_GPIO_Init+0x48a>
 800265e:	21db      	movs	r1, #219	; 0xdb
 8002660:	4888      	ldr	r0, [pc, #544]	; (8002884 <HAL_GPIO_Init+0x6a8>)
 8002662:	f7ff f848 	bl	80016f6 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	08da      	lsrs	r2, r3, #3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	3208      	adds	r2, #8
 800266e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	220f      	movs	r2, #15
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4013      	ands	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	691a      	ldr	r2, [r3, #16]
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4313      	orrs	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	08da      	lsrs	r2, r3, #3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3208      	adds	r2, #8
 80026a8:	69b9      	ldr	r1, [r7, #24]
 80026aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	2203      	movs	r2, #3
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 0203 	and.w	r2, r3, #3
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f000 80be 	beq.w	800286c <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026f0:	4b65      	ldr	r3, [pc, #404]	; (8002888 <HAL_GPIO_Init+0x6ac>)
 80026f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f4:	4a64      	ldr	r2, [pc, #400]	; (8002888 <HAL_GPIO_Init+0x6ac>)
 80026f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026fa:	6453      	str	r3, [r2, #68]	; 0x44
 80026fc:	4b62      	ldr	r3, [pc, #392]	; (8002888 <HAL_GPIO_Init+0x6ac>)
 80026fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002700:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002708:	4a60      	ldr	r2, [pc, #384]	; (800288c <HAL_GPIO_Init+0x6b0>)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	089b      	lsrs	r3, r3, #2
 800270e:	3302      	adds	r3, #2
 8002710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002714:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	220f      	movs	r2, #15
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4013      	ands	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a58      	ldr	r2, [pc, #352]	; (8002890 <HAL_GPIO_Init+0x6b4>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d037      	beq.n	80027a4 <HAL_GPIO_Init+0x5c8>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a57      	ldr	r2, [pc, #348]	; (8002894 <HAL_GPIO_Init+0x6b8>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d031      	beq.n	80027a0 <HAL_GPIO_Init+0x5c4>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a56      	ldr	r2, [pc, #344]	; (8002898 <HAL_GPIO_Init+0x6bc>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d02b      	beq.n	800279c <HAL_GPIO_Init+0x5c0>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a55      	ldr	r2, [pc, #340]	; (800289c <HAL_GPIO_Init+0x6c0>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d025      	beq.n	8002798 <HAL_GPIO_Init+0x5bc>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a54      	ldr	r2, [pc, #336]	; (80028a0 <HAL_GPIO_Init+0x6c4>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d01f      	beq.n	8002794 <HAL_GPIO_Init+0x5b8>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a53      	ldr	r2, [pc, #332]	; (80028a4 <HAL_GPIO_Init+0x6c8>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d019      	beq.n	8002790 <HAL_GPIO_Init+0x5b4>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a52      	ldr	r2, [pc, #328]	; (80028a8 <HAL_GPIO_Init+0x6cc>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d013      	beq.n	800278c <HAL_GPIO_Init+0x5b0>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a51      	ldr	r2, [pc, #324]	; (80028ac <HAL_GPIO_Init+0x6d0>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d00d      	beq.n	8002788 <HAL_GPIO_Init+0x5ac>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a50      	ldr	r2, [pc, #320]	; (80028b0 <HAL_GPIO_Init+0x6d4>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d007      	beq.n	8002784 <HAL_GPIO_Init+0x5a8>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a4f      	ldr	r2, [pc, #316]	; (80028b4 <HAL_GPIO_Init+0x6d8>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d101      	bne.n	8002780 <HAL_GPIO_Init+0x5a4>
 800277c:	2309      	movs	r3, #9
 800277e:	e012      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 8002780:	230a      	movs	r3, #10
 8002782:	e010      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 8002784:	2308      	movs	r3, #8
 8002786:	e00e      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 8002788:	2307      	movs	r3, #7
 800278a:	e00c      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 800278c:	2306      	movs	r3, #6
 800278e:	e00a      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 8002790:	2305      	movs	r3, #5
 8002792:	e008      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 8002794:	2304      	movs	r3, #4
 8002796:	e006      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 8002798:	2303      	movs	r3, #3
 800279a:	e004      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 800279c:	2302      	movs	r3, #2
 800279e:	e002      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 80027a0:	2301      	movs	r3, #1
 80027a2:	e000      	b.n	80027a6 <HAL_GPIO_Init+0x5ca>
 80027a4:	2300      	movs	r3, #0
 80027a6:	69fa      	ldr	r2, [r7, #28]
 80027a8:	f002 0203 	and.w	r2, r2, #3
 80027ac:	0092      	lsls	r2, r2, #2
 80027ae:	4093      	lsls	r3, r2
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80027b6:	4935      	ldr	r1, [pc, #212]	; (800288c <HAL_GPIO_Init+0x6b0>)
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	089b      	lsrs	r3, r3, #2
 80027bc:	3302      	adds	r3, #2
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027c4:	4b3c      	ldr	r3, [pc, #240]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	43db      	mvns	r3, r3
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4013      	ands	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d003      	beq.n	80027e8 <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027e8:	4a33      	ldr	r2, [pc, #204]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027ee:	4b32      	ldr	r3, [pc, #200]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	43db      	mvns	r3, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4013      	ands	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002812:	4a29      	ldr	r2, [pc, #164]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002818:	4b27      	ldr	r3, [pc, #156]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	43db      	mvns	r3, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4013      	ands	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800283c:	4a1e      	ldr	r2, [pc, #120]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002842:	4b1d      	ldr	r3, [pc, #116]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	43db      	mvns	r3, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4013      	ands	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002866:	4a14      	ldr	r2, [pc, #80]	; (80028b8 <HAL_GPIO_Init+0x6dc>)
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	3301      	adds	r3, #1
 8002870:	61fb      	str	r3, [r7, #28]
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	2b0f      	cmp	r3, #15
 8002876:	f67f ad4d 	bls.w	8002314 <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 800287a:	bf00      	nop
 800287c:	bf00      	nop
 800287e:	3720      	adds	r7, #32
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	0800cf80 	.word	0x0800cf80
 8002888:	40023800 	.word	0x40023800
 800288c:	40013800 	.word	0x40013800
 8002890:	40020000 	.word	0x40020000
 8002894:	40020400 	.word	0x40020400
 8002898:	40020800 	.word	0x40020800
 800289c:	40020c00 	.word	0x40020c00
 80028a0:	40021000 	.word	0x40021000
 80028a4:	40021400 	.word	0x40021400
 80028a8:	40021800 	.word	0x40021800
 80028ac:	40021c00 	.word	0x40021c00
 80028b0:	40022000 	.word	0x40022000
 80028b4:	40022400 	.word	0x40022400
 80028b8:	40013c00 	.word	0x40013c00

080028bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80028c8:	887b      	ldrh	r3, [r7, #2]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d104      	bne.n	80028d8 <HAL_GPIO_ReadPin+0x1c>
 80028ce:	f240 1177 	movw	r1, #375	; 0x177
 80028d2:	4809      	ldr	r0, [pc, #36]	; (80028f8 <HAL_GPIO_ReadPin+0x3c>)
 80028d4:	f7fe ff0f 	bl	80016f6 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	887b      	ldrh	r3, [r7, #2]
 80028de:	4013      	ands	r3, r2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80028e4:	2301      	movs	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
 80028e8:	e001      	b.n	80028ee <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	0800cf80 	.word	0x0800cf80

080028fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	807b      	strh	r3, [r7, #2]
 8002908:	4613      	mov	r3, r2
 800290a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800290c:	887b      	ldrh	r3, [r7, #2]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d104      	bne.n	800291c <HAL_GPIO_WritePin+0x20>
 8002912:	f240 1197 	movw	r1, #407	; 0x197
 8002916:	480e      	ldr	r0, [pc, #56]	; (8002950 <HAL_GPIO_WritePin+0x54>)
 8002918:	f7fe feed 	bl	80016f6 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800291c:	787b      	ldrb	r3, [r7, #1]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d007      	beq.n	8002932 <HAL_GPIO_WritePin+0x36>
 8002922:	787b      	ldrb	r3, [r7, #1]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d004      	beq.n	8002932 <HAL_GPIO_WritePin+0x36>
 8002928:	f44f 71cc 	mov.w	r1, #408	; 0x198
 800292c:	4808      	ldr	r0, [pc, #32]	; (8002950 <HAL_GPIO_WritePin+0x54>)
 800292e:	f7fe fee2 	bl	80016f6 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002932:	787b      	ldrb	r3, [r7, #1]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d003      	beq.n	8002940 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002938:	887a      	ldrh	r2, [r7, #2]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800293e:	e003      	b.n	8002948 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002940:	887b      	ldrh	r3, [r7, #2]
 8002942:	041a      	lsls	r2, r3, #16
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	619a      	str	r2, [r3, #24]
}
 8002948:	bf00      	nop
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	0800cf80 	.word	0x0800cf80

08002954 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800295e:	4b08      	ldr	r3, [pc, #32]	; (8002980 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002960:	695a      	ldr	r2, [r3, #20]
 8002962:	88fb      	ldrh	r3, [r7, #6]
 8002964:	4013      	ands	r3, r2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d006      	beq.n	8002978 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800296a:	4a05      	ldr	r2, [pc, #20]	; (8002980 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800296c:	88fb      	ldrh	r3, [r7, #6]
 800296e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	4618      	mov	r0, r3
 8002974:	f7fe fe7c 	bl	8001670 <HAL_GPIO_EXTI_Callback>
  }
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40013c00 	.word	0x40013c00

08002984 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e107      	b.n	8002ba6 <HAL_I2C_Init+0x222>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a85      	ldr	r2, [pc, #532]	; (8002bb0 <HAL_I2C_Init+0x22c>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d013      	beq.n	80029c8 <HAL_I2C_Init+0x44>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a83      	ldr	r2, [pc, #524]	; (8002bb4 <HAL_I2C_Init+0x230>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d00e      	beq.n	80029c8 <HAL_I2C_Init+0x44>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a82      	ldr	r2, [pc, #520]	; (8002bb8 <HAL_I2C_Init+0x234>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d009      	beq.n	80029c8 <HAL_I2C_Init+0x44>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a80      	ldr	r2, [pc, #512]	; (8002bbc <HAL_I2C_Init+0x238>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d004      	beq.n	80029c8 <HAL_I2C_Init+0x44>
 80029be:	f240 2119 	movw	r1, #537	; 0x219
 80029c2:	487f      	ldr	r0, [pc, #508]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 80029c4:	f7fe fe97 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029d0:	d304      	bcc.n	80029dc <HAL_I2C_Init+0x58>
 80029d2:	f240 211a 	movw	r1, #538	; 0x21a
 80029d6:	487a      	ldr	r0, [pc, #488]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 80029d8:	f7fe fe8d 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d008      	beq.n	80029f6 <HAL_I2C_Init+0x72>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d004      	beq.n	80029f6 <HAL_I2C_Init+0x72>
 80029ec:	f240 211b 	movw	r1, #539	; 0x21b
 80029f0:	4873      	ldr	r0, [pc, #460]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 80029f2:	f7fe fe80 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d009      	beq.n	8002a12 <HAL_I2C_Init+0x8e>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a06:	d004      	beq.n	8002a12 <HAL_I2C_Init+0x8e>
 8002a08:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8002a0c:	486c      	ldr	r0, [pc, #432]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 8002a0e:	f7fe fe72 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	2bff      	cmp	r3, #255	; 0xff
 8002a18:	d904      	bls.n	8002a24 <HAL_I2C_Init+0xa0>
 8002a1a:	f240 211d 	movw	r1, #541	; 0x21d
 8002a1e:	4868      	ldr	r0, [pc, #416]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 8002a20:	f7fe fe69 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d020      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d01c      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d018      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d014      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	2b04      	cmp	r3, #4
 8002a4a:	d010      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	2b05      	cmp	r3, #5
 8002a52:	d00c      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	2b06      	cmp	r3, #6
 8002a5a:	d008      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	2b07      	cmp	r3, #7
 8002a62:	d004      	beq.n	8002a6e <HAL_I2C_Init+0xea>
 8002a64:	f240 211e 	movw	r1, #542	; 0x21e
 8002a68:	4855      	ldr	r0, [pc, #340]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 8002a6a:	f7fe fe44 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d009      	beq.n	8002a8a <HAL_I2C_Init+0x106>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002a7e:	d004      	beq.n	8002a8a <HAL_I2C_Init+0x106>
 8002a80:	f240 211f 	movw	r1, #543	; 0x21f
 8002a84:	484e      	ldr	r0, [pc, #312]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 8002a86:	f7fe fe36 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d009      	beq.n	8002aa6 <HAL_I2C_Init+0x122>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a9a:	d004      	beq.n	8002aa6 <HAL_I2C_Init+0x122>
 8002a9c:	f44f 7108 	mov.w	r1, #544	; 0x220
 8002aa0:	4847      	ldr	r0, [pc, #284]	; (8002bc0 <HAL_I2C_Init+0x23c>)
 8002aa2:	f7fe fe28 	bl	80016f6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d106      	bne.n	8002ac0 <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7fe fc64 	bl	8001388 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2224      	movs	r2, #36	; 0x24
 8002ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0201 	bic.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685a      	ldr	r2, [r3, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ae4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002af4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d107      	bne.n	8002b0e <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	e006      	b.n	8002b1c <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002b1a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d104      	bne.n	8002b2e <HAL_I2C_Init+0x1aa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b2c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6859      	ldr	r1, [r3, #4]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	4b22      	ldr	r3, [pc, #136]	; (8002bc4 <HAL_I2C_Init+0x240>)
 8002b3a:	430b      	orrs	r3, r1
 8002b3c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68da      	ldr	r2, [r3, #12]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691a      	ldr	r2, [r3, #16]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	69d9      	ldr	r1, [r3, #28]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1a      	ldr	r2, [r3, #32]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0201 	orr.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2220      	movs	r2, #32
 8002b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	40005400 	.word	0x40005400
 8002bb4:	40005800 	.word	0x40005800
 8002bb8:	40005c00 	.word	0x40005c00
 8002bbc:	40006000 	.word	0x40006000
 8002bc0:	0800cfbc 	.word	0x0800cfbc
 8002bc4:	02008000 	.word	0x02008000

08002bc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a32      	ldr	r2, [pc, #200]	; (8002ca0 <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d012      	beq.n	8002c02 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a30      	ldr	r2, [pc, #192]	; (8002ca4 <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d00d      	beq.n	8002c02 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a2f      	ldr	r2, [pc, #188]	; (8002ca8 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d008      	beq.n	8002c02 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a2d      	ldr	r2, [pc, #180]	; (8002cac <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d003      	beq.n	8002c02 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002bfa:	215e      	movs	r1, #94	; 0x5e
 8002bfc:	482c      	ldr	r0, [pc, #176]	; (8002cb0 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8002bfe:	f7fe fd7a 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d007      	beq.n	8002c18 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c0e:	d003      	beq.n	8002c18 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8002c10:	215f      	movs	r1, #95	; 0x5f
 8002c12:	4827      	ldr	r0, [pc, #156]	; (8002cb0 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8002c14:	f7fe fd6f 	bl	80016f6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b20      	cmp	r3, #32
 8002c22:	d138      	bne.n	8002c96 <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d101      	bne.n	8002c32 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 8002c2e:	2302      	movs	r3, #2
 8002c30:	e032      	b.n	8002c98 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2224      	movs	r2, #36	; 0x24
 8002c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0201 	bic.w	r2, r2, #1
 8002c50:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c60:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6819      	ldr	r1, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0201 	orr.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2220      	movs	r2, #32
 8002c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	e000      	b.n	8002c98 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8002c96:	2302      	movs	r3, #2
  }
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40005400 	.word	0x40005400
 8002ca4:	40005800 	.word	0x40005800
 8002ca8:	40005c00 	.word	0x40005c00
 8002cac:	40006000 	.word	0x40006000
 8002cb0:	0800cff4 	.word	0x0800cff4

08002cb4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a31      	ldr	r2, [pc, #196]	; (8002d88 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d012      	beq.n	8002cee <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a2f      	ldr	r2, [pc, #188]	; (8002d8c <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d00d      	beq.n	8002cee <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a2e      	ldr	r2, [pc, #184]	; (8002d90 <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d008      	beq.n	8002cee <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a2c      	ldr	r2, [pc, #176]	; (8002d94 <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d003      	beq.n	8002cee <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002ce6:	218c      	movs	r1, #140	; 0x8c
 8002ce8:	482b      	ldr	r0, [pc, #172]	; (8002d98 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8002cea:	f7fe fd04 	bl	80016f6 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	2b0f      	cmp	r3, #15
 8002cf2:	d903      	bls.n	8002cfc <HAL_I2CEx_ConfigDigitalFilter+0x48>
 8002cf4:	218d      	movs	r1, #141	; 0x8d
 8002cf6:	4828      	ldr	r0, [pc, #160]	; (8002d98 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8002cf8:	f7fe fcfd 	bl	80016f6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b20      	cmp	r3, #32
 8002d06:	d139      	bne.n	8002d7c <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d101      	bne.n	8002d16 <HAL_I2CEx_ConfigDigitalFilter+0x62>
 8002d12:	2302      	movs	r3, #2
 8002d14:	e033      	b.n	8002d7e <HAL_I2CEx_ConfigDigitalFilter+0xca>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2224      	movs	r2, #36	; 0x24
 8002d22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 0201 	bic.w	r2, r2, #1
 8002d34:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d44:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	021b      	lsls	r3, r3, #8
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0201 	orr.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	e000      	b.n	8002d7e <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 8002d7c:	2302      	movs	r3, #2
  }
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40005400 	.word	0x40005400
 8002d8c:	40005800 	.word	0x40005800
 8002d90:	40005c00 	.word	0x40005c00
 8002d94:	40006000 	.word	0x40006000
 8002d98:	0800cff4 	.word	0x0800cff4

08002d9c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002da6:	4b23      	ldr	r3, [pc, #140]	; (8002e34 <HAL_PWREx_EnableOverDrive+0x98>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	4a22      	ldr	r2, [pc, #136]	; (8002e34 <HAL_PWREx_EnableOverDrive+0x98>)
 8002dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db0:	6413      	str	r3, [r2, #64]	; 0x40
 8002db2:	4b20      	ldr	r3, [pc, #128]	; (8002e34 <HAL_PWREx_EnableOverDrive+0x98>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002dbe:	4b1e      	ldr	r3, [pc, #120]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a1d      	ldr	r2, [pc, #116]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dca:	f7ff f829 	bl	8001e20 <HAL_GetTick>
 8002dce:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002dd0:	e009      	b.n	8002de6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002dd2:	f7ff f825 	bl	8001e20 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002de0:	d901      	bls.n	8002de6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e022      	b.n	8002e2c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002de6:	4b14      	ldr	r3, [pc, #80]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002df2:	d1ee      	bne.n	8002dd2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002df4:	4b10      	ldr	r3, [pc, #64]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a0f      	ldr	r2, [pc, #60]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002dfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dfe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e00:	f7ff f80e 	bl	8001e20 <HAL_GetTick>
 8002e04:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e06:	e009      	b.n	8002e1c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e08:	f7ff f80a 	bl	8001e20 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e16:	d901      	bls.n	8002e1c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e007      	b.n	8002e2c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e1c:	4b06      	ldr	r3, [pc, #24]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e28:	d1ee      	bne.n	8002e08 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40023800 	.word	0x40023800
 8002e38:	40007000 	.word	0x40007000

08002e3c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002e44:	2300      	movs	r3, #0
 8002e46:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e345      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2b0f      	cmp	r3, #15
 8002e58:	d904      	bls.n	8002e64 <HAL_RCC_OscConfig+0x28>
 8002e5a:	f240 1163 	movw	r1, #355	; 0x163
 8002e5e:	4892      	ldr	r0, [pc, #584]	; (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002e60:	f7fe fc49 	bl	80016f6 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 809a 	beq.w	8002fa6 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00e      	beq.n	8002e98 <HAL_RCC_OscConfig+0x5c>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e82:	d009      	beq.n	8002e98 <HAL_RCC_OscConfig+0x5c>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e8c:	d004      	beq.n	8002e98 <HAL_RCC_OscConfig+0x5c>
 8002e8e:	f240 1169 	movw	r1, #361	; 0x169
 8002e92:	4885      	ldr	r0, [pc, #532]	; (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	f7fe fc2f 	bl	80016f6 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e98:	4b84      	ldr	r3, [pc, #528]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 030c 	and.w	r3, r3, #12
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d00c      	beq.n	8002ebe <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ea4:	4b81      	ldr	r3, [pc, #516]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 030c 	and.w	r3, r3, #12
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d112      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x9a>
 8002eb0:	4b7e      	ldr	r3, [pc, #504]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ebc:	d10b      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ebe:	4b7b      	ldr	r3, [pc, #492]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d06c      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x168>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d168      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e303      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ede:	d106      	bne.n	8002eee <HAL_RCC_OscConfig+0xb2>
 8002ee0:	4b72      	ldr	r3, [pc, #456]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a71      	ldr	r2, [pc, #452]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002ee6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eea:	6013      	str	r3, [r2, #0]
 8002eec:	e02e      	b.n	8002f4c <HAL_RCC_OscConfig+0x110>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10c      	bne.n	8002f10 <HAL_RCC_OscConfig+0xd4>
 8002ef6:	4b6d      	ldr	r3, [pc, #436]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a6c      	ldr	r2, [pc, #432]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f00:	6013      	str	r3, [r2, #0]
 8002f02:	4b6a      	ldr	r3, [pc, #424]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a69      	ldr	r2, [pc, #420]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f0c:	6013      	str	r3, [r2, #0]
 8002f0e:	e01d      	b.n	8002f4c <HAL_RCC_OscConfig+0x110>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f18:	d10c      	bne.n	8002f34 <HAL_RCC_OscConfig+0xf8>
 8002f1a:	4b64      	ldr	r3, [pc, #400]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a63      	ldr	r2, [pc, #396]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f24:	6013      	str	r3, [r2, #0]
 8002f26:	4b61      	ldr	r3, [pc, #388]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a60      	ldr	r2, [pc, #384]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e00b      	b.n	8002f4c <HAL_RCC_OscConfig+0x110>
 8002f34:	4b5d      	ldr	r3, [pc, #372]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a5c      	ldr	r2, [pc, #368]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f3e:	6013      	str	r3, [r2, #0]
 8002f40:	4b5a      	ldr	r3, [pc, #360]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a59      	ldr	r2, [pc, #356]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d013      	beq.n	8002f7c <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f54:	f7fe ff64 	bl	8001e20 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe ff60 	bl	8001e20 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	; 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e2b7      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6e:	4b4f      	ldr	r3, [pc, #316]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0x120>
 8002f7a:	e014      	b.n	8002fa6 <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7c:	f7fe ff50 	bl	8001e20 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f84:	f7fe ff4c 	bl	8001e20 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b64      	cmp	r3, #100	; 0x64
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e2a3      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f96:	4b45      	ldr	r3, [pc, #276]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f0      	bne.n	8002f84 <HAL_RCC_OscConfig+0x148>
 8002fa2:	e000      	b.n	8002fa6 <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f000 8084 	beq.w	80030bc <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_RCC_OscConfig+0x192>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d004      	beq.n	8002fce <HAL_RCC_OscConfig+0x192>
 8002fc4:	f240 119b 	movw	r1, #411	; 0x19b
 8002fc8:	4837      	ldr	r0, [pc, #220]	; (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002fca:	f7fe fb94 	bl	80016f6 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	2b1f      	cmp	r3, #31
 8002fd4:	d904      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x1a4>
 8002fd6:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8002fda:	4833      	ldr	r0, [pc, #204]	; (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	f7fe fb8b 	bl	80016f6 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fe0:	4b32      	ldr	r3, [pc, #200]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f003 030c 	and.w	r3, r3, #12
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00b      	beq.n	8003004 <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fec:	4b2f      	ldr	r3, [pc, #188]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 030c 	and.w	r3, r3, #12
 8002ff4:	2b08      	cmp	r3, #8
 8002ff6:	d11c      	bne.n	8003032 <HAL_RCC_OscConfig+0x1f6>
 8002ff8:	4b2c      	ldr	r3, [pc, #176]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d116      	bne.n	8003032 <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003004:	4b29      	ldr	r3, [pc, #164]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d005      	beq.n	800301c <HAL_RCC_OscConfig+0x1e0>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d001      	beq.n	800301c <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e260      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800301c:	4b23      	ldr	r3, [pc, #140]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	4920      	ldr	r1, [pc, #128]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 800302c:	4313      	orrs	r3, r2
 800302e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003030:	e044      	b.n	80030bc <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d023      	beq.n	8003082 <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800303a:	4b1c      	ldr	r3, [pc, #112]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a1b      	ldr	r2, [pc, #108]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8003040:	f043 0301 	orr.w	r3, r3, #1
 8003044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003046:	f7fe feeb 	bl	8001e20 <HAL_GetTick>
 800304a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800304c:	e008      	b.n	8003060 <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800304e:	f7fe fee7 	bl	8001e20 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e23e      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003060:	4b12      	ldr	r3, [pc, #72]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0f0      	beq.n	800304e <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800306c:	4b0f      	ldr	r3, [pc, #60]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	490c      	ldr	r1, [pc, #48]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 800307c:	4313      	orrs	r3, r2
 800307e:	600b      	str	r3, [r1, #0]
 8003080:	e01c      	b.n	80030bc <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a09      	ldr	r2, [pc, #36]	; (80030ac <HAL_RCC_OscConfig+0x270>)
 8003088:	f023 0301 	bic.w	r3, r3, #1
 800308c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308e:	f7fe fec7 	bl	8001e20 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003094:	e00c      	b.n	80030b0 <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003096:	f7fe fec3 	bl	8001e20 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d905      	bls.n	80030b0 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e21a      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
 80030a8:	0800d030 	.word	0x0800d030
 80030ac:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030b0:	4b7e      	ldr	r3, [pc, #504]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1ec      	bne.n	8003096 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d043      	beq.n	8003150 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d008      	beq.n	80030e2 <HAL_RCC_OscConfig+0x2a6>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d004      	beq.n	80030e2 <HAL_RCC_OscConfig+0x2a6>
 80030d8:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80030dc:	4874      	ldr	r0, [pc, #464]	; (80032b0 <HAL_RCC_OscConfig+0x474>)
 80030de:	f7fe fb0a 	bl	80016f6 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d019      	beq.n	800311e <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ea:	4b70      	ldr	r3, [pc, #448]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 80030ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030ee:	4a6f      	ldr	r2, [pc, #444]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f6:	f7fe fe93 	bl	8001e20 <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030fe:	f7fe fe8f 	bl	8001e20 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e1e6      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003110:	4b66      	ldr	r3, [pc, #408]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003112:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d0f0      	beq.n	80030fe <HAL_RCC_OscConfig+0x2c2>
 800311c:	e018      	b.n	8003150 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800311e:	4b63      	ldr	r3, [pc, #396]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003122:	4a62      	ldr	r2, [pc, #392]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003124:	f023 0301 	bic.w	r3, r3, #1
 8003128:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800312a:	f7fe fe79 	bl	8001e20 <HAL_GetTick>
 800312e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003130:	e008      	b.n	8003144 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003132:	f7fe fe75 	bl	8001e20 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e1cc      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003144:	4b59      	ldr	r3, [pc, #356]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1f0      	bne.n	8003132 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0304 	and.w	r3, r3, #4
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80bc 	beq.w	80032d6 <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00c      	beq.n	8003180 <HAL_RCC_OscConfig+0x344>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d008      	beq.n	8003180 <HAL_RCC_OscConfig+0x344>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b05      	cmp	r3, #5
 8003174:	d004      	beq.n	8003180 <HAL_RCC_OscConfig+0x344>
 8003176:	f240 2106 	movw	r1, #518	; 0x206
 800317a:	484d      	ldr	r0, [pc, #308]	; (80032b0 <HAL_RCC_OscConfig+0x474>)
 800317c:	f7fe fabb 	bl	80016f6 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003180:	4b4a      	ldr	r3, [pc, #296]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10d      	bne.n	80031a8 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800318c:	4b47      	ldr	r3, [pc, #284]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	4a46      	ldr	r2, [pc, #280]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003196:	6413      	str	r3, [r2, #64]	; 0x40
 8003198:	4b44      	ldr	r3, [pc, #272]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a0:	60bb      	str	r3, [r7, #8]
 80031a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a4:	2301      	movs	r3, #1
 80031a6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031a8:	4b42      	ldr	r3, [pc, #264]	; (80032b4 <HAL_RCC_OscConfig+0x478>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d118      	bne.n	80031e6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80031b4:	4b3f      	ldr	r3, [pc, #252]	; (80032b4 <HAL_RCC_OscConfig+0x478>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a3e      	ldr	r2, [pc, #248]	; (80032b4 <HAL_RCC_OscConfig+0x478>)
 80031ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031c0:	f7fe fe2e 	bl	8001e20 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031c8:	f7fe fe2a 	bl	8001e20 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	; 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e181      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031da:	4b36      	ldr	r3, [pc, #216]	; (80032b4 <HAL_RCC_OscConfig+0x478>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d106      	bne.n	80031fc <HAL_RCC_OscConfig+0x3c0>
 80031ee:	4b2f      	ldr	r3, [pc, #188]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 80031f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f2:	4a2e      	ldr	r2, [pc, #184]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 80031f4:	f043 0301 	orr.w	r3, r3, #1
 80031f8:	6713      	str	r3, [r2, #112]	; 0x70
 80031fa:	e02d      	b.n	8003258 <HAL_RCC_OscConfig+0x41c>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10c      	bne.n	800321e <HAL_RCC_OscConfig+0x3e2>
 8003204:	4b29      	ldr	r3, [pc, #164]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003208:	4a28      	ldr	r2, [pc, #160]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 800320a:	f023 0301 	bic.w	r3, r3, #1
 800320e:	6713      	str	r3, [r2, #112]	; 0x70
 8003210:	4b26      	ldr	r3, [pc, #152]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003214:	4a25      	ldr	r2, [pc, #148]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003216:	f023 0304 	bic.w	r3, r3, #4
 800321a:	6713      	str	r3, [r2, #112]	; 0x70
 800321c:	e01c      	b.n	8003258 <HAL_RCC_OscConfig+0x41c>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	2b05      	cmp	r3, #5
 8003224:	d10c      	bne.n	8003240 <HAL_RCC_OscConfig+0x404>
 8003226:	4b21      	ldr	r3, [pc, #132]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800322a:	4a20      	ldr	r2, [pc, #128]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 800322c:	f043 0304 	orr.w	r3, r3, #4
 8003230:	6713      	str	r3, [r2, #112]	; 0x70
 8003232:	4b1e      	ldr	r3, [pc, #120]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003236:	4a1d      	ldr	r2, [pc, #116]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	6713      	str	r3, [r2, #112]	; 0x70
 800323e:	e00b      	b.n	8003258 <HAL_RCC_OscConfig+0x41c>
 8003240:	4b1a      	ldr	r3, [pc, #104]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003244:	4a19      	ldr	r2, [pc, #100]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003246:	f023 0301 	bic.w	r3, r3, #1
 800324a:	6713      	str	r3, [r2, #112]	; 0x70
 800324c:	4b17      	ldr	r3, [pc, #92]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 800324e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003250:	4a16      	ldr	r2, [pc, #88]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003252:	f023 0304 	bic.w	r3, r3, #4
 8003256:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d015      	beq.n	800328c <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003260:	f7fe fdde 	bl	8001e20 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003266:	e00a      	b.n	800327e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003268:	f7fe fdda 	bl	8001e20 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	f241 3288 	movw	r2, #5000	; 0x1388
 8003276:	4293      	cmp	r3, r2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e12f      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327e:	4b0b      	ldr	r3, [pc, #44]	; (80032ac <HAL_RCC_OscConfig+0x470>)
 8003280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d0ee      	beq.n	8003268 <HAL_RCC_OscConfig+0x42c>
 800328a:	e01b      	b.n	80032c4 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800328c:	f7fe fdc8 	bl	8001e20 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003292:	e011      	b.n	80032b8 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003294:	f7fe fdc4 	bl	8001e20 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d908      	bls.n	80032b8 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e119      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
 80032aa:	bf00      	nop
 80032ac:	40023800 	.word	0x40023800
 80032b0:	0800d030 	.word	0x0800d030
 80032b4:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032b8:	4b8b      	ldr	r3, [pc, #556]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 80032ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1e7      	bne.n	8003294 <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032c4:	7dfb      	ldrb	r3, [r7, #23]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d105      	bne.n	80032d6 <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ca:	4b87      	ldr	r3, [pc, #540]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	4a86      	ldr	r2, [pc, #536]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 80032d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032d4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00c      	beq.n	80032f8 <HAL_RCC_OscConfig+0x4bc>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d008      	beq.n	80032f8 <HAL_RCC_OscConfig+0x4bc>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d004      	beq.n	80032f8 <HAL_RCC_OscConfig+0x4bc>
 80032ee:	f240 214a 	movw	r1, #586	; 0x24a
 80032f2:	487e      	ldr	r0, [pc, #504]	; (80034ec <HAL_RCC_OscConfig+0x6b0>)
 80032f4:	f7fe f9ff 	bl	80016f6 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80ed 	beq.w	80034dc <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003302:	4b79      	ldr	r3, [pc, #484]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 030c 	and.w	r3, r3, #12
 800330a:	2b08      	cmp	r3, #8
 800330c:	f000 80b4 	beq.w	8003478 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	2b02      	cmp	r3, #2
 8003316:	f040 8095 	bne.w	8003444 <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d009      	beq.n	8003336 <HAL_RCC_OscConfig+0x4fa>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800332a:	d004      	beq.n	8003336 <HAL_RCC_OscConfig+0x4fa>
 800332c:	f240 2153 	movw	r1, #595	; 0x253
 8003330:	486e      	ldr	r0, [pc, #440]	; (80034ec <HAL_RCC_OscConfig+0x6b0>)
 8003332:	f7fe f9e0 	bl	80016f6 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d903      	bls.n	8003346 <HAL_RCC_OscConfig+0x50a>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	2b3f      	cmp	r3, #63	; 0x3f
 8003344:	d904      	bls.n	8003350 <HAL_RCC_OscConfig+0x514>
 8003346:	f44f 7115 	mov.w	r1, #596	; 0x254
 800334a:	4868      	ldr	r0, [pc, #416]	; (80034ec <HAL_RCC_OscConfig+0x6b0>)
 800334c:	f7fe f9d3 	bl	80016f6 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003354:	2b31      	cmp	r3, #49	; 0x31
 8003356:	d904      	bls.n	8003362 <HAL_RCC_OscConfig+0x526>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003360:	d904      	bls.n	800336c <HAL_RCC_OscConfig+0x530>
 8003362:	f240 2155 	movw	r1, #597	; 0x255
 8003366:	4861      	ldr	r0, [pc, #388]	; (80034ec <HAL_RCC_OscConfig+0x6b0>)
 8003368:	f7fe f9c5 	bl	80016f6 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003370:	2b02      	cmp	r3, #2
 8003372:	d010      	beq.n	8003396 <HAL_RCC_OscConfig+0x55a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003378:	2b04      	cmp	r3, #4
 800337a:	d00c      	beq.n	8003396 <HAL_RCC_OscConfig+0x55a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003380:	2b06      	cmp	r3, #6
 8003382:	d008      	beq.n	8003396 <HAL_RCC_OscConfig+0x55a>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003388:	2b08      	cmp	r3, #8
 800338a:	d004      	beq.n	8003396 <HAL_RCC_OscConfig+0x55a>
 800338c:	f240 2156 	movw	r1, #598	; 0x256
 8003390:	4856      	ldr	r0, [pc, #344]	; (80034ec <HAL_RCC_OscConfig+0x6b0>)
 8003392:	f7fe f9b0 	bl	80016f6 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339a:	2b01      	cmp	r3, #1
 800339c:	d903      	bls.n	80033a6 <HAL_RCC_OscConfig+0x56a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a2:	2b0f      	cmp	r3, #15
 80033a4:	d904      	bls.n	80033b0 <HAL_RCC_OscConfig+0x574>
 80033a6:	f240 2157 	movw	r1, #599	; 0x257
 80033aa:	4850      	ldr	r0, [pc, #320]	; (80034ec <HAL_RCC_OscConfig+0x6b0>)
 80033ac:	f7fe f9a3 	bl	80016f6 <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b0:	4b4d      	ldr	r3, [pc, #308]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a4c      	ldr	r2, [pc, #304]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 80033b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033bc:	f7fe fd30 	bl	8001e20 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c4:	f7fe fd2c 	bl	8001e20 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e083      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d6:	4b44      	ldr	r3, [pc, #272]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f0      	bne.n	80033c4 <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69da      	ldr	r2, [r3, #28]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	019b      	lsls	r3, r3, #6
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f8:	085b      	lsrs	r3, r3, #1
 80033fa:	3b01      	subs	r3, #1
 80033fc:	041b      	lsls	r3, r3, #16
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003404:	061b      	lsls	r3, r3, #24
 8003406:	4313      	orrs	r3, r2
 8003408:	4a37      	ldr	r2, [pc, #220]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 800340a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800340e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003410:	4b35      	ldr	r3, [pc, #212]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a34      	ldr	r2, [pc, #208]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 8003416:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800341a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800341c:	f7fe fd00 	bl	8001e20 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003424:	f7fe fcfc 	bl	8001e20 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e053      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003436:	4b2c      	ldr	r3, [pc, #176]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0f0      	beq.n	8003424 <HAL_RCC_OscConfig+0x5e8>
 8003442:	e04b      	b.n	80034dc <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003444:	4b28      	ldr	r3, [pc, #160]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a27      	ldr	r2, [pc, #156]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 800344a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800344e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003450:	f7fe fce6 	bl	8001e20 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003458:	f7fe fce2 	bl	8001e20 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e039      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346a:	4b1f      	ldr	r3, [pc, #124]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1f0      	bne.n	8003458 <HAL_RCC_OscConfig+0x61c>
 8003476:	e031      	b.n	80034dc <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003478:	4b1b      	ldr	r3, [pc, #108]	; (80034e8 <HAL_RCC_OscConfig+0x6ac>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d028      	beq.n	80034d8 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003490:	429a      	cmp	r2, r3
 8003492:	d121      	bne.n	80034d8 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800349e:	429a      	cmp	r2, r3
 80034a0:	d11a      	bne.n	80034d8 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034a8:	4013      	ands	r3, r2
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034ae:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d111      	bne.n	80034d8 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034be:	085b      	lsrs	r3, r3, #1
 80034c0:	3b01      	subs	r3, #1
 80034c2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d107      	bne.n	80034d8 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d001      	beq.n	80034dc <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e000      	b.n	80034de <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40023800 	.word	0x40023800
 80034ec:	0800d030 	.word	0x0800d030

080034f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e18c      	b.n	8003822 <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_RCC_ClockConfig+0x28>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2b0f      	cmp	r3, #15
 8003516:	d904      	bls.n	8003522 <HAL_RCC_ClockConfig+0x32>
 8003518:	f240 21dd 	movw	r1, #733	; 0x2dd
 800351c:	4887      	ldr	r0, [pc, #540]	; (800373c <HAL_RCC_ClockConfig+0x24c>)
 800351e:	f7fe f8ea 	bl	80016f6 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d031      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d02e      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	2b02      	cmp	r3, #2
 8003532:	d02b      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	2b03      	cmp	r3, #3
 8003538:	d028      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	2b04      	cmp	r3, #4
 800353e:	d025      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	2b05      	cmp	r3, #5
 8003544:	d022      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	2b06      	cmp	r3, #6
 800354a:	d01f      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	2b07      	cmp	r3, #7
 8003550:	d01c      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	2b08      	cmp	r3, #8
 8003556:	d019      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b09      	cmp	r3, #9
 800355c:	d016      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	2b0a      	cmp	r3, #10
 8003562:	d013      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	2b0b      	cmp	r3, #11
 8003568:	d010      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	2b0c      	cmp	r3, #12
 800356e:	d00d      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2b0d      	cmp	r3, #13
 8003574:	d00a      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b0e      	cmp	r3, #14
 800357a:	d007      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	2b0f      	cmp	r3, #15
 8003580:	d004      	beq.n	800358c <HAL_RCC_ClockConfig+0x9c>
 8003582:	f240 21de 	movw	r1, #734	; 0x2de
 8003586:	486d      	ldr	r0, [pc, #436]	; (800373c <HAL_RCC_ClockConfig+0x24c>)
 8003588:	f7fe f8b5 	bl	80016f6 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800358c:	4b6c      	ldr	r3, [pc, #432]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 030f 	and.w	r3, r3, #15
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	429a      	cmp	r2, r3
 8003598:	d910      	bls.n	80035bc <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359a:	4b69      	ldr	r3, [pc, #420]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f023 020f 	bic.w	r2, r3, #15
 80035a2:	4967      	ldr	r1, [pc, #412]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035aa:	4b65      	ldr	r3, [pc, #404]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d001      	beq.n	80035bc <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e132      	b.n	8003822 <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d049      	beq.n	800365c <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035d4:	4b5b      	ldr	r3, [pc, #364]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	4a5a      	ldr	r2, [pc, #360]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80035da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035ec:	4b55      	ldr	r3, [pc, #340]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a54      	ldr	r2, [pc, #336]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80035f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d024      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	2b80      	cmp	r3, #128	; 0x80
 8003606:	d020      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2b90      	cmp	r3, #144	; 0x90
 800360e:	d01c      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	2ba0      	cmp	r3, #160	; 0xa0
 8003616:	d018      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	2bb0      	cmp	r3, #176	; 0xb0
 800361e:	d014      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	2bc0      	cmp	r3, #192	; 0xc0
 8003626:	d010      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2bd0      	cmp	r3, #208	; 0xd0
 800362e:	d00c      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	2be0      	cmp	r3, #224	; 0xe0
 8003636:	d008      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	2bf0      	cmp	r3, #240	; 0xf0
 800363e:	d004      	beq.n	800364a <HAL_RCC_ClockConfig+0x15a>
 8003640:	f240 3102 	movw	r1, #770	; 0x302
 8003644:	483d      	ldr	r0, [pc, #244]	; (800373c <HAL_RCC_ClockConfig+0x24c>)
 8003646:	f7fe f856 	bl	80016f6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800364a:	4b3e      	ldr	r3, [pc, #248]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	493b      	ldr	r1, [pc, #236]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 8003658:	4313      	orrs	r3, r2
 800365a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b00      	cmp	r3, #0
 8003666:	d051      	beq.n	800370c <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00c      	beq.n	800368a <HAL_RCC_ClockConfig+0x19a>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d008      	beq.n	800368a <HAL_RCC_ClockConfig+0x19a>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b02      	cmp	r3, #2
 800367e:	d004      	beq.n	800368a <HAL_RCC_ClockConfig+0x19a>
 8003680:	f240 3109 	movw	r1, #777	; 0x309
 8003684:	482d      	ldr	r0, [pc, #180]	; (800373c <HAL_RCC_ClockConfig+0x24c>)
 8003686:	f7fe f836 	bl	80016f6 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d107      	bne.n	80036a2 <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003692:	4b2c      	ldr	r3, [pc, #176]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d115      	bne.n	80036ca <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e0bf      	b.n	8003822 <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d107      	bne.n	80036ba <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036aa:	4b26      	ldr	r3, [pc, #152]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d109      	bne.n	80036ca <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e0b3      	b.n	8003822 <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ba:	4b22      	ldr	r3, [pc, #136]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e0ab      	b.n	8003822 <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ca:	4b1e      	ldr	r3, [pc, #120]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f023 0203 	bic.w	r2, r3, #3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	491b      	ldr	r1, [pc, #108]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036dc:	f7fe fba0 	bl	8001e20 <HAL_GetTick>
 80036e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e2:	e00a      	b.n	80036fa <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036e4:	f7fe fb9c 	bl	8001e20 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d901      	bls.n	80036fa <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e093      	b.n	8003822 <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036fa:	4b12      	ldr	r3, [pc, #72]	; (8003744 <HAL_RCC_ClockConfig+0x254>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 020c 	and.w	r2, r3, #12
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	429a      	cmp	r2, r3
 800370a:	d1eb      	bne.n	80036e4 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800370c:	4b0c      	ldr	r3, [pc, #48]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 030f 	and.w	r3, r3, #15
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d216      	bcs.n	8003748 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800371a:	4b09      	ldr	r3, [pc, #36]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f023 020f 	bic.w	r2, r3, #15
 8003722:	4907      	ldr	r1, [pc, #28]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	4313      	orrs	r3, r2
 8003728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <HAL_RCC_ClockConfig+0x250>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d007      	beq.n	8003748 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e072      	b.n	8003822 <HAL_RCC_ClockConfig+0x332>
 800373c:	0800d030 	.word	0x0800d030
 8003740:	40023c00 	.word	0x40023c00
 8003744:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	d025      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d018      	beq.n	800378e <HAL_RCC_ClockConfig+0x29e>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003764:	d013      	beq.n	800378e <HAL_RCC_ClockConfig+0x29e>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800376e:	d00e      	beq.n	800378e <HAL_RCC_ClockConfig+0x29e>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003778:	d009      	beq.n	800378e <HAL_RCC_ClockConfig+0x29e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003782:	d004      	beq.n	800378e <HAL_RCC_ClockConfig+0x29e>
 8003784:	f240 3146 	movw	r1, #838	; 0x346
 8003788:	4828      	ldr	r0, [pc, #160]	; (800382c <HAL_RCC_ClockConfig+0x33c>)
 800378a:	f7fd ffb4 	bl	80016f6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800378e:	4b28      	ldr	r3, [pc, #160]	; (8003830 <HAL_RCC_ClockConfig+0x340>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	4925      	ldr	r1, [pc, #148]	; (8003830 <HAL_RCC_ClockConfig+0x340>)
 800379c:	4313      	orrs	r3, r2
 800379e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0308 	and.w	r3, r3, #8
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d026      	beq.n	80037fa <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d018      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x2f6>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037bc:	d013      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x2f6>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80037c6:	d00e      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x2f6>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80037d0:	d009      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x2f6>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80037da:	d004      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x2f6>
 80037dc:	f240 314d 	movw	r1, #845	; 0x34d
 80037e0:	4812      	ldr	r0, [pc, #72]	; (800382c <HAL_RCC_ClockConfig+0x33c>)
 80037e2:	f7fd ff88 	bl	80016f6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037e6:	4b12      	ldr	r3, [pc, #72]	; (8003830 <HAL_RCC_ClockConfig+0x340>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	490e      	ldr	r1, [pc, #56]	; (8003830 <HAL_RCC_ClockConfig+0x340>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037fa:	f000 f821 	bl	8003840 <HAL_RCC_GetSysClockFreq>
 80037fe:	4602      	mov	r2, r0
 8003800:	4b0b      	ldr	r3, [pc, #44]	; (8003830 <HAL_RCC_ClockConfig+0x340>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	091b      	lsrs	r3, r3, #4
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	490a      	ldr	r1, [pc, #40]	; (8003834 <HAL_RCC_ClockConfig+0x344>)
 800380c:	5ccb      	ldrb	r3, [r1, r3]
 800380e:	fa22 f303 	lsr.w	r3, r2, r3
 8003812:	4a09      	ldr	r2, [pc, #36]	; (8003838 <HAL_RCC_ClockConfig+0x348>)
 8003814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003816:	4b09      	ldr	r3, [pc, #36]	; (800383c <HAL_RCC_ClockConfig+0x34c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4618      	mov	r0, r3
 800381c:	f7fe fabc 	bl	8001d98 <HAL_InitTick>

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	0800d030 	.word	0x0800d030
 8003830:	40023800 	.word	0x40023800
 8003834:	0800d154 	.word	0x0800d154
 8003838:	20000000 	.word	0x20000000
 800383c:	20000004 	.word	0x20000004

08003840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003844:	b090      	sub	sp, #64	; 0x40
 8003846:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003848:	2300      	movs	r3, #0
 800384a:	637b      	str	r3, [r7, #52]	; 0x34
 800384c:	2300      	movs	r3, #0
 800384e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003850:	2300      	movs	r3, #0
 8003852:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003854:	2300      	movs	r3, #0
 8003856:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003858:	4b59      	ldr	r3, [pc, #356]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f003 030c 	and.w	r3, r3, #12
 8003860:	2b08      	cmp	r3, #8
 8003862:	d00d      	beq.n	8003880 <HAL_RCC_GetSysClockFreq+0x40>
 8003864:	2b08      	cmp	r3, #8
 8003866:	f200 80a1 	bhi.w	80039ac <HAL_RCC_GetSysClockFreq+0x16c>
 800386a:	2b00      	cmp	r3, #0
 800386c:	d002      	beq.n	8003874 <HAL_RCC_GetSysClockFreq+0x34>
 800386e:	2b04      	cmp	r3, #4
 8003870:	d003      	beq.n	800387a <HAL_RCC_GetSysClockFreq+0x3a>
 8003872:	e09b      	b.n	80039ac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003874:	4b53      	ldr	r3, [pc, #332]	; (80039c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003876:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003878:	e09b      	b.n	80039b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800387a:	4b53      	ldr	r3, [pc, #332]	; (80039c8 <HAL_RCC_GetSysClockFreq+0x188>)
 800387c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800387e:	e098      	b.n	80039b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003880:	4b4f      	ldr	r3, [pc, #316]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003888:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800388a:	4b4d      	ldr	r3, [pc, #308]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d028      	beq.n	80038e8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003896:	4b4a      	ldr	r3, [pc, #296]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	099b      	lsrs	r3, r3, #6
 800389c:	2200      	movs	r2, #0
 800389e:	623b      	str	r3, [r7, #32]
 80038a0:	627a      	str	r2, [r7, #36]	; 0x24
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038a8:	2100      	movs	r1, #0
 80038aa:	4b47      	ldr	r3, [pc, #284]	; (80039c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80038ac:	fb03 f201 	mul.w	r2, r3, r1
 80038b0:	2300      	movs	r3, #0
 80038b2:	fb00 f303 	mul.w	r3, r0, r3
 80038b6:	4413      	add	r3, r2
 80038b8:	4a43      	ldr	r2, [pc, #268]	; (80039c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80038ba:	fba0 1202 	umull	r1, r2, r0, r2
 80038be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038c0:	460a      	mov	r2, r1
 80038c2:	62ba      	str	r2, [r7, #40]	; 0x28
 80038c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038c6:	4413      	add	r3, r2
 80038c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038cc:	2200      	movs	r2, #0
 80038ce:	61bb      	str	r3, [r7, #24]
 80038d0:	61fa      	str	r2, [r7, #28]
 80038d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80038da:	f7fd f9f5 	bl	8000cc8 <__aeabi_uldivmod>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4613      	mov	r3, r2
 80038e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038e6:	e053      	b.n	8003990 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038e8:	4b35      	ldr	r3, [pc, #212]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x180>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	099b      	lsrs	r3, r3, #6
 80038ee:	2200      	movs	r2, #0
 80038f0:	613b      	str	r3, [r7, #16]
 80038f2:	617a      	str	r2, [r7, #20]
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80038fa:	f04f 0b00 	mov.w	fp, #0
 80038fe:	4652      	mov	r2, sl
 8003900:	465b      	mov	r3, fp
 8003902:	f04f 0000 	mov.w	r0, #0
 8003906:	f04f 0100 	mov.w	r1, #0
 800390a:	0159      	lsls	r1, r3, #5
 800390c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003910:	0150      	lsls	r0, r2, #5
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	ebb2 080a 	subs.w	r8, r2, sl
 800391a:	eb63 090b 	sbc.w	r9, r3, fp
 800391e:	f04f 0200 	mov.w	r2, #0
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800392a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800392e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003932:	ebb2 0408 	subs.w	r4, r2, r8
 8003936:	eb63 0509 	sbc.w	r5, r3, r9
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	00eb      	lsls	r3, r5, #3
 8003944:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003948:	00e2      	lsls	r2, r4, #3
 800394a:	4614      	mov	r4, r2
 800394c:	461d      	mov	r5, r3
 800394e:	eb14 030a 	adds.w	r3, r4, sl
 8003952:	603b      	str	r3, [r7, #0]
 8003954:	eb45 030b 	adc.w	r3, r5, fp
 8003958:	607b      	str	r3, [r7, #4]
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003966:	4629      	mov	r1, r5
 8003968:	028b      	lsls	r3, r1, #10
 800396a:	4621      	mov	r1, r4
 800396c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003970:	4621      	mov	r1, r4
 8003972:	028a      	lsls	r2, r1, #10
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800397a:	2200      	movs	r2, #0
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	60fa      	str	r2, [r7, #12]
 8003980:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003984:	f7fd f9a0 	bl	8000cc8 <__aeabi_uldivmod>
 8003988:	4602      	mov	r2, r0
 800398a:	460b      	mov	r3, r1
 800398c:	4613      	mov	r3, r2
 800398e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003990:	4b0b      	ldr	r3, [pc, #44]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	0c1b      	lsrs	r3, r3, #16
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	3301      	adds	r3, #1
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80039a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039aa:	e002      	b.n	80039b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039ac:	4b05      	ldr	r3, [pc, #20]	; (80039c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80039ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3740      	adds	r7, #64	; 0x40
 80039b8:	46bd      	mov	sp, r7
 80039ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039be:	bf00      	nop
 80039c0:	40023800 	.word	0x40023800
 80039c4:	00f42400 	.word	0x00f42400
 80039c8:	017d7840 	.word	0x017d7840

080039cc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039d0:	4b03      	ldr	r3, [pc, #12]	; (80039e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80039d2:	681b      	ldr	r3, [r3, #0]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	20000000 	.word	0x20000000

080039e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039e8:	f7ff fff0 	bl	80039cc <HAL_RCC_GetHCLKFreq>
 80039ec:	4602      	mov	r2, r0
 80039ee:	4b05      	ldr	r3, [pc, #20]	; (8003a04 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	0a9b      	lsrs	r3, r3, #10
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	4903      	ldr	r1, [pc, #12]	; (8003a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039fa:	5ccb      	ldrb	r3, [r1, r3]
 80039fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40023800 	.word	0x40023800
 8003a08:	0800d164 	.word	0x0800d164

08003a0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a10:	f7ff ffdc 	bl	80039cc <HAL_RCC_GetHCLKFreq>
 8003a14:	4602      	mov	r2, r0
 8003a16:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	0b5b      	lsrs	r3, r3, #13
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	4903      	ldr	r1, [pc, #12]	; (8003a30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a22:	5ccb      	ldrb	r3, [r1, r3]
 8003a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	0800d164 	.word	0x0800d164

08003a34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b088      	sub	sp, #32
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a40:	2300      	movs	r3, #0
 8003a42:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f040 8089 	bne.w	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0308 	and.w	r3, r3, #8
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f040 8082 	bne.w	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0310 	and.w	r3, r3, #16
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d17b      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d175      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d16f      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d169      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d163      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d15d      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d157      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d151      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d14b      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d145      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d13f      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d139      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d133      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d12d      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d127      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d121      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d11b      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d115      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d10f      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d109      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0320 	and.w	r3, r3, #32
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d103      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b68:	2172      	movs	r1, #114	; 0x72
 8003b6a:	4895      	ldr	r0, [pc, #596]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003b6c:	f7fd fdc3 	bl	80016f6 <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d01f      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d008      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b8c:	d003      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8003b8e:	2178      	movs	r1, #120	; 0x78
 8003b90:	488b      	ldr	r0, [pc, #556]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003b92:	f7fd fdb0 	bl	80016f6 <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b96:	4b8b      	ldr	r3, [pc, #556]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	4a8a      	ldr	r2, [pc, #552]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003b9c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003ba0:	6093      	str	r3, [r2, #8]
 8003ba2:	4b88      	ldr	r3, [pc, #544]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003baa:	4986      	ldr	r1, [pc, #536]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d029      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00d      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bd8:	d008      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bde:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003be2:	d003      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003be4:	2188      	movs	r1, #136	; 0x88
 8003be6:	4876      	ldr	r0, [pc, #472]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003be8:	f7fd fd85 	bl	80016f6 <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003bec:	4b75      	ldr	r3, [pc, #468]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bf2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfa:	4972      	ldr	r1, [pc, #456]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c0a:	d101      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d029      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00d      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c38:	d008      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c42:	d003      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003c44:	219c      	movs	r1, #156	; 0x9c
 8003c46:	485e      	ldr	r0, [pc, #376]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003c48:	f7fd fd55 	bl	80016f6 <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c4c:	4b5d      	ldr	r3, [pc, #372]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c52:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	495a      	ldr	r1, [pc, #360]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c6a:	d101      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d101      	bne.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0320 	and.w	r3, r3, #32
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f000 8186 	beq.w	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ca2:	f000 80e4 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003caa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cae:	f000 80de 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	4a44      	ldr	r2, [pc, #272]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	f000 80d8 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc2:	4a42      	ldr	r2, [pc, #264]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	f000 80d2 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cce:	4a40      	ldr	r2, [pc, #256]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	f000 80cc 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cda:	4a3e      	ldr	r2, [pc, #248]	; (8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	f000 80c6 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce6:	4a3c      	ldr	r2, [pc, #240]	; (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	f000 80c0 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf2:	4a3a      	ldr	r2, [pc, #232]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	f000 80ba 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfe:	4a38      	ldr	r2, [pc, #224]	; (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	f000 80b4 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0a:	4a36      	ldr	r2, [pc, #216]	; (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	f000 80ae 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	4a34      	ldr	r2, [pc, #208]	; (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	f000 80a8 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d22:	4a32      	ldr	r2, [pc, #200]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	f000 80a2 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2e:	4a30      	ldr	r2, [pc, #192]	; (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	f000 809c 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3a:	4a2e      	ldr	r2, [pc, #184]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	f000 8096 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d46:	4a2c      	ldr	r2, [pc, #176]	; (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	f000 8090 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	4a2a      	ldr	r2, [pc, #168]	; (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	f000 808a 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5e:	4a28      	ldr	r2, [pc, #160]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	f000 8084 	beq.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6a:	4a26      	ldr	r2, [pc, #152]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d07e      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d74:	4a24      	ldr	r2, [pc, #144]	; (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d079      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	4a23      	ldr	r2, [pc, #140]	; (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d074      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d88:	4a21      	ldr	r2, [pc, #132]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d06f      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d92:	4a20      	ldr	r2, [pc, #128]	; (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d06a      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9c:	4a1e      	ldr	r2, [pc, #120]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d065      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	4a1d      	ldr	r2, [pc, #116]	; (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d060      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db0:	4a1b      	ldr	r2, [pc, #108]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d05b      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	4a1a      	ldr	r2, [pc, #104]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	e033      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8003dc0:	0800d068 	.word	0x0800d068
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	00020300 	.word	0x00020300
 8003dcc:	00030300 	.word	0x00030300
 8003dd0:	00040300 	.word	0x00040300
 8003dd4:	00050300 	.word	0x00050300
 8003dd8:	00060300 	.word	0x00060300
 8003ddc:	00070300 	.word	0x00070300
 8003de0:	00080300 	.word	0x00080300
 8003de4:	00090300 	.word	0x00090300
 8003de8:	000a0300 	.word	0x000a0300
 8003dec:	000b0300 	.word	0x000b0300
 8003df0:	000c0300 	.word	0x000c0300
 8003df4:	000d0300 	.word	0x000d0300
 8003df8:	000e0300 	.word	0x000e0300
 8003dfc:	000f0300 	.word	0x000f0300
 8003e00:	00100300 	.word	0x00100300
 8003e04:	00110300 	.word	0x00110300
 8003e08:	00120300 	.word	0x00120300
 8003e0c:	00130300 	.word	0x00130300
 8003e10:	00140300 	.word	0x00140300
 8003e14:	00150300 	.word	0x00150300
 8003e18:	00160300 	.word	0x00160300
 8003e1c:	00170300 	.word	0x00170300
 8003e20:	00180300 	.word	0x00180300
 8003e24:	00190300 	.word	0x00190300
 8003e28:	d021      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	4a4c      	ldr	r2, [pc, #304]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d01c      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e38:	4a4a      	ldr	r2, [pc, #296]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d017      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	4a49      	ldr	r2, [pc, #292]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d012      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4c:	4a47      	ldr	r2, [pc, #284]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00d      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e56:	4a46      	ldr	r2, [pc, #280]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d008      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e60:	4a44      	ldr	r2, [pc, #272]	; (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d003      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003e66:	21b7      	movs	r1, #183	; 0xb7
 8003e68:	4843      	ldr	r0, [pc, #268]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8003e6a:	f7fd fc44 	bl	80016f6 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e6e:	4b43      	ldr	r3, [pc, #268]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e72:	4a42      	ldr	r2, [pc, #264]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e78:	6413      	str	r3, [r2, #64]	; 0x40
 8003e7a:	4b40      	ldr	r3, [pc, #256]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e86:	4b3e      	ldr	r3, [pc, #248]	; (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a3d      	ldr	r2, [pc, #244]	; (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8003e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e92:	f7fd ffc5 	bl	8001e20 <HAL_GetTick>
 8003e96:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e98:	e009      	b.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e9a:	f7fd ffc1 	bl	8001e20 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b64      	cmp	r3, #100	; 0x64
 8003ea6:	d902      	bls.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	f000 bd9f 	b.w	80049ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003eae:	4b34      	ldr	r3, [pc, #208]	; (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d0ef      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003eba:	4b30      	ldr	r3, [pc, #192]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ec2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d036      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ed2:	693a      	ldr	r2, [r7, #16]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d02f      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ed8:	4b28      	ldr	r3, [pc, #160]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003edc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ee0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ee2:	4b26      	ldr	r3, [pc, #152]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee6:	4a25      	ldr	r2, [pc, #148]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eec:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003eee:	4b23      	ldr	r3, [pc, #140]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef2:	4a22      	ldr	r2, [pc, #136]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ef4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ef8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003efa:	4a20      	ldr	r2, [pc, #128]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f00:	4b1e      	ldr	r3, [pc, #120]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d115      	bne.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0c:	f7fd ff88 	bl	8001e20 <HAL_GetTick>
 8003f10:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f12:	e00b      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f14:	f7fd ff84 	bl	8001e20 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d902      	bls.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	f000 bd60 	b.w	80049ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2c:	4b13      	ldr	r3, [pc, #76]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0ed      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f44:	d120      	bne.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8003f46:	4b0d      	ldr	r3, [pc, #52]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f52:	4b0c      	ldr	r3, [pc, #48]	; (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8003f54:	400b      	ands	r3, r1
 8003f56:	4909      	ldr	r1, [pc, #36]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	608b      	str	r3, [r1, #8]
 8003f5c:	e01a      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8003f5e:	bf00      	nop
 8003f60:	001a0300 	.word	0x001a0300
 8003f64:	001b0300 	.word	0x001b0300
 8003f68:	001c0300 	.word	0x001c0300
 8003f6c:	001d0300 	.word	0x001d0300
 8003f70:	001e0300 	.word	0x001e0300
 8003f74:	001f0300 	.word	0x001f0300
 8003f78:	0800d068 	.word	0x0800d068
 8003f7c:	40023800 	.word	0x40023800
 8003f80:	40007000 	.word	0x40007000
 8003f84:	0ffffcff 	.word	0x0ffffcff
 8003f88:	4b9a      	ldr	r3, [pc, #616]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	4a99      	ldr	r2, [pc, #612]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003f8e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003f92:	6093      	str	r3, [r2, #8]
 8003f94:	4b97      	ldr	r3, [pc, #604]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003f96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa0:	4994      	ldr	r1, [pc, #592]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0310 	and.w	r3, r3, #16
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d01d      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d008      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x598>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fbe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fc2:	d003      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x598>
 8003fc4:	21f1      	movs	r1, #241	; 0xf1
 8003fc6:	488c      	ldr	r0, [pc, #560]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003fc8:	f7fd fb95 	bl	80016f6 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003fcc:	4b89      	ldr	r3, [pc, #548]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fd2:	4a88      	ldr	r2, [pc, #544]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003fd4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fd8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003fdc:	4b85      	ldr	r3, [pc, #532]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003fde:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe6:	4983      	ldr	r1, [pc, #524]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d01c      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00d      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800400a:	d008      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004010:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004014:	d003      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8004016:	21fb      	movs	r1, #251	; 0xfb
 8004018:	4877      	ldr	r0, [pc, #476]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800401a:	f7fd fb6c 	bl	80016f6 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800401e:	4b75      	ldr	r3, [pc, #468]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004024:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800402c:	4971      	ldr	r1, [pc, #452]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800402e:	4313      	orrs	r3, r2
 8004030:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d01d      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00e      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800404c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004050:	d009      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004056:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800405a:	d004      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x632>
 800405c:	f240 1105 	movw	r1, #261	; 0x105
 8004060:	4865      	ldr	r0, [pc, #404]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004062:	f7fd fb48 	bl	80016f6 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004066:	4b63      	ldr	r3, [pc, #396]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004074:	495f      	ldr	r1, [pc, #380]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004076:	4313      	orrs	r3, r2
 8004078:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01d      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00e      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004094:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004098:	d009      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x67a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800409e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80040a2:	d004      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x67a>
 80040a4:	f240 110f 	movw	r1, #271	; 0x10f
 80040a8:	4853      	ldr	r0, [pc, #332]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80040aa:	f7fd fb24 	bl	80016f6 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040ae:	4b51      	ldr	r3, [pc, #324]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80040b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040bc:	494d      	ldr	r1, [pc, #308]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d01d      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00e      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040e0:	d009      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80040ea:	d004      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 80040ec:	f240 1119 	movw	r1, #281	; 0x119
 80040f0:	4841      	ldr	r0, [pc, #260]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80040f2:	f7fd fb00 	bl	80016f6 <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040f6:	4b3f      	ldr	r3, [pc, #252]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80040f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004104:	493b      	ldr	r1, [pc, #236]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004114:	2b00      	cmp	r3, #0
 8004116:	d01f      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800411c:	2b00      	cmp	r3, #0
 800411e:	d010      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004124:	2b01      	cmp	r3, #1
 8004126:	d00c      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412c:	2b03      	cmp	r3, #3
 800412e:	d008      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	2b02      	cmp	r3, #2
 8004136:	d004      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004138:	f240 1123 	movw	r1, #291	; 0x123
 800413c:	482e      	ldr	r0, [pc, #184]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800413e:	f7fd fada 	bl	80016f6 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004142:	4b2c      	ldr	r3, [pc, #176]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004148:	f023 0203 	bic.w	r2, r3, #3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004150:	4928      	ldr	r1, [pc, #160]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004160:	2b00      	cmp	r3, #0
 8004162:	d01f      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004168:	2b00      	cmp	r3, #0
 800416a:	d010      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x75a>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004170:	2b04      	cmp	r3, #4
 8004172:	d00c      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004178:	2b0c      	cmp	r3, #12
 800417a:	d008      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x75a>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004180:	2b08      	cmp	r3, #8
 8004182:	d004      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004184:	f240 112d 	movw	r1, #301	; 0x12d
 8004188:	481b      	ldr	r0, [pc, #108]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800418a:	f7fd fab4 	bl	80016f6 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800418e:	4b19      	ldr	r3, [pc, #100]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004194:	f023 020c 	bic.w	r2, r3, #12
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800419c:	4915      	ldr	r1, [pc, #84]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d025      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d010      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041bc:	2b10      	cmp	r3, #16
 80041be:	d00c      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041c4:	2b30      	cmp	r3, #48	; 0x30
 80041c6:	d008      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041cc:	2b20      	cmp	r3, #32
 80041ce:	d004      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80041d0:	f240 1137 	movw	r1, #311	; 0x137
 80041d4:	4808      	ldr	r0, [pc, #32]	; (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80041d6:	f7fd fa8e 	bl	80016f6 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041da:	4b06      	ldr	r3, [pc, #24]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80041dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041e8:	4902      	ldr	r1, [pc, #8]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80041f0:	e004      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 80041f2:	bf00      	nop
 80041f4:	40023800 	.word	0x40023800
 80041f8:	0800d068 	.word	0x0800d068
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004204:	2b00      	cmp	r3, #0
 8004206:	d01f      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800420c:	2b00      	cmp	r3, #0
 800420e:	d010      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004214:	2b40      	cmp	r3, #64	; 0x40
 8004216:	d00c      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800421c:	2bc0      	cmp	r3, #192	; 0xc0
 800421e:	d008      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004224:	2b80      	cmp	r3, #128	; 0x80
 8004226:	d004      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004228:	f240 1141 	movw	r1, #321	; 0x141
 800422c:	48a0      	ldr	r0, [pc, #640]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800422e:	f7fd fa62 	bl	80016f6 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004232:	4ba0      	ldr	r3, [pc, #640]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004238:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004240:	499c      	ldr	r1, [pc, #624]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004242:	4313      	orrs	r3, r2
 8004244:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004250:	2b00      	cmp	r3, #0
 8004252:	d022      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004258:	2b00      	cmp	r3, #0
 800425a:	d013      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x850>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004264:	d00e      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800426e:	d009      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004274:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004278:	d004      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x850>
 800427a:	f240 114b 	movw	r1, #331	; 0x14b
 800427e:	488c      	ldr	r0, [pc, #560]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004280:	f7fd fa39 	bl	80016f6 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004284:	4b8b      	ldr	r3, [pc, #556]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800428a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004292:	4988      	ldr	r1, [pc, #544]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d022      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d013      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042b6:	d00e      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042c0:	d009      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042ca:	d004      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 80042cc:	f240 1155 	movw	r1, #341	; 0x155
 80042d0:	4877      	ldr	r0, [pc, #476]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80042d2:	f7fd fa10 	bl	80016f6 <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80042d6:	4b77      	ldr	r3, [pc, #476]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80042d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042e4:	4973      	ldr	r1, [pc, #460]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d022      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d013      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004308:	d00e      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004312:	d009      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004318:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800431c:	d004      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800431e:	f240 115f 	movw	r1, #351	; 0x15f
 8004322:	4863      	ldr	r0, [pc, #396]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004324:	f7fd f9e7 	bl	80016f6 <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004328:	4b62      	ldr	r3, [pc, #392]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800432a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800432e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004336:	495f      	ldr	r1, [pc, #380]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004338:	4313      	orrs	r3, r2
 800433a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d022      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800434e:	2b00      	cmp	r3, #0
 8004350:	d013      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x946>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004356:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800435a:	d00e      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x946>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004360:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004364:	d009      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x946>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800436a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800436e:	d004      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x946>
 8004370:	f240 1169 	movw	r1, #361	; 0x169
 8004374:	484e      	ldr	r0, [pc, #312]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004376:	f7fd f9be 	bl	80016f6 <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800437a:	4b4e      	ldr	r3, [pc, #312]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800437c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004380:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004388:	494a      	ldr	r1, [pc, #296]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d018      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043a4:	d008      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d004      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80043ae:	f240 1173 	movw	r1, #371	; 0x173
 80043b2:	483f      	ldr	r0, [pc, #252]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80043b4:	f7fd f99f 	bl	80016f6 <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80043b8:	4b3e      	ldr	r3, [pc, #248]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80043ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043be:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043c6:	493b      	ldr	r1, [pc, #236]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d01f      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043e2:	d008      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d004      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 80043ec:	f240 117d 	movw	r1, #381	; 0x17d
 80043f0:	482f      	ldr	r0, [pc, #188]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80043f2:	f7fd f980 	bl	80016f6 <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80043f6:	4b2f      	ldr	r3, [pc, #188]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80043f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004404:	492b      	ldr	r1, [pc, #172]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004410:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004414:	d101      	bne.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 8004416:	2301      	movs	r3, #1
 8004418:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0308 	and.w	r3, r3, #8
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 8004426:	2301      	movs	r3, #1
 8004428:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d022      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800443a:	2b00      	cmp	r3, #0
 800443c:	d013      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004442:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004446:	d00e      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800444c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004450:	d009      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004456:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800445a:	d004      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 800445c:	f240 1195 	movw	r1, #405	; 0x195
 8004460:	4813      	ldr	r0, [pc, #76]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004462:	f7fd f948 	bl	80016f6 <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004466:	4b13      	ldr	r3, [pc, #76]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800446c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004474:	490f      	ldr	r1, [pc, #60]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d020      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800448e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004492:	d009      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800449a:	2b00      	cmp	r3, #0
 800449c:	d004      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800449e:	f240 119f 	movw	r1, #415	; 0x19f
 80044a2:	4803      	ldr	r0, [pc, #12]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80044a4:	f7fd f927 	bl	80016f6 <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044a8:	4b02      	ldr	r3, [pc, #8]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80044aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ae:	e003      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 80044b0:	0800d068 	.word	0x0800d068
 80044b4:	40023800 	.word	0x40023800
 80044b8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044c2:	4910      	ldr	r1, [pc, #64]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d006      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 8155 	beq.w	8004788 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80044de:	4b09      	ldr	r3, [pc, #36]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a08      	ldr	r2, [pc, #32]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 80044e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ea:	f7fd fc99 	bl	8001e20 <HAL_GetTick>
 80044ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044f0:	e00a      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044f2:	f7fd fc95 	bl	8001e20 <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	2b64      	cmp	r3, #100	; 0x64
 80044fe:	d903      	bls.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e273      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8004504:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004508:	4b9a      	ldr	r3, [pc, #616]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1ee      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b31      	cmp	r3, #49	; 0x31
 800451a:	d904      	bls.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004524:	d904      	bls.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8004526:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800452a:	4893      	ldr	r0, [pc, #588]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800452c:	f7fd f8e3 	bl	80016f6 <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	d02e      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0xb66>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004540:	2b00      	cmp	r3, #0
 8004542:	d12a      	bne.n	800459a <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d903      	bls.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0xb20>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	2b07      	cmp	r3, #7
 8004552:	d904      	bls.n	800455e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8004554:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8004558:	4887      	ldr	r0, [pc, #540]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800455a:	f7fd f8cc 	bl	80016f6 <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800455e:	4b85      	ldr	r3, [pc, #532]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004560:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004564:	0c1b      	lsrs	r3, r3, #16
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800456c:	4b81      	ldr	r3, [pc, #516]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800456e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004572:	0e1b      	lsrs	r3, r3, #24
 8004574:	f003 030f 	and.w	r3, r3, #15
 8004578:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	019a      	lsls	r2, r3, #6
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	041b      	lsls	r3, r3, #16
 8004584:	431a      	orrs	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	061b      	lsls	r3, r3, #24
 800458a:	431a      	orrs	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	071b      	lsls	r3, r3, #28
 8004592:	4978      	ldr	r1, [pc, #480]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004594:	4313      	orrs	r3, r2
 8004596:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d004      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045ae:	d00a      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d048      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045c4:	d143      	bne.n	800464e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d903      	bls.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xba2>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	2b0f      	cmp	r3, #15
 80045d4:	d904      	bls.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80045d6:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 80045da:	4867      	ldr	r0, [pc, #412]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80045dc:	f7fd f88b 	bl	80016f6 <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d003      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ec:	2b20      	cmp	r3, #32
 80045ee:	d904      	bls.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 80045f0:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 80045f4:	4860      	ldr	r0, [pc, #384]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80045f6:	f7fd f87e 	bl	80016f6 <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80045fa:	4b5e      	ldr	r3, [pc, #376]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80045fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004600:	0c1b      	lsrs	r3, r3, #16
 8004602:	f003 0303 	and.w	r3, r3, #3
 8004606:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004608:	4b5a      	ldr	r3, [pc, #360]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800460a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800460e:	0f1b      	lsrs	r3, r3, #28
 8004610:	f003 0307 	and.w	r3, r3, #7
 8004614:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	019a      	lsls	r2, r3, #6
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	041b      	lsls	r3, r3, #16
 8004620:	431a      	orrs	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	061b      	lsls	r3, r3, #24
 8004628:	431a      	orrs	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	071b      	lsls	r3, r3, #28
 800462e:	4951      	ldr	r1, [pc, #324]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004630:	4313      	orrs	r3, r2
 8004632:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004636:	4b4f      	ldr	r3, [pc, #316]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004638:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800463c:	f023 021f 	bic.w	r2, r3, #31
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004644:	3b01      	subs	r3, #1
 8004646:	494b      	ldr	r1, [pc, #300]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004648:	4313      	orrs	r3, r2
 800464a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d032      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d010      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d00c      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	2b02      	cmp	r3, #2
 8004670:	d008      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	2b03      	cmp	r3, #3
 8004678:	d004      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800467a:	f240 2105 	movw	r1, #517	; 0x205
 800467e:	483e      	ldr	r0, [pc, #248]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8004680:	f7fd f839 	bl	80016f6 <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004684:	4b3b      	ldr	r3, [pc, #236]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800468a:	0e1b      	lsrs	r3, r3, #24
 800468c:	f003 030f 	and.w	r3, r3, #15
 8004690:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004692:	4b38      	ldr	r3, [pc, #224]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004694:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004698:	0f1b      	lsrs	r3, r3, #28
 800469a:	f003 0307 	and.w	r3, r3, #7
 800469e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	019a      	lsls	r2, r3, #6
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	041b      	lsls	r3, r3, #16
 80046ac:	431a      	orrs	r2, r3
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	061b      	lsls	r3, r3, #24
 80046b2:	431a      	orrs	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	071b      	lsls	r3, r3, #28
 80046b8:	492e      	ldr	r1, [pc, #184]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d040      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d010      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d00c      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d008      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	2b03      	cmp	r3, #3
 80046ea:	d004      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80046ec:	f44f 7105 	mov.w	r1, #532	; 0x214
 80046f0:	4821      	ldr	r0, [pc, #132]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80046f2:	f7fd f800 	bl	80016f6 <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d903      	bls.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	2b07      	cmp	r3, #7
 8004704:	d904      	bls.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8004706:	f240 2115 	movw	r1, #533	; 0x215
 800470a:	481b      	ldr	r0, [pc, #108]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800470c:	f7fc fff3 	bl	80016f6 <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d903      	bls.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	2b0f      	cmp	r3, #15
 800471e:	d904      	bls.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 8004720:	f240 2116 	movw	r1, #534	; 0x216
 8004724:	4814      	ldr	r0, [pc, #80]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8004726:	f7fc ffe6 	bl	80016f6 <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	019a      	lsls	r2, r3, #6
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	041b      	lsls	r3, r3, #16
 8004736:	431a      	orrs	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	061b      	lsls	r3, r3, #24
 800473e:	431a      	orrs	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	071b      	lsls	r3, r3, #28
 8004746:	490b      	ldr	r1, [pc, #44]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800474e:	4b09      	ldr	r3, [pc, #36]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a08      	ldr	r2, [pc, #32]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004754:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800475a:	f7fd fb61 	bl	8001e20 <HAL_GetTick>
 800475e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004760:	e00c      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004762:	f7fd fb5d 	bl	8001e20 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b64      	cmp	r3, #100	; 0x64
 800476e:	d905      	bls.n	800477c <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e13b      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8004774:	40023800 	.word	0x40023800
 8004778:	0800d068 	.word	0x0800d068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800477c:	4b9d      	ldr	r3, [pc, #628]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0ec      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	2b01      	cmp	r3, #1
 800478c:	f040 812d 	bne.w	80049ea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004790:	4b98      	ldr	r3, [pc, #608]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a97      	ldr	r2, [pc, #604]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004796:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800479a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800479c:	f7fd fb40 	bl	8001e20 <HAL_GetTick>
 80047a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80047a4:	f7fd fb3c 	bl	8001e20 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b64      	cmp	r3, #100	; 0x64
 80047b0:	d901      	bls.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e11a      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80047b6:	4b8f      	ldr	r3, [pc, #572]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80047c2:	d0ef      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	2b31      	cmp	r3, #49	; 0x31
 80047ca:	d904      	bls.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80047d4:	d904      	bls.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 80047d6:	f44f 7111 	mov.w	r1, #580	; 0x244
 80047da:	4887      	ldr	r0, [pc, #540]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80047dc:	f7fc ff8b 	bl	80016f6 <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d003      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d009      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d048      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004804:	2b00      	cmp	r3, #0
 8004806:	d144      	bne.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d903      	bls.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	2b0f      	cmp	r3, #15
 8004816:	d904      	bls.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0xdee>
 8004818:	f240 214b 	movw	r1, #587	; 0x24b
 800481c:	4876      	ldr	r0, [pc, #472]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 800481e:	f7fc ff6a 	bl	80016f6 <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004826:	2b00      	cmp	r3, #0
 8004828:	d003      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482e:	2b20      	cmp	r3, #32
 8004830:	d904      	bls.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8004832:	f240 214d 	movw	r1, #589	; 0x24d
 8004836:	4870      	ldr	r0, [pc, #448]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004838:	f7fc ff5d 	bl	80016f6 <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800483c:	4b6d      	ldr	r3, [pc, #436]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800483e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004842:	0c1b      	lsrs	r3, r3, #16
 8004844:	f003 0303 	and.w	r3, r3, #3
 8004848:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800484a:	4b6a      	ldr	r3, [pc, #424]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004850:	0f1b      	lsrs	r3, r3, #28
 8004852:	f003 0307 	and.w	r3, r3, #7
 8004856:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	019a      	lsls	r2, r3, #6
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	041b      	lsls	r3, r3, #16
 8004862:	431a      	orrs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	061b      	lsls	r3, r3, #24
 800486a:	431a      	orrs	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	071b      	lsls	r3, r3, #28
 8004870:	4960      	ldr	r1, [pc, #384]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004872:	4313      	orrs	r3, r2
 8004874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004878:	4b5e      	ldr	r3, [pc, #376]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800487a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800487e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004886:	3b01      	subs	r3, #1
 8004888:	021b      	lsls	r3, r3, #8
 800488a:	495a      	ldr	r1, [pc, #360]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800488c:	4313      	orrs	r3, r2
 800488e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d037      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xeda>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048a6:	d132      	bne.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d010      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d00c      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d008      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	2b03      	cmp	r3, #3
 80048c6:	d004      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80048c8:	f44f 7118 	mov.w	r1, #608	; 0x260
 80048cc:	484a      	ldr	r0, [pc, #296]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80048ce:	f7fc ff12 	bl	80016f6 <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80048d2:	4b48      	ldr	r3, [pc, #288]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80048d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d8:	0e1b      	lsrs	r3, r3, #24
 80048da:	f003 030f 	and.w	r3, r3, #15
 80048de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80048e0:	4b44      	ldr	r3, [pc, #272]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80048e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e6:	0f1b      	lsrs	r3, r3, #28
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	019a      	lsls	r2, r3, #6
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	041b      	lsls	r3, r3, #16
 80048fa:	431a      	orrs	r2, r3
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	061b      	lsls	r3, r3, #24
 8004900:	431a      	orrs	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	071b      	lsls	r3, r3, #28
 8004906:	493b      	ldr	r1, [pc, #236]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004908:	4313      	orrs	r3, r2
 800490a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d04d      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d903      	bls.n	800492a <HAL_RCCEx_PeriphCLKConfig+0xef6>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	69db      	ldr	r3, [r3, #28]
 8004926:	2b07      	cmp	r3, #7
 8004928:	d904      	bls.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 800492a:	f240 216f 	movw	r1, #623	; 0x26f
 800492e:	4832      	ldr	r0, [pc, #200]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004930:	f7fc fee1 	bl	80016f6 <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004938:	2b00      	cmp	r3, #0
 800493a:	d013      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004944:	d00e      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800494e:	d009      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004954:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004958:	d004      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 800495a:	f44f 711c 	mov.w	r1, #624	; 0x270
 800495e:	4826      	ldr	r0, [pc, #152]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004960:	f7fc fec9 	bl	80016f6 <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004964:	4b23      	ldr	r3, [pc, #140]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496a:	0e1b      	lsrs	r3, r3, #24
 800496c:	f003 030f 	and.w	r3, r3, #15
 8004970:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004972:	4b20      	ldr	r3, [pc, #128]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004974:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004978:	0c1b      	lsrs	r3, r3, #16
 800497a:	f003 0303 	and.w	r3, r3, #3
 800497e:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	019a      	lsls	r2, r3, #6
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	041b      	lsls	r3, r3, #16
 800498a:	431a      	orrs	r2, r3
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	061b      	lsls	r3, r3, #24
 8004990:	431a      	orrs	r2, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	071b      	lsls	r3, r3, #28
 8004998:	4916      	ldr	r1, [pc, #88]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80049a0:	4b14      	ldr	r3, [pc, #80]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80049a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ae:	4911      	ldr	r1, [pc, #68]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80049b6:	4b0f      	ldr	r3, [pc, #60]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a0e      	ldr	r2, [pc, #56]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80049bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049c2:	f7fd fa2d 	bl	8001e20 <HAL_GetTick>
 80049c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049c8:	e008      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80049ca:	f7fd fa29 	bl	8001e20 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	2b64      	cmp	r3, #100	; 0x64
 80049d6:	d901      	bls.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e007      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049dc:	4b05      	ldr	r3, [pc, #20]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049e8:	d1ef      	bne.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3720      	adds	r7, #32
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40023800 	.word	0x40023800
 80049f8:	0800d068 	.word	0x0800d068

080049fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e0f5      	b.n	8004bfa <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a7c      	ldr	r2, [pc, #496]	; (8004c04 <HAL_TIM_Base_Init+0x208>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d045      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a20:	d040      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a78      	ldr	r2, [pc, #480]	; (8004c08 <HAL_TIM_Base_Init+0x20c>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d03b      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a76      	ldr	r2, [pc, #472]	; (8004c0c <HAL_TIM_Base_Init+0x210>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d036      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a75      	ldr	r2, [pc, #468]	; (8004c10 <HAL_TIM_Base_Init+0x214>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d031      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a73      	ldr	r2, [pc, #460]	; (8004c14 <HAL_TIM_Base_Init+0x218>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d02c      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a72      	ldr	r2, [pc, #456]	; (8004c18 <HAL_TIM_Base_Init+0x21c>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d027      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a70      	ldr	r2, [pc, #448]	; (8004c1c <HAL_TIM_Base_Init+0x220>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d022      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a6f      	ldr	r2, [pc, #444]	; (8004c20 <HAL_TIM_Base_Init+0x224>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d01d      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a6d      	ldr	r2, [pc, #436]	; (8004c24 <HAL_TIM_Base_Init+0x228>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d018      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a6c      	ldr	r2, [pc, #432]	; (8004c28 <HAL_TIM_Base_Init+0x22c>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d013      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a6a      	ldr	r2, [pc, #424]	; (8004c2c <HAL_TIM_Base_Init+0x230>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d00e      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a69      	ldr	r2, [pc, #420]	; (8004c30 <HAL_TIM_Base_Init+0x234>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d009      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a67      	ldr	r2, [pc, #412]	; (8004c34 <HAL_TIM_Base_Init+0x238>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d004      	beq.n	8004aa4 <HAL_TIM_Base_Init+0xa8>
 8004a9a:	f44f 718b 	mov.w	r1, #278	; 0x116
 8004a9e:	4866      	ldr	r0, [pc, #408]	; (8004c38 <HAL_TIM_Base_Init+0x23c>)
 8004aa0:	f7fc fe29 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d014      	beq.n	8004ad6 <HAL_TIM_Base_Init+0xda>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	2b10      	cmp	r3, #16
 8004ab2:	d010      	beq.n	8004ad6 <HAL_TIM_Base_Init+0xda>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	2b20      	cmp	r3, #32
 8004aba:	d00c      	beq.n	8004ad6 <HAL_TIM_Base_Init+0xda>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b40      	cmp	r3, #64	; 0x40
 8004ac2:	d008      	beq.n	8004ad6 <HAL_TIM_Base_Init+0xda>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	2b60      	cmp	r3, #96	; 0x60
 8004aca:	d004      	beq.n	8004ad6 <HAL_TIM_Base_Init+0xda>
 8004acc:	f240 1117 	movw	r1, #279	; 0x117
 8004ad0:	4859      	ldr	r0, [pc, #356]	; (8004c38 <HAL_TIM_Base_Init+0x23c>)
 8004ad2:	f7fc fe10 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00e      	beq.n	8004afc <HAL_TIM_Base_Init+0x100>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ae6:	d009      	beq.n	8004afc <HAL_TIM_Base_Init+0x100>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004af0:	d004      	beq.n	8004afc <HAL_TIM_Base_Init+0x100>
 8004af2:	f44f 718c 	mov.w	r1, #280	; 0x118
 8004af6:	4850      	ldr	r0, [pc, #320]	; (8004c38 <HAL_TIM_Base_Init+0x23c>)
 8004af8:	f7fc fdfd 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b04:	d004      	beq.n	8004b10 <HAL_TIM_Base_Init+0x114>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a41      	ldr	r2, [pc, #260]	; (8004c10 <HAL_TIM_Base_Init+0x214>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d107      	bne.n	8004b20 <HAL_TIM_Base_Init+0x124>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	bf14      	ite	ne
 8004b18:	2301      	movne	r3, #1
 8004b1a:	2300      	moveq	r3, #0
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	e00e      	b.n	8004b3e <HAL_TIM_Base_Init+0x142>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d006      	beq.n	8004b36 <HAL_TIM_Base_Init+0x13a>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b30:	d201      	bcs.n	8004b36 <HAL_TIM_Base_Init+0x13a>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <HAL_TIM_Base_Init+0x13c>
 8004b36:	2300      	movs	r3, #0
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d104      	bne.n	8004b4c <HAL_TIM_Base_Init+0x150>
 8004b42:	f240 1119 	movw	r1, #281	; 0x119
 8004b46:	483c      	ldr	r0, [pc, #240]	; (8004c38 <HAL_TIM_Base_Init+0x23c>)
 8004b48:	f7fc fdd5 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d008      	beq.n	8004b66 <HAL_TIM_Base_Init+0x16a>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	2b80      	cmp	r3, #128	; 0x80
 8004b5a:	d004      	beq.n	8004b66 <HAL_TIM_Base_Init+0x16a>
 8004b5c:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8004b60:	4835      	ldr	r0, [pc, #212]	; (8004c38 <HAL_TIM_Base_Init+0x23c>)
 8004b62:	f7fc fdc8 	bl	80016f6 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d106      	bne.n	8004b80 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fc ffbc 	bl	8001af8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	3304      	adds	r3, #4
 8004b90:	4619      	mov	r1, r3
 8004b92:	4610      	mov	r0, r2
 8004b94:	f001 fa52 	bl	800603c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3708      	adds	r7, #8
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	40010000 	.word	0x40010000
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40000800 	.word	0x40000800
 8004c10:	40000c00 	.word	0x40000c00
 8004c14:	40001000 	.word	0x40001000
 8004c18:	40001400 	.word	0x40001400
 8004c1c:	40010400 	.word	0x40010400
 8004c20:	40014000 	.word	0x40014000
 8004c24:	40014400 	.word	0x40014400
 8004c28:	40014800 	.word	0x40014800
 8004c2c:	40001800 	.word	0x40001800
 8004c30:	40001c00 	.word	0x40001c00
 8004c34:	40002000 	.word	0x40002000
 8004c38:	0800d0a4 	.word	0x0800d0a4

08004c3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e0f5      	b.n	8004e3a <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a7c      	ldr	r2, [pc, #496]	; (8004e44 <HAL_TIM_PWM_Init+0x208>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d045      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c60:	d040      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a78      	ldr	r2, [pc, #480]	; (8004e48 <HAL_TIM_PWM_Init+0x20c>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d03b      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a76      	ldr	r2, [pc, #472]	; (8004e4c <HAL_TIM_PWM_Init+0x210>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d036      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a75      	ldr	r2, [pc, #468]	; (8004e50 <HAL_TIM_PWM_Init+0x214>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d031      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a73      	ldr	r2, [pc, #460]	; (8004e54 <HAL_TIM_PWM_Init+0x218>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d02c      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a72      	ldr	r2, [pc, #456]	; (8004e58 <HAL_TIM_PWM_Init+0x21c>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d027      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a70      	ldr	r2, [pc, #448]	; (8004e5c <HAL_TIM_PWM_Init+0x220>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d022      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a6f      	ldr	r2, [pc, #444]	; (8004e60 <HAL_TIM_PWM_Init+0x224>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d01d      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a6d      	ldr	r2, [pc, #436]	; (8004e64 <HAL_TIM_PWM_Init+0x228>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d018      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a6c      	ldr	r2, [pc, #432]	; (8004e68 <HAL_TIM_PWM_Init+0x22c>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d013      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a6a      	ldr	r2, [pc, #424]	; (8004e6c <HAL_TIM_PWM_Init+0x230>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d00e      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a69      	ldr	r2, [pc, #420]	; (8004e70 <HAL_TIM_PWM_Init+0x234>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d009      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a67      	ldr	r2, [pc, #412]	; (8004e74 <HAL_TIM_PWM_Init+0x238>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d004      	beq.n	8004ce4 <HAL_TIM_PWM_Init+0xa8>
 8004cda:	f240 5133 	movw	r1, #1331	; 0x533
 8004cde:	4866      	ldr	r0, [pc, #408]	; (8004e78 <HAL_TIM_PWM_Init+0x23c>)
 8004ce0:	f7fc fd09 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d014      	beq.n	8004d16 <HAL_TIM_PWM_Init+0xda>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	2b10      	cmp	r3, #16
 8004cf2:	d010      	beq.n	8004d16 <HAL_TIM_PWM_Init+0xda>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d00c      	beq.n	8004d16 <HAL_TIM_PWM_Init+0xda>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d008      	beq.n	8004d16 <HAL_TIM_PWM_Init+0xda>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	2b60      	cmp	r3, #96	; 0x60
 8004d0a:	d004      	beq.n	8004d16 <HAL_TIM_PWM_Init+0xda>
 8004d0c:	f240 5134 	movw	r1, #1332	; 0x534
 8004d10:	4859      	ldr	r0, [pc, #356]	; (8004e78 <HAL_TIM_PWM_Init+0x23c>)
 8004d12:	f7fc fcf0 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00e      	beq.n	8004d3c <HAL_TIM_PWM_Init+0x100>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d26:	d009      	beq.n	8004d3c <HAL_TIM_PWM_Init+0x100>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d30:	d004      	beq.n	8004d3c <HAL_TIM_PWM_Init+0x100>
 8004d32:	f240 5135 	movw	r1, #1333	; 0x535
 8004d36:	4850      	ldr	r0, [pc, #320]	; (8004e78 <HAL_TIM_PWM_Init+0x23c>)
 8004d38:	f7fc fcdd 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d44:	d004      	beq.n	8004d50 <HAL_TIM_PWM_Init+0x114>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a41      	ldr	r2, [pc, #260]	; (8004e50 <HAL_TIM_PWM_Init+0x214>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d107      	bne.n	8004d60 <HAL_TIM_PWM_Init+0x124>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	bf14      	ite	ne
 8004d58:	2301      	movne	r3, #1
 8004d5a:	2300      	moveq	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	e00e      	b.n	8004d7e <HAL_TIM_PWM_Init+0x142>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d006      	beq.n	8004d76 <HAL_TIM_PWM_Init+0x13a>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d70:	d201      	bcs.n	8004d76 <HAL_TIM_PWM_Init+0x13a>
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <HAL_TIM_PWM_Init+0x13c>
 8004d76:	2300      	movs	r3, #0
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d104      	bne.n	8004d8c <HAL_TIM_PWM_Init+0x150>
 8004d82:	f240 5136 	movw	r1, #1334	; 0x536
 8004d86:	483c      	ldr	r0, [pc, #240]	; (8004e78 <HAL_TIM_PWM_Init+0x23c>)
 8004d88:	f7fc fcb5 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <HAL_TIM_PWM_Init+0x16a>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	2b80      	cmp	r3, #128	; 0x80
 8004d9a:	d004      	beq.n	8004da6 <HAL_TIM_PWM_Init+0x16a>
 8004d9c:	f240 5137 	movw	r1, #1335	; 0x537
 8004da0:	4835      	ldr	r0, [pc, #212]	; (8004e78 <HAL_TIM_PWM_Init+0x23c>)
 8004da2:	f7fc fca8 	bl	80016f6 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d106      	bne.n	8004dc0 <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 f85e 	bl	8004e7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2202      	movs	r2, #2
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3304      	adds	r3, #4
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4610      	mov	r0, r2
 8004dd4:	f001 f932 	bl	800603c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3708      	adds	r7, #8
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40010000 	.word	0x40010000
 8004e48:	40000400 	.word	0x40000400
 8004e4c:	40000800 	.word	0x40000800
 8004e50:	40000c00 	.word	0x40000c00
 8004e54:	40001000 	.word	0x40001000
 8004e58:	40001400 	.word	0x40001400
 8004e5c:	40010400 	.word	0x40010400
 8004e60:	40014000 	.word	0x40014000
 8004e64:	40014400 	.word	0x40014400
 8004e68:	40014800 	.word	0x40014800
 8004e6c:	40001800 	.word	0x40001800
 8004e70:	40001c00 	.word	0x40001c00
 8004e74:	40002000 	.word	0x40002000
 8004e78:	0800d0a4 	.word	0x0800d0a4

08004e7c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a89      	ldr	r2, [pc, #548]	; (80050c4 <HAL_TIM_PWM_Start+0x234>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d117      	bne.n	8004ed4 <HAL_TIM_PWM_Start+0x44>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 80ae 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	f000 80aa 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2b08      	cmp	r3, #8
 8004eb8:	f000 80a6 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2b0c      	cmp	r3, #12
 8004ec0:	f000 80a2 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	2b10      	cmp	r3, #16
 8004ec8:	f000 809e 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	2b14      	cmp	r3, #20
 8004ed0:	f000 809a 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004edc:	d10f      	bne.n	8004efe <HAL_TIM_PWM_Start+0x6e>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 8091 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	f000 808d 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b08      	cmp	r3, #8
 8004ef2:	f000 8089 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2b0c      	cmp	r3, #12
 8004efa:	f000 8085 	beq.w	8005008 <HAL_TIM_PWM_Start+0x178>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a71      	ldr	r2, [pc, #452]	; (80050c8 <HAL_TIM_PWM_Start+0x238>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d10b      	bne.n	8004f20 <HAL_TIM_PWM_Start+0x90>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d07c      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d079      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	2b08      	cmp	r3, #8
 8004f18:	d076      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	2b0c      	cmp	r3, #12
 8004f1e:	d073      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a69      	ldr	r2, [pc, #420]	; (80050cc <HAL_TIM_PWM_Start+0x23c>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d10b      	bne.n	8004f42 <HAL_TIM_PWM_Start+0xb2>
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d06b      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	2b04      	cmp	r3, #4
 8004f34:	d068      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d065      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	2b0c      	cmp	r3, #12
 8004f40:	d062      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a62      	ldr	r2, [pc, #392]	; (80050d0 <HAL_TIM_PWM_Start+0x240>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d10b      	bne.n	8004f64 <HAL_TIM_PWM_Start+0xd4>
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d05a      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2b04      	cmp	r3, #4
 8004f56:	d057      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d054      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b0c      	cmp	r3, #12
 8004f62:	d051      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a5a      	ldr	r2, [pc, #360]	; (80050d4 <HAL_TIM_PWM_Start+0x244>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d111      	bne.n	8004f92 <HAL_TIM_PWM_Start+0x102>
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d049      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d046      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b08      	cmp	r3, #8
 8004f7e:	d043      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2b0c      	cmp	r3, #12
 8004f84:	d040      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	2b10      	cmp	r3, #16
 8004f8a:	d03d      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	2b14      	cmp	r3, #20
 8004f90:	d03a      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a50      	ldr	r2, [pc, #320]	; (80050d8 <HAL_TIM_PWM_Start+0x248>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d105      	bne.n	8004fa8 <HAL_TIM_PWM_Start+0x118>
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d032      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d02f      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a4b      	ldr	r2, [pc, #300]	; (80050dc <HAL_TIM_PWM_Start+0x24c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d102      	bne.n	8004fb8 <HAL_TIM_PWM_Start+0x128>
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d027      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a48      	ldr	r2, [pc, #288]	; (80050e0 <HAL_TIM_PWM_Start+0x250>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d102      	bne.n	8004fc8 <HAL_TIM_PWM_Start+0x138>
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d01f      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a45      	ldr	r2, [pc, #276]	; (80050e4 <HAL_TIM_PWM_Start+0x254>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d105      	bne.n	8004fde <HAL_TIM_PWM_Start+0x14e>
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d017      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d014      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a41      	ldr	r2, [pc, #260]	; (80050e8 <HAL_TIM_PWM_Start+0x258>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d102      	bne.n	8004fee <HAL_TIM_PWM_Start+0x15e>
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00c      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a3e      	ldr	r2, [pc, #248]	; (80050ec <HAL_TIM_PWM_Start+0x25c>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d102      	bne.n	8004ffe <HAL_TIM_PWM_Start+0x16e>
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d004      	beq.n	8005008 <HAL_TIM_PWM_Start+0x178>
 8004ffe:	f240 51bc 	movw	r1, #1468	; 0x5bc
 8005002:	483b      	ldr	r0, [pc, #236]	; (80050f0 <HAL_TIM_PWM_Start+0x260>)
 8005004:	f7fc fb77 	bl	80016f6 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d109      	bne.n	8005022 <HAL_TIM_PWM_Start+0x192>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005014:	b2db      	uxtb	r3, r3
 8005016:	2b01      	cmp	r3, #1
 8005018:	bf14      	ite	ne
 800501a:	2301      	movne	r3, #1
 800501c:	2300      	moveq	r3, #0
 800501e:	b2db      	uxtb	r3, r3
 8005020:	e03c      	b.n	800509c <HAL_TIM_PWM_Start+0x20c>
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2b04      	cmp	r3, #4
 8005026:	d109      	bne.n	800503c <HAL_TIM_PWM_Start+0x1ac>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b01      	cmp	r3, #1
 8005032:	bf14      	ite	ne
 8005034:	2301      	movne	r3, #1
 8005036:	2300      	moveq	r3, #0
 8005038:	b2db      	uxtb	r3, r3
 800503a:	e02f      	b.n	800509c <HAL_TIM_PWM_Start+0x20c>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	2b08      	cmp	r3, #8
 8005040:	d109      	bne.n	8005056 <HAL_TIM_PWM_Start+0x1c6>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005048:	b2db      	uxtb	r3, r3
 800504a:	2b01      	cmp	r3, #1
 800504c:	bf14      	ite	ne
 800504e:	2301      	movne	r3, #1
 8005050:	2300      	moveq	r3, #0
 8005052:	b2db      	uxtb	r3, r3
 8005054:	e022      	b.n	800509c <HAL_TIM_PWM_Start+0x20c>
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	2b0c      	cmp	r3, #12
 800505a:	d109      	bne.n	8005070 <HAL_TIM_PWM_Start+0x1e0>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b01      	cmp	r3, #1
 8005066:	bf14      	ite	ne
 8005068:	2301      	movne	r3, #1
 800506a:	2300      	moveq	r3, #0
 800506c:	b2db      	uxtb	r3, r3
 800506e:	e015      	b.n	800509c <HAL_TIM_PWM_Start+0x20c>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	2b10      	cmp	r3, #16
 8005074:	d109      	bne.n	800508a <HAL_TIM_PWM_Start+0x1fa>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b01      	cmp	r3, #1
 8005080:	bf14      	ite	ne
 8005082:	2301      	movne	r3, #1
 8005084:	2300      	moveq	r3, #0
 8005086:	b2db      	uxtb	r3, r3
 8005088:	e008      	b.n	800509c <HAL_TIM_PWM_Start+0x20c>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b01      	cmp	r3, #1
 8005094:	bf14      	ite	ne
 8005096:	2301      	movne	r3, #1
 8005098:	2300      	moveq	r3, #0
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b00      	cmp	r3, #0
 800509e:	d001      	beq.n	80050a4 <HAL_TIM_PWM_Start+0x214>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e0aa      	b.n	80051fa <HAL_TIM_PWM_Start+0x36a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d104      	bne.n	80050b4 <HAL_TIM_PWM_Start+0x224>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2202      	movs	r2, #2
 80050ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050b2:	e03b      	b.n	800512c <HAL_TIM_PWM_Start+0x29c>
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d11c      	bne.n	80050f4 <HAL_TIM_PWM_Start+0x264>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2202      	movs	r2, #2
 80050be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050c2:	e033      	b.n	800512c <HAL_TIM_PWM_Start+0x29c>
 80050c4:	40010000 	.word	0x40010000
 80050c8:	40000400 	.word	0x40000400
 80050cc:	40000800 	.word	0x40000800
 80050d0:	40000c00 	.word	0x40000c00
 80050d4:	40010400 	.word	0x40010400
 80050d8:	40014000 	.word	0x40014000
 80050dc:	40014400 	.word	0x40014400
 80050e0:	40014800 	.word	0x40014800
 80050e4:	40001800 	.word	0x40001800
 80050e8:	40001c00 	.word	0x40001c00
 80050ec:	40002000 	.word	0x40002000
 80050f0:	0800d0a4 	.word	0x0800d0a4
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	2b08      	cmp	r3, #8
 80050f8:	d104      	bne.n	8005104 <HAL_TIM_PWM_Start+0x274>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2202      	movs	r2, #2
 80050fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005102:	e013      	b.n	800512c <HAL_TIM_PWM_Start+0x29c>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	2b0c      	cmp	r3, #12
 8005108:	d104      	bne.n	8005114 <HAL_TIM_PWM_Start+0x284>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2202      	movs	r2, #2
 800510e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005112:	e00b      	b.n	800512c <HAL_TIM_PWM_Start+0x29c>
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	2b10      	cmp	r3, #16
 8005118:	d104      	bne.n	8005124 <HAL_TIM_PWM_Start+0x294>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2202      	movs	r2, #2
 800511e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005122:	e003      	b.n	800512c <HAL_TIM_PWM_Start+0x29c>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2201      	movs	r2, #1
 8005132:	6839      	ldr	r1, [r7, #0]
 8005134:	4618      	mov	r0, r3
 8005136:	f001 fba3 	bl	8006880 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a31      	ldr	r2, [pc, #196]	; (8005204 <HAL_TIM_PWM_Start+0x374>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d004      	beq.n	800514e <HAL_TIM_PWM_Start+0x2be>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a2f      	ldr	r2, [pc, #188]	; (8005208 <HAL_TIM_PWM_Start+0x378>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d101      	bne.n	8005152 <HAL_TIM_PWM_Start+0x2c2>
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <HAL_TIM_PWM_Start+0x2c4>
 8005152:	2300      	movs	r3, #0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d007      	beq.n	8005168 <HAL_TIM_PWM_Start+0x2d8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005166:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a25      	ldr	r2, [pc, #148]	; (8005204 <HAL_TIM_PWM_Start+0x374>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d022      	beq.n	80051b8 <HAL_TIM_PWM_Start+0x328>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800517a:	d01d      	beq.n	80051b8 <HAL_TIM_PWM_Start+0x328>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a22      	ldr	r2, [pc, #136]	; (800520c <HAL_TIM_PWM_Start+0x37c>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d018      	beq.n	80051b8 <HAL_TIM_PWM_Start+0x328>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a21      	ldr	r2, [pc, #132]	; (8005210 <HAL_TIM_PWM_Start+0x380>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d013      	beq.n	80051b8 <HAL_TIM_PWM_Start+0x328>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a1f      	ldr	r2, [pc, #124]	; (8005214 <HAL_TIM_PWM_Start+0x384>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d00e      	beq.n	80051b8 <HAL_TIM_PWM_Start+0x328>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a1a      	ldr	r2, [pc, #104]	; (8005208 <HAL_TIM_PWM_Start+0x378>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d009      	beq.n	80051b8 <HAL_TIM_PWM_Start+0x328>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a1b      	ldr	r2, [pc, #108]	; (8005218 <HAL_TIM_PWM_Start+0x388>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d004      	beq.n	80051b8 <HAL_TIM_PWM_Start+0x328>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a1a      	ldr	r2, [pc, #104]	; (800521c <HAL_TIM_PWM_Start+0x38c>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d115      	bne.n	80051e4 <HAL_TIM_PWM_Start+0x354>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689a      	ldr	r2, [r3, #8]
 80051be:	4b18      	ldr	r3, [pc, #96]	; (8005220 <HAL_TIM_PWM_Start+0x390>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2b06      	cmp	r3, #6
 80051c8:	d015      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x366>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d0:	d011      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x366>
    {
      __HAL_TIM_ENABLE(htim);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f042 0201 	orr.w	r2, r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051e2:	e008      	b.n	80051f6 <HAL_TIM_PWM_Start+0x366>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0201 	orr.w	r2, r2, #1
 80051f2:	601a      	str	r2, [r3, #0]
 80051f4:	e000      	b.n	80051f8 <HAL_TIM_PWM_Start+0x368>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	40010000 	.word	0x40010000
 8005208:	40010400 	.word	0x40010400
 800520c:	40000400 	.word	0x40000400
 8005210:	40000800 	.word	0x40000800
 8005214:	40000c00 	.word	0x40000c00
 8005218:	40014000 	.word	0x40014000
 800521c:	40001800 	.word	0x40001800
 8005220:	00010007 	.word	0x00010007

08005224 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b02      	cmp	r3, #2
 8005238:	d122      	bne.n	8005280 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b02      	cmp	r3, #2
 8005246:	d11b      	bne.n	8005280 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f06f 0202 	mvn.w	r2, #2
 8005250:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	f003 0303 	and.w	r3, r3, #3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 feca 	bl	8006000 <HAL_TIM_IC_CaptureCallback>
 800526c:	e005      	b.n	800527a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 febc 	bl	8005fec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f000 fecd 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b04      	cmp	r3, #4
 800528c:	d122      	bne.n	80052d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	f003 0304 	and.w	r3, r3, #4
 8005298:	2b04      	cmp	r3, #4
 800529a:	d11b      	bne.n	80052d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f06f 0204 	mvn.w	r2, #4
 80052a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2202      	movs	r2, #2
 80052aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d003      	beq.n	80052c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 fea0 	bl	8006000 <HAL_TIM_IC_CaptureCallback>
 80052c0:	e005      	b.n	80052ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 fe92 	bl	8005fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 fea3 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f003 0308 	and.w	r3, r3, #8
 80052de:	2b08      	cmp	r3, #8
 80052e0:	d122      	bne.n	8005328 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	f003 0308 	and.w	r3, r3, #8
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d11b      	bne.n	8005328 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f06f 0208 	mvn.w	r2, #8
 80052f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2204      	movs	r2, #4
 80052fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	69db      	ldr	r3, [r3, #28]
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fe76 	bl	8006000 <HAL_TIM_IC_CaptureCallback>
 8005314:	e005      	b.n	8005322 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 fe68 	bl	8005fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 fe79 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	f003 0310 	and.w	r3, r3, #16
 8005332:	2b10      	cmp	r3, #16
 8005334:	d122      	bne.n	800537c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	f003 0310 	and.w	r3, r3, #16
 8005340:	2b10      	cmp	r3, #16
 8005342:	d11b      	bne.n	800537c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f06f 0210 	mvn.w	r2, #16
 800534c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2208      	movs	r2, #8
 8005352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 fe4c 	bl	8006000 <HAL_TIM_IC_CaptureCallback>
 8005368:	e005      	b.n	8005376 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fe3e 	bl	8005fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 fe4f 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b01      	cmp	r3, #1
 8005388:	d10e      	bne.n	80053a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	2b01      	cmp	r3, #1
 8005396:	d107      	bne.n	80053a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f06f 0201 	mvn.w	r2, #1
 80053a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fe18 	bl	8005fd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053b2:	2b80      	cmp	r3, #128	; 0x80
 80053b4:	d10e      	bne.n	80053d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c0:	2b80      	cmp	r3, #128	; 0x80
 80053c2:	d107      	bne.n	80053d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f001 fc42 	bl	8006c58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053e2:	d10e      	bne.n	8005402 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ee:	2b80      	cmp	r3, #128	; 0x80
 80053f0:	d107      	bne.n	8005402 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80053fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f001 fc35 	bl	8006c6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800540c:	2b40      	cmp	r3, #64	; 0x40
 800540e:	d10e      	bne.n	800542e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800541a:	2b40      	cmp	r3, #64	; 0x40
 800541c:	d107      	bne.n	800542e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 fdfd 	bl	8006028 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b20      	cmp	r3, #32
 800543a:	d10e      	bne.n	800545a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b20      	cmp	r3, #32
 8005448:	d107      	bne.n	800545a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f06f 0220 	mvn.w	r2, #32
 8005452:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f001 fbf5 	bl	8006c44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800545a:	bf00      	nop
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
	...

08005464 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005470:	2300      	movs	r3, #0
 8005472:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d016      	beq.n	80054a8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b04      	cmp	r3, #4
 800547e:	d013      	beq.n	80054a8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b08      	cmp	r3, #8
 8005484:	d010      	beq.n	80054a8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2b0c      	cmp	r3, #12
 800548a:	d00d      	beq.n	80054a8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b10      	cmp	r3, #16
 8005490:	d00a      	beq.n	80054a8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b14      	cmp	r3, #20
 8005496:	d007      	beq.n	80054a8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b3c      	cmp	r3, #60	; 0x3c
 800549c:	d004      	beq.n	80054a8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800549e:	f241 01af 	movw	r1, #4271	; 0x10af
 80054a2:	4895      	ldr	r0, [pc, #596]	; (80056f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80054a4:	f7fc f927 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2b60      	cmp	r3, #96	; 0x60
 80054ae:	d01c      	beq.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x86>
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b70      	cmp	r3, #112	; 0x70
 80054b6:	d018      	beq.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x86>
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a8f      	ldr	r2, [pc, #572]	; (80056fc <HAL_TIM_PWM_ConfigChannel+0x298>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d013      	beq.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x86>
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a8e      	ldr	r2, [pc, #568]	; (8005700 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d00e      	beq.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x86>
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a8c      	ldr	r2, [pc, #560]	; (8005704 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d009      	beq.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x86>
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a8b      	ldr	r2, [pc, #556]	; (8005708 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d004      	beq.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x86>
 80054e0:	f241 01b0 	movw	r1, #4272	; 0x10b0
 80054e4:	4884      	ldr	r0, [pc, #528]	; (80056f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80054e6:	f7fc f906 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d008      	beq.n	8005504 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d004      	beq.n	8005504 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80054fa:	f241 01b1 	movw	r1, #4273	; 0x10b1
 80054fe:	487e      	ldr	r0, [pc, #504]	; (80056f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8005500:	f7fc f8f9 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	691b      	ldr	r3, [r3, #16]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d008      	beq.n	800551e <HAL_TIM_PWM_ConfigChannel+0xba>
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	691b      	ldr	r3, [r3, #16]
 8005510:	2b04      	cmp	r3, #4
 8005512:	d004      	beq.n	800551e <HAL_TIM_PWM_ConfigChannel+0xba>
 8005514:	f241 01b2 	movw	r1, #4274	; 0x10b2
 8005518:	4877      	ldr	r0, [pc, #476]	; (80056f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800551a:	f7fc f8ec 	bl	80016f6 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_TIM_PWM_ConfigChannel+0xc8>
 8005528:	2302      	movs	r3, #2
 800552a:	e1f3      	b.n	8005914 <HAL_TIM_PWM_ConfigChannel+0x4b0>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b14      	cmp	r3, #20
 8005538:	f200 81e4 	bhi.w	8005904 <HAL_TIM_PWM_ConfigChannel+0x4a0>
 800553c:	a201      	add	r2, pc, #4	; (adr r2, 8005544 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800553e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005542:	bf00      	nop
 8005544:	08005599 	.word	0x08005599
 8005548:	08005905 	.word	0x08005905
 800554c:	08005905 	.word	0x08005905
 8005550:	08005905 	.word	0x08005905
 8005554:	0800565b 	.word	0x0800565b
 8005558:	08005905 	.word	0x08005905
 800555c:	08005905 	.word	0x08005905
 8005560:	08005905 	.word	0x08005905
 8005564:	08005739 	.word	0x08005739
 8005568:	08005905 	.word	0x08005905
 800556c:	08005905 	.word	0x08005905
 8005570:	08005905 	.word	0x08005905
 8005574:	080057bf 	.word	0x080057bf
 8005578:	08005905 	.word	0x08005905
 800557c:	08005905 	.word	0x08005905
 8005580:	08005905 	.word	0x08005905
 8005584:	08005847 	.word	0x08005847
 8005588:	08005905 	.word	0x08005905
 800558c:	08005905 	.word	0x08005905
 8005590:	08005905 	.word	0x08005905
 8005594:	080058a5 	.word	0x080058a5
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a5b      	ldr	r2, [pc, #364]	; (800570c <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d03b      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055aa:	d036      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a57      	ldr	r2, [pc, #348]	; (8005710 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d031      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a56      	ldr	r2, [pc, #344]	; (8005714 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d02c      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a54      	ldr	r2, [pc, #336]	; (8005718 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d027      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a53      	ldr	r2, [pc, #332]	; (800571c <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d022      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a51      	ldr	r2, [pc, #324]	; (8005720 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d01d      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a50      	ldr	r2, [pc, #320]	; (8005724 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d018      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a4e      	ldr	r2, [pc, #312]	; (8005728 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d013      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a4d      	ldr	r2, [pc, #308]	; (800572c <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d00e      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a4b      	ldr	r2, [pc, #300]	; (8005730 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d009      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a4a      	ldr	r2, [pc, #296]	; (8005734 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d004      	beq.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005610:	f241 01bc 	movw	r1, #4284	; 0x10bc
 8005614:	4838      	ldr	r0, [pc, #224]	; (80056f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8005616:	f7fc f86e 	bl	80016f6 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68b9      	ldr	r1, [r7, #8]
 8005620:	4618      	mov	r0, r3
 8005622:	f000 fdab 	bl	800617c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	699a      	ldr	r2, [r3, #24]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f042 0208 	orr.w	r2, r2, #8
 8005634:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	699a      	ldr	r2, [r3, #24]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f022 0204 	bic.w	r2, r2, #4
 8005644:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	6999      	ldr	r1, [r3, #24]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	691a      	ldr	r2, [r3, #16]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	430a      	orrs	r2, r1
 8005656:	619a      	str	r2, [r3, #24]
      break;
 8005658:	e157      	b.n	800590a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a2b      	ldr	r2, [pc, #172]	; (800570c <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d027      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800566c:	d022      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a27      	ldr	r2, [pc, #156]	; (8005710 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d01d      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a25      	ldr	r2, [pc, #148]	; (8005714 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d018      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a24      	ldr	r2, [pc, #144]	; (8005718 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d013      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a22      	ldr	r2, [pc, #136]	; (800571c <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d00e      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a21      	ldr	r2, [pc, #132]	; (8005720 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d009      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a21      	ldr	r2, [pc, #132]	; (800572c <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d004      	beq.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x250>
 80056aa:	f241 01cd 	movw	r1, #4301	; 0x10cd
 80056ae:	4812      	ldr	r0, [pc, #72]	; (80056f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80056b0:	f7fc f821 	bl	80016f6 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68b9      	ldr	r1, [r7, #8]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 fdfa 	bl	80062b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	699a      	ldr	r2, [r3, #24]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6999      	ldr	r1, [r3, #24]
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	021a      	lsls	r2, r3, #8
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	619a      	str	r2, [r3, #24]
      break;
 80056f4:	e109      	b.n	800590a <HAL_TIM_PWM_ConfigChannel+0x4a6>
 80056f6:	bf00      	nop
 80056f8:	0800d0a4 	.word	0x0800d0a4
 80056fc:	00010040 	.word	0x00010040
 8005700:	00010050 	.word	0x00010050
 8005704:	00010060 	.word	0x00010060
 8005708:	00010070 	.word	0x00010070
 800570c:	40010000 	.word	0x40010000
 8005710:	40000400 	.word	0x40000400
 8005714:	40000800 	.word	0x40000800
 8005718:	40000c00 	.word	0x40000c00
 800571c:	40010400 	.word	0x40010400
 8005720:	40014000 	.word	0x40014000
 8005724:	40014400 	.word	0x40014400
 8005728:	40014800 	.word	0x40014800
 800572c:	40001800 	.word	0x40001800
 8005730:	40001c00 	.word	0x40001c00
 8005734:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a77      	ldr	r2, [pc, #476]	; (800591c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d01d      	beq.n	800577e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800574a:	d018      	beq.n	800577e <HAL_TIM_PWM_ConfigChannel+0x31a>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a73      	ldr	r2, [pc, #460]	; (8005920 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d013      	beq.n	800577e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a72      	ldr	r2, [pc, #456]	; (8005924 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d00e      	beq.n	800577e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a70      	ldr	r2, [pc, #448]	; (8005928 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d009      	beq.n	800577e <HAL_TIM_PWM_ConfigChannel+0x31a>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a6f      	ldr	r2, [pc, #444]	; (800592c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d004      	beq.n	800577e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005774:	f241 01de 	movw	r1, #4318	; 0x10de
 8005778:	486d      	ldr	r0, [pc, #436]	; (8005930 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 800577a:	f7fb ffbc 	bl	80016f6 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68b9      	ldr	r1, [r7, #8]
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fe35 	bl	80063f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	69da      	ldr	r2, [r3, #28]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f042 0208 	orr.w	r2, r2, #8
 8005798:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	69da      	ldr	r2, [r3, #28]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 0204 	bic.w	r2, r2, #4
 80057a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	69d9      	ldr	r1, [r3, #28]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	430a      	orrs	r2, r1
 80057ba:	61da      	str	r2, [r3, #28]
      break;
 80057bc:	e0a5      	b.n	800590a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a56      	ldr	r2, [pc, #344]	; (800591c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d01d      	beq.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057d0:	d018      	beq.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a52      	ldr	r2, [pc, #328]	; (8005920 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d013      	beq.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a50      	ldr	r2, [pc, #320]	; (8005924 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d00e      	beq.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a4f      	ldr	r2, [pc, #316]	; (8005928 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d009      	beq.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a4d      	ldr	r2, [pc, #308]	; (800592c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d004      	beq.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80057fa:	f241 01ef 	movw	r1, #4335	; 0x10ef
 80057fe:	484c      	ldr	r0, [pc, #304]	; (8005930 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8005800:	f7fb ff79 	bl	80016f6 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68b9      	ldr	r1, [r7, #8]
 800580a:	4618      	mov	r0, r3
 800580c:	f000 fe92 	bl	8006534 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	69da      	ldr	r2, [r3, #28]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800581e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	69da      	ldr	r2, [r3, #28]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800582e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	69d9      	ldr	r1, [r3, #28]
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	021a      	lsls	r2, r3, #8
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	430a      	orrs	r2, r1
 8005842:	61da      	str	r2, [r3, #28]
      break;
 8005844:	e061      	b.n	800590a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a34      	ldr	r2, [pc, #208]	; (800591c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d009      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x400>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a35      	ldr	r2, [pc, #212]	; (800592c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d004      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x400>
 800585a:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 800585e:	4834      	ldr	r0, [pc, #208]	; (8005930 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8005860:	f7fb ff49 	bl	80016f6 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68b9      	ldr	r1, [r7, #8]
 800586a:	4618      	mov	r0, r3
 800586c:	f000 fec8 	bl	8006600 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0208 	orr.w	r2, r2, #8
 800587e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0204 	bic.w	r2, r2, #4
 800588e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	691a      	ldr	r2, [r3, #16]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80058a2:	e032      	b.n	800590a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a1c      	ldr	r2, [pc, #112]	; (800591c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d009      	beq.n	80058c2 <HAL_TIM_PWM_ConfigChannel+0x45e>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a1e      	ldr	r2, [pc, #120]	; (800592c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d004      	beq.n	80058c2 <HAL_TIM_PWM_ConfigChannel+0x45e>
 80058b8:	f241 1111 	movw	r1, #4369	; 0x1111
 80058bc:	481c      	ldr	r0, [pc, #112]	; (8005930 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 80058be:	f7fb ff1a 	bl	80016f6 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68b9      	ldr	r1, [r7, #8]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 feeb 	bl	80066a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058dc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ec:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	021a      	lsls	r2, r3, #8
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005902:	e002      	b.n	800590a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	75fb      	strb	r3, [r7, #23]
      break;
 8005908:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005912:	7dfb      	ldrb	r3, [r7, #23]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	40010000 	.word	0x40010000
 8005920:	40000400 	.word	0x40000400
 8005924:	40000800 	.word	0x40000800
 8005928:	40000c00 	.word	0x40000c00
 800592c:	40010400 	.word	0x40010400
 8005930:	0800d0a4 	.word	0x0800d0a4

08005934 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_TIM_ConfigClockSource+0x1c>
 800594c:	2302      	movs	r3, #2
 800594e:	e332      	b.n	8005fb6 <HAL_TIM_ConfigClockSource+0x682>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005968:	d029      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2b70      	cmp	r3, #112	; 0x70
 8005970:	d025      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800597a:	d020      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2b40      	cmp	r3, #64	; 0x40
 8005982:	d01c      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2b50      	cmp	r3, #80	; 0x50
 800598a:	d018      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b60      	cmp	r3, #96	; 0x60
 8005992:	d014      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d010      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2b10      	cmp	r3, #16
 80059a2:	d00c      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2b20      	cmp	r3, #32
 80059aa:	d008      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b30      	cmp	r3, #48	; 0x30
 80059b2:	d004      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x8a>
 80059b4:	f241 514c 	movw	r1, #5452	; 0x154c
 80059b8:	4893      	ldr	r0, [pc, #588]	; (8005c08 <HAL_TIM_ConfigClockSource+0x2d4>)
 80059ba:	f7fb fe9c 	bl	80016f6 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	4b90      	ldr	r3, [pc, #576]	; (8005c0c <HAL_TIM_ConfigClockSource+0x2d8>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059d4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059e6:	f000 812d 	beq.w	8005c44 <HAL_TIM_ConfigClockSource+0x310>
 80059ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059ee:	f200 82d5 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 80059f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059f6:	d02e      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0x122>
 80059f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059fc:	f200 82ce 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 8005a00:	2b70      	cmp	r3, #112	; 0x70
 8005a02:	f000 8082 	beq.w	8005b0a <HAL_TIM_ConfigClockSource+0x1d6>
 8005a06:	2b70      	cmp	r3, #112	; 0x70
 8005a08:	f200 82c8 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 8005a0c:	2b60      	cmp	r3, #96	; 0x60
 8005a0e:	f000 81e0 	beq.w	8005dd2 <HAL_TIM_ConfigClockSource+0x49e>
 8005a12:	2b60      	cmp	r3, #96	; 0x60
 8005a14:	f200 82c2 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 8005a18:	2b50      	cmp	r3, #80	; 0x50
 8005a1a:	f000 8184 	beq.w	8005d26 <HAL_TIM_ConfigClockSource+0x3f2>
 8005a1e:	2b50      	cmp	r3, #80	; 0x50
 8005a20:	f200 82bc 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 8005a24:	2b40      	cmp	r3, #64	; 0x40
 8005a26:	f000 8237 	beq.w	8005e98 <HAL_TIM_ConfigClockSource+0x564>
 8005a2a:	2b40      	cmp	r3, #64	; 0x40
 8005a2c:	f200 82b6 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 8005a30:	2b30      	cmp	r3, #48	; 0x30
 8005a32:	f000 8287 	beq.w	8005f44 <HAL_TIM_ConfigClockSource+0x610>
 8005a36:	2b30      	cmp	r3, #48	; 0x30
 8005a38:	f200 82b0 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 8005a3c:	2b20      	cmp	r3, #32
 8005a3e:	f000 8281 	beq.w	8005f44 <HAL_TIM_ConfigClockSource+0x610>
 8005a42:	2b20      	cmp	r3, #32
 8005a44:	f200 82aa 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x668>
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 827b 	beq.w	8005f44 <HAL_TIM_ConfigClockSource+0x610>
 8005a4e:	2b10      	cmp	r3, #16
 8005a50:	f000 8278 	beq.w	8005f44 <HAL_TIM_ConfigClockSource+0x610>
 8005a54:	e2a2      	b.n	8005f9c <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a6d      	ldr	r2, [pc, #436]	; (8005c10 <HAL_TIM_ConfigClockSource+0x2dc>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	f000 82a0 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a6a:	f000 829a 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a68      	ldr	r2, [pc, #416]	; (8005c14 <HAL_TIM_ConfigClockSource+0x2e0>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	f000 8294 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a66      	ldr	r2, [pc, #408]	; (8005c18 <HAL_TIM_ConfigClockSource+0x2e4>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	f000 828e 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a64      	ldr	r2, [pc, #400]	; (8005c1c <HAL_TIM_ConfigClockSource+0x2e8>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	f000 8288 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a62      	ldr	r2, [pc, #392]	; (8005c20 <HAL_TIM_ConfigClockSource+0x2ec>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	f000 8282 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a60      	ldr	r2, [pc, #384]	; (8005c24 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	f000 827c 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a5e      	ldr	r2, [pc, #376]	; (8005c28 <HAL_TIM_ConfigClockSource+0x2f4>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	f000 8276 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a5c      	ldr	r2, [pc, #368]	; (8005c2c <HAL_TIM_ConfigClockSource+0x2f8>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	f000 8270 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a5a      	ldr	r2, [pc, #360]	; (8005c30 <HAL_TIM_ConfigClockSource+0x2fc>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	f000 826a 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a58      	ldr	r2, [pc, #352]	; (8005c34 <HAL_TIM_ConfigClockSource+0x300>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	f000 8264 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a56      	ldr	r2, [pc, #344]	; (8005c38 <HAL_TIM_ConfigClockSource+0x304>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	f000 825e 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a54      	ldr	r2, [pc, #336]	; (8005c3c <HAL_TIM_ConfigClockSource+0x308>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	f000 8258 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a52      	ldr	r2, [pc, #328]	; (8005c40 <HAL_TIM_ConfigClockSource+0x30c>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	f000 8252 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
 8005afe:	f241 5158 	movw	r1, #5464	; 0x1558
 8005b02:	4841      	ldr	r0, [pc, #260]	; (8005c08 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005b04:	f7fb fdf7 	bl	80016f6 <assert_failed>
      break;
 8005b08:	e24b      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a40      	ldr	r2, [pc, #256]	; (8005c10 <HAL_TIM_ConfigClockSource+0x2dc>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d027      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b1c:	d022      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a3c      	ldr	r2, [pc, #240]	; (8005c14 <HAL_TIM_ConfigClockSource+0x2e0>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d01d      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a3a      	ldr	r2, [pc, #232]	; (8005c18 <HAL_TIM_ConfigClockSource+0x2e4>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d018      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a39      	ldr	r2, [pc, #228]	; (8005c1c <HAL_TIM_ConfigClockSource+0x2e8>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d013      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a39      	ldr	r2, [pc, #228]	; (8005c28 <HAL_TIM_ConfigClockSource+0x2f4>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d00e      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a38      	ldr	r2, [pc, #224]	; (8005c2c <HAL_TIM_ConfigClockSource+0x2f8>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d009      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a38      	ldr	r2, [pc, #224]	; (8005c38 <HAL_TIM_ConfigClockSource+0x304>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d004      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0x230>
 8005b5a:	f241 515f 	movw	r1, #5471	; 0x155f
 8005b5e:	482a      	ldr	r0, [pc, #168]	; (8005c08 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005b60:	f7fb fdc9 	bl	80016f6 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d013      	beq.n	8005b94 <HAL_TIM_ConfigClockSource+0x260>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b74:	d00e      	beq.n	8005b94 <HAL_TIM_ConfigClockSource+0x260>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b7e:	d009      	beq.n	8005b94 <HAL_TIM_ConfigClockSource+0x260>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005b88:	d004      	beq.n	8005b94 <HAL_TIM_ConfigClockSource+0x260>
 8005b8a:	f241 5162 	movw	r1, #5474	; 0x1562
 8005b8e:	481e      	ldr	r0, [pc, #120]	; (8005c08 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005b90:	f7fb fdb1 	bl	80016f6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b9c:	d014      	beq.n	8005bc8 <HAL_TIM_ConfigClockSource+0x294>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d010      	beq.n	8005bc8 <HAL_TIM_ConfigClockSource+0x294>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00c      	beq.n	8005bc8 <HAL_TIM_ConfigClockSource+0x294>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d008      	beq.n	8005bc8 <HAL_TIM_ConfigClockSource+0x294>
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	2b0a      	cmp	r3, #10
 8005bbc:	d004      	beq.n	8005bc8 <HAL_TIM_ConfigClockSource+0x294>
 8005bbe:	f241 5163 	movw	r1, #5475	; 0x1563
 8005bc2:	4811      	ldr	r0, [pc, #68]	; (8005c08 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005bc4:	f7fb fd97 	bl	80016f6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	2b0f      	cmp	r3, #15
 8005bce:	d904      	bls.n	8005bda <HAL_TIM_ConfigClockSource+0x2a6>
 8005bd0:	f241 5164 	movw	r1, #5476	; 0x1564
 8005bd4:	480c      	ldr	r0, [pc, #48]	; (8005c08 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005bd6:	f7fb fd8e 	bl	80016f6 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6818      	ldr	r0, [r3, #0]
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6899      	ldr	r1, [r3, #8]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f000 fe29 	bl	8006840 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005bfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	609a      	str	r2, [r3, #8]
      break;
 8005c06:	e1cd      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x670>
 8005c08:	0800d0a4 	.word	0x0800d0a4
 8005c0c:	fffeff88 	.word	0xfffeff88
 8005c10:	40010000 	.word	0x40010000
 8005c14:	40000400 	.word	0x40000400
 8005c18:	40000800 	.word	0x40000800
 8005c1c:	40000c00 	.word	0x40000c00
 8005c20:	40001000 	.word	0x40001000
 8005c24:	40001400 	.word	0x40001400
 8005c28:	40010400 	.word	0x40010400
 8005c2c:	40014000 	.word	0x40014000
 8005c30:	40014400 	.word	0x40014400
 8005c34:	40014800 	.word	0x40014800
 8005c38:	40001800 	.word	0x40001800
 8005c3c:	40001c00 	.word	0x40001c00
 8005c40:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a8d      	ldr	r2, [pc, #564]	; (8005e80 <HAL_TIM_ConfigClockSource+0x54c>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d01d      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x356>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c56:	d018      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x356>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a89      	ldr	r2, [pc, #548]	; (8005e84 <HAL_TIM_ConfigClockSource+0x550>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d013      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x356>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a88      	ldr	r2, [pc, #544]	; (8005e88 <HAL_TIM_ConfigClockSource+0x554>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d00e      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x356>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a86      	ldr	r2, [pc, #536]	; (8005e8c <HAL_TIM_ConfigClockSource+0x558>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d009      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x356>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a85      	ldr	r2, [pc, #532]	; (8005e90 <HAL_TIM_ConfigClockSource+0x55c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d004      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x356>
 8005c80:	f241 5177 	movw	r1, #5495	; 0x1577
 8005c84:	4883      	ldr	r0, [pc, #524]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005c86:	f7fb fd36 	bl	80016f6 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d013      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0x386>
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c9a:	d00e      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0x386>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ca4:	d009      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0x386>
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005cae:	d004      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0x386>
 8005cb0:	f241 517a 	movw	r1, #5498	; 0x157a
 8005cb4:	4877      	ldr	r0, [pc, #476]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005cb6:	f7fb fd1e 	bl	80016f6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc2:	d014      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0x3ba>
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d010      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0x3ba>
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d00c      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0x3ba>
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d008      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0x3ba>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	2b0a      	cmp	r3, #10
 8005ce2:	d004      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0x3ba>
 8005ce4:	f241 517b 	movw	r1, #5499	; 0x157b
 8005ce8:	486a      	ldr	r0, [pc, #424]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005cea:	f7fb fd04 	bl	80016f6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	2b0f      	cmp	r3, #15
 8005cf4:	d904      	bls.n	8005d00 <HAL_TIM_ConfigClockSource+0x3cc>
 8005cf6:	f241 517c 	movw	r1, #5500	; 0x157c
 8005cfa:	4866      	ldr	r0, [pc, #408]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005cfc:	f7fb fcfb 	bl	80016f6 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	6899      	ldr	r1, [r3, #8]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	f000 fd96 	bl	8006840 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689a      	ldr	r2, [r3, #8]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d22:	609a      	str	r2, [r3, #8]
      break;
 8005d24:	e13e      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a55      	ldr	r2, [pc, #340]	; (8005e80 <HAL_TIM_ConfigClockSource+0x54c>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d01d      	beq.n	8005d6c <HAL_TIM_ConfigClockSource+0x438>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d38:	d018      	beq.n	8005d6c <HAL_TIM_ConfigClockSource+0x438>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a51      	ldr	r2, [pc, #324]	; (8005e84 <HAL_TIM_ConfigClockSource+0x550>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d013      	beq.n	8005d6c <HAL_TIM_ConfigClockSource+0x438>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a4f      	ldr	r2, [pc, #316]	; (8005e88 <HAL_TIM_ConfigClockSource+0x554>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d00e      	beq.n	8005d6c <HAL_TIM_ConfigClockSource+0x438>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a4e      	ldr	r2, [pc, #312]	; (8005e8c <HAL_TIM_ConfigClockSource+0x558>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d009      	beq.n	8005d6c <HAL_TIM_ConfigClockSource+0x438>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a4c      	ldr	r2, [pc, #304]	; (8005e90 <HAL_TIM_ConfigClockSource+0x55c>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d004      	beq.n	8005d6c <HAL_TIM_ConfigClockSource+0x438>
 8005d62:	f241 518b 	movw	r1, #5515	; 0x158b
 8005d66:	484b      	ldr	r0, [pc, #300]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005d68:	f7fb fcc5 	bl	80016f6 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d74:	d014      	beq.n	8005da0 <HAL_TIM_ConfigClockSource+0x46c>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d010      	beq.n	8005da0 <HAL_TIM_ConfigClockSource+0x46c>
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00c      	beq.n	8005da0 <HAL_TIM_ConfigClockSource+0x46c>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d008      	beq.n	8005da0 <HAL_TIM_ConfigClockSource+0x46c>
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b0a      	cmp	r3, #10
 8005d94:	d004      	beq.n	8005da0 <HAL_TIM_ConfigClockSource+0x46c>
 8005d96:	f241 518e 	movw	r1, #5518	; 0x158e
 8005d9a:	483e      	ldr	r0, [pc, #248]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005d9c:	f7fb fcab 	bl	80016f6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	2b0f      	cmp	r3, #15
 8005da6:	d904      	bls.n	8005db2 <HAL_TIM_ConfigClockSource+0x47e>
 8005da8:	f241 518f 	movw	r1, #5519	; 0x158f
 8005dac:	4839      	ldr	r0, [pc, #228]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005dae:	f7fb fca2 	bl	80016f6 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6818      	ldr	r0, [r3, #0]
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	6859      	ldr	r1, [r3, #4]
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	f000 fcc4 	bl	800674c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2150      	movs	r1, #80	; 0x50
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 fd1d 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005dd0:	e0e8      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a2a      	ldr	r2, [pc, #168]	; (8005e80 <HAL_TIM_ConfigClockSource+0x54c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d01d      	beq.n	8005e18 <HAL_TIM_ConfigClockSource+0x4e4>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005de4:	d018      	beq.n	8005e18 <HAL_TIM_ConfigClockSource+0x4e4>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a26      	ldr	r2, [pc, #152]	; (8005e84 <HAL_TIM_ConfigClockSource+0x550>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d013      	beq.n	8005e18 <HAL_TIM_ConfigClockSource+0x4e4>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a24      	ldr	r2, [pc, #144]	; (8005e88 <HAL_TIM_ConfigClockSource+0x554>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d00e      	beq.n	8005e18 <HAL_TIM_ConfigClockSource+0x4e4>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a23      	ldr	r2, [pc, #140]	; (8005e8c <HAL_TIM_ConfigClockSource+0x558>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d009      	beq.n	8005e18 <HAL_TIM_ConfigClockSource+0x4e4>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a21      	ldr	r2, [pc, #132]	; (8005e90 <HAL_TIM_ConfigClockSource+0x55c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d004      	beq.n	8005e18 <HAL_TIM_ConfigClockSource+0x4e4>
 8005e0e:	f241 519b 	movw	r1, #5531	; 0x159b
 8005e12:	4820      	ldr	r0, [pc, #128]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005e14:	f7fb fc6f 	bl	80016f6 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e20:	d014      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x518>
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d010      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x518>
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00c      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x518>
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d008      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x518>
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b0a      	cmp	r3, #10
 8005e40:	d004      	beq.n	8005e4c <HAL_TIM_ConfigClockSource+0x518>
 8005e42:	f241 519e 	movw	r1, #5534	; 0x159e
 8005e46:	4813      	ldr	r0, [pc, #76]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005e48:	f7fb fc55 	bl	80016f6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	2b0f      	cmp	r3, #15
 8005e52:	d904      	bls.n	8005e5e <HAL_TIM_ConfigClockSource+0x52a>
 8005e54:	f241 519f 	movw	r1, #5535	; 0x159f
 8005e58:	480e      	ldr	r0, [pc, #56]	; (8005e94 <HAL_TIM_ConfigClockSource+0x560>)
 8005e5a:	f7fb fc4c 	bl	80016f6 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6818      	ldr	r0, [r3, #0]
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	6859      	ldr	r1, [r3, #4]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	f000 fc9d 	bl	80067aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2160      	movs	r1, #96	; 0x60
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 fcc7 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005e7c:	e092      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x670>
 8005e7e:	bf00      	nop
 8005e80:	40010000 	.word	0x40010000
 8005e84:	40000400 	.word	0x40000400
 8005e88:	40000800 	.word	0x40000800
 8005e8c:	40000c00 	.word	0x40000c00
 8005e90:	40010400 	.word	0x40010400
 8005e94:	0800d0a4 	.word	0x0800d0a4
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a48      	ldr	r2, [pc, #288]	; (8005fc0 <HAL_TIM_ConfigClockSource+0x68c>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d01d      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x5aa>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eaa:	d018      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x5aa>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a44      	ldr	r2, [pc, #272]	; (8005fc4 <HAL_TIM_ConfigClockSource+0x690>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d013      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x5aa>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a43      	ldr	r2, [pc, #268]	; (8005fc8 <HAL_TIM_ConfigClockSource+0x694>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d00e      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x5aa>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a41      	ldr	r2, [pc, #260]	; (8005fcc <HAL_TIM_ConfigClockSource+0x698>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d009      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x5aa>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a40      	ldr	r2, [pc, #256]	; (8005fd0 <HAL_TIM_ConfigClockSource+0x69c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d004      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x5aa>
 8005ed4:	f241 51ab 	movw	r1, #5547	; 0x15ab
 8005ed8:	483e      	ldr	r0, [pc, #248]	; (8005fd4 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005eda:	f7fb fc0c 	bl	80016f6 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ee6:	d014      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x5de>
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d010      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x5de>
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00c      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x5de>
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	2b02      	cmp	r3, #2
 8005efe:	d008      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x5de>
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	2b0a      	cmp	r3, #10
 8005f06:	d004      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x5de>
 8005f08:	f241 51ae 	movw	r1, #5550	; 0x15ae
 8005f0c:	4831      	ldr	r0, [pc, #196]	; (8005fd4 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005f0e:	f7fb fbf2 	bl	80016f6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	2b0f      	cmp	r3, #15
 8005f18:	d904      	bls.n	8005f24 <HAL_TIM_ConfigClockSource+0x5f0>
 8005f1a:	f241 51af 	movw	r1, #5551	; 0x15af
 8005f1e:	482d      	ldr	r0, [pc, #180]	; (8005fd4 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005f20:	f7fb fbe9 	bl	80016f6 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6818      	ldr	r0, [r3, #0]
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	6859      	ldr	r1, [r3, #4]
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	461a      	mov	r2, r3
 8005f32:	f000 fc0b 	bl	800674c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2140      	movs	r1, #64	; 0x40
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f000 fc64 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005f42:	e02f      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a1d      	ldr	r2, [pc, #116]	; (8005fc0 <HAL_TIM_ConfigClockSource+0x68c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d01d      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x656>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f56:	d018      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x656>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a19      	ldr	r2, [pc, #100]	; (8005fc4 <HAL_TIM_ConfigClockSource+0x690>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d013      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x656>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a18      	ldr	r2, [pc, #96]	; (8005fc8 <HAL_TIM_ConfigClockSource+0x694>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00e      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x656>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a16      	ldr	r2, [pc, #88]	; (8005fcc <HAL_TIM_ConfigClockSource+0x698>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d009      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x656>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a15      	ldr	r2, [pc, #84]	; (8005fd0 <HAL_TIM_ConfigClockSource+0x69c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d004      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x656>
 8005f80:	f241 51be 	movw	r1, #5566	; 0x15be
 8005f84:	4813      	ldr	r0, [pc, #76]	; (8005fd4 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005f86:	f7fb fbb6 	bl	80016f6 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4619      	mov	r1, r3
 8005f94:	4610      	mov	r0, r2
 8005f96:	f000 fc38 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005f9a:	e003      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa0:	e000      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x670>
      break;
 8005fa2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	40010000 	.word	0x40010000
 8005fc4:	40000400 	.word	0x40000400
 8005fc8:	40000800 	.word	0x40000800
 8005fcc:	40000c00 	.word	0x40000c00
 8005fd0:	40010400 	.word	0x40010400
 8005fd4:	0800d0a4 	.word	0x0800d0a4

08005fd8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800603c:	b480      	push	{r7}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a40      	ldr	r2, [pc, #256]	; (8006150 <TIM_Base_SetConfig+0x114>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d013      	beq.n	800607c <TIM_Base_SetConfig+0x40>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800605a:	d00f      	beq.n	800607c <TIM_Base_SetConfig+0x40>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a3d      	ldr	r2, [pc, #244]	; (8006154 <TIM_Base_SetConfig+0x118>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00b      	beq.n	800607c <TIM_Base_SetConfig+0x40>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a3c      	ldr	r2, [pc, #240]	; (8006158 <TIM_Base_SetConfig+0x11c>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d007      	beq.n	800607c <TIM_Base_SetConfig+0x40>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a3b      	ldr	r2, [pc, #236]	; (800615c <TIM_Base_SetConfig+0x120>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d003      	beq.n	800607c <TIM_Base_SetConfig+0x40>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a3a      	ldr	r2, [pc, #232]	; (8006160 <TIM_Base_SetConfig+0x124>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d108      	bne.n	800608e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	4313      	orrs	r3, r2
 800608c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a2f      	ldr	r2, [pc, #188]	; (8006150 <TIM_Base_SetConfig+0x114>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d02b      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800609c:	d027      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a2c      	ldr	r2, [pc, #176]	; (8006154 <TIM_Base_SetConfig+0x118>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d023      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a2b      	ldr	r2, [pc, #172]	; (8006158 <TIM_Base_SetConfig+0x11c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d01f      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a2a      	ldr	r2, [pc, #168]	; (800615c <TIM_Base_SetConfig+0x120>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d01b      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a29      	ldr	r2, [pc, #164]	; (8006160 <TIM_Base_SetConfig+0x124>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d017      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a28      	ldr	r2, [pc, #160]	; (8006164 <TIM_Base_SetConfig+0x128>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d013      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a27      	ldr	r2, [pc, #156]	; (8006168 <TIM_Base_SetConfig+0x12c>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d00f      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a26      	ldr	r2, [pc, #152]	; (800616c <TIM_Base_SetConfig+0x130>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d00b      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a25      	ldr	r2, [pc, #148]	; (8006170 <TIM_Base_SetConfig+0x134>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d007      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a24      	ldr	r2, [pc, #144]	; (8006174 <TIM_Base_SetConfig+0x138>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d003      	beq.n	80060ee <TIM_Base_SetConfig+0xb2>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a23      	ldr	r2, [pc, #140]	; (8006178 <TIM_Base_SetConfig+0x13c>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d108      	bne.n	8006100 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	4313      	orrs	r3, r2
 800610c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	689a      	ldr	r2, [r3, #8]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a0a      	ldr	r2, [pc, #40]	; (8006150 <TIM_Base_SetConfig+0x114>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d003      	beq.n	8006134 <TIM_Base_SetConfig+0xf8>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a0c      	ldr	r2, [pc, #48]	; (8006160 <TIM_Base_SetConfig+0x124>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d103      	bne.n	800613c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	691a      	ldr	r2, [r3, #16]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	615a      	str	r2, [r3, #20]
}
 8006142:	bf00      	nop
 8006144:	3714      	adds	r7, #20
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	40010000 	.word	0x40010000
 8006154:	40000400 	.word	0x40000400
 8006158:	40000800 	.word	0x40000800
 800615c:	40000c00 	.word	0x40000c00
 8006160:	40010400 	.word	0x40010400
 8006164:	40014000 	.word	0x40014000
 8006168:	40014400 	.word	0x40014400
 800616c:	40014800 	.word	0x40014800
 8006170:	40001800 	.word	0x40001800
 8006174:	40001c00 	.word	0x40001c00
 8006178:	40002000 	.word	0x40002000

0800617c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a1b      	ldr	r3, [r3, #32]
 800618a:	f023 0201 	bic.w	r2, r3, #1
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4b3f      	ldr	r3, [pc, #252]	; (80062a4 <TIM_OC1_SetConfig+0x128>)
 80061a8:	4013      	ands	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f023 0303 	bic.w	r3, r3, #3
 80061b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	f023 0302 	bic.w	r3, r3, #2
 80061c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a35      	ldr	r2, [pc, #212]	; (80062a8 <TIM_OC1_SetConfig+0x12c>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d003      	beq.n	80061e0 <TIM_OC1_SetConfig+0x64>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a34      	ldr	r2, [pc, #208]	; (80062ac <TIM_OC1_SetConfig+0x130>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d119      	bne.n	8006214 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d008      	beq.n	80061fa <TIM_OC1_SetConfig+0x7e>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	2b08      	cmp	r3, #8
 80061ee:	d004      	beq.n	80061fa <TIM_OC1_SetConfig+0x7e>
 80061f0:	f641 3167 	movw	r1, #7015	; 0x1b67
 80061f4:	482e      	ldr	r0, [pc, #184]	; (80062b0 <TIM_OC1_SetConfig+0x134>)
 80061f6:	f7fb fa7e 	bl	80016f6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	f023 0308 	bic.w	r3, r3, #8
 8006200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	4313      	orrs	r3, r2
 800620a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	f023 0304 	bic.w	r3, r3, #4
 8006212:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a24      	ldr	r2, [pc, #144]	; (80062a8 <TIM_OC1_SetConfig+0x12c>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d003      	beq.n	8006224 <TIM_OC1_SetConfig+0xa8>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a23      	ldr	r2, [pc, #140]	; (80062ac <TIM_OC1_SetConfig+0x130>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d12d      	bne.n	8006280 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800622c:	d008      	beq.n	8006240 <TIM_OC1_SetConfig+0xc4>
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d004      	beq.n	8006240 <TIM_OC1_SetConfig+0xc4>
 8006236:	f641 3174 	movw	r1, #7028	; 0x1b74
 800623a:	481d      	ldr	r0, [pc, #116]	; (80062b0 <TIM_OC1_SetConfig+0x134>)
 800623c:	f7fb fa5b 	bl	80016f6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	695b      	ldr	r3, [r3, #20]
 8006244:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006248:	d008      	beq.n	800625c <TIM_OC1_SetConfig+0xe0>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d004      	beq.n	800625c <TIM_OC1_SetConfig+0xe0>
 8006252:	f641 3175 	movw	r1, #7029	; 0x1b75
 8006256:	4816      	ldr	r0, [pc, #88]	; (80062b0 <TIM_OC1_SetConfig+0x134>)
 8006258:	f7fb fa4d 	bl	80016f6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006262:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800626a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	4313      	orrs	r3, r2
 8006274:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	4313      	orrs	r3, r2
 800627e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	685a      	ldr	r2, [r3, #4]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	621a      	str	r2, [r3, #32]
}
 800629a:	bf00      	nop
 800629c:	3718      	adds	r7, #24
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	fffeff8f 	.word	0xfffeff8f
 80062a8:	40010000 	.word	0x40010000
 80062ac:	40010400 	.word	0x40010400
 80062b0:	0800d0a4 	.word	0x0800d0a4

080062b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	f023 0210 	bic.w	r2, r3, #16
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	4b41      	ldr	r3, [pc, #260]	; (80063e4 <TIM_OC2_SetConfig+0x130>)
 80062e0:	4013      	ands	r3, r2
 80062e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	021b      	lsls	r3, r3, #8
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f023 0320 	bic.w	r3, r3, #32
 80062fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	011b      	lsls	r3, r3, #4
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a36      	ldr	r2, [pc, #216]	; (80063e8 <TIM_OC2_SetConfig+0x134>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d003      	beq.n	800631c <TIM_OC2_SetConfig+0x68>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a35      	ldr	r2, [pc, #212]	; (80063ec <TIM_OC2_SetConfig+0x138>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d11a      	bne.n	8006352 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d008      	beq.n	8006336 <TIM_OC2_SetConfig+0x82>
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	2b08      	cmp	r3, #8
 800632a:	d004      	beq.n	8006336 <TIM_OC2_SetConfig+0x82>
 800632c:	f641 31b2 	movw	r1, #7090	; 0x1bb2
 8006330:	482f      	ldr	r0, [pc, #188]	; (80063f0 <TIM_OC2_SetConfig+0x13c>)
 8006332:	f7fb f9e0 	bl	80016f6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800633c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	4313      	orrs	r3, r2
 8006348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006350:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a24      	ldr	r2, [pc, #144]	; (80063e8 <TIM_OC2_SetConfig+0x134>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d003      	beq.n	8006362 <TIM_OC2_SetConfig+0xae>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a23      	ldr	r2, [pc, #140]	; (80063ec <TIM_OC2_SetConfig+0x138>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d12f      	bne.n	80063c2 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800636a:	d008      	beq.n	800637e <TIM_OC2_SetConfig+0xca>
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	699b      	ldr	r3, [r3, #24]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d004      	beq.n	800637e <TIM_OC2_SetConfig+0xca>
 8006374:	f44f 51de 	mov.w	r1, #7104	; 0x1bc0
 8006378:	481d      	ldr	r0, [pc, #116]	; (80063f0 <TIM_OC2_SetConfig+0x13c>)
 800637a:	f7fb f9bc 	bl	80016f6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	695b      	ldr	r3, [r3, #20]
 8006382:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006386:	d008      	beq.n	800639a <TIM_OC2_SetConfig+0xe6>
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d004      	beq.n	800639a <TIM_OC2_SetConfig+0xe6>
 8006390:	f641 31c1 	movw	r1, #7105	; 0x1bc1
 8006394:	4816      	ldr	r0, [pc, #88]	; (80063f0 <TIM_OC2_SetConfig+0x13c>)
 8006396:	f7fb f9ae 	bl	80016f6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	4313      	orrs	r3, r2
 80063c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685a      	ldr	r2, [r3, #4]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	621a      	str	r2, [r3, #32]
}
 80063dc:	bf00      	nop
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	feff8fff 	.word	0xfeff8fff
 80063e8:	40010000 	.word	0x40010000
 80063ec:	40010400 	.word	0x40010400
 80063f0:	0800d0a4 	.word	0x0800d0a4

080063f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	4b41      	ldr	r3, [pc, #260]	; (8006524 <TIM_OC3_SetConfig+0x130>)
 8006420:	4013      	ands	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f023 0303 	bic.w	r3, r3, #3
 800642a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	4313      	orrs	r3, r2
 8006434:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800643c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	021b      	lsls	r3, r3, #8
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	4313      	orrs	r3, r2
 8006448:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a36      	ldr	r2, [pc, #216]	; (8006528 <TIM_OC3_SetConfig+0x134>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d003      	beq.n	800645a <TIM_OC3_SetConfig+0x66>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a35      	ldr	r2, [pc, #212]	; (800652c <TIM_OC3_SetConfig+0x138>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d11a      	bne.n	8006490 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d008      	beq.n	8006474 <TIM_OC3_SetConfig+0x80>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	2b08      	cmp	r3, #8
 8006468:	d004      	beq.n	8006474 <TIM_OC3_SetConfig+0x80>
 800646a:	f641 31fd 	movw	r1, #7165	; 0x1bfd
 800646e:	4830      	ldr	r0, [pc, #192]	; (8006530 <TIM_OC3_SetConfig+0x13c>)
 8006470:	f7fb f941 	bl	80016f6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800647a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	021b      	lsls	r3, r3, #8
 8006482:	697a      	ldr	r2, [r7, #20]
 8006484:	4313      	orrs	r3, r2
 8006486:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800648e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a25      	ldr	r2, [pc, #148]	; (8006528 <TIM_OC3_SetConfig+0x134>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d003      	beq.n	80064a0 <TIM_OC3_SetConfig+0xac>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a24      	ldr	r2, [pc, #144]	; (800652c <TIM_OC3_SetConfig+0x138>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d12f      	bne.n	8006500 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	699b      	ldr	r3, [r3, #24]
 80064a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064a8:	d008      	beq.n	80064bc <TIM_OC3_SetConfig+0xc8>
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d004      	beq.n	80064bc <TIM_OC3_SetConfig+0xc8>
 80064b2:	f641 410a 	movw	r1, #7178	; 0x1c0a
 80064b6:	481e      	ldr	r0, [pc, #120]	; (8006530 <TIM_OC3_SetConfig+0x13c>)
 80064b8:	f7fb f91d 	bl	80016f6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064c4:	d008      	beq.n	80064d8 <TIM_OC3_SetConfig+0xe4>
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d004      	beq.n	80064d8 <TIM_OC3_SetConfig+0xe4>
 80064ce:	f641 410b 	movw	r1, #7179	; 0x1c0b
 80064d2:	4817      	ldr	r0, [pc, #92]	; (8006530 <TIM_OC3_SetConfig+0x13c>)
 80064d4:	f7fb f90f 	bl	80016f6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	693a      	ldr	r2, [r7, #16]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	685a      	ldr	r2, [r3, #4]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	697a      	ldr	r2, [r7, #20]
 8006518:	621a      	str	r2, [r3, #32]
}
 800651a:	bf00      	nop
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	fffeff8f 	.word	0xfffeff8f
 8006528:	40010000 	.word	0x40010000
 800652c:	40010400 	.word	0x40010400
 8006530:	0800d0a4 	.word	0x0800d0a4

08006534 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	4b24      	ldr	r3, [pc, #144]	; (80065f0 <TIM_OC4_SetConfig+0xbc>)
 8006560:	4013      	ands	r3, r2
 8006562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800656a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	021b      	lsls	r3, r3, #8
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	4313      	orrs	r3, r2
 8006576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800657e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	031b      	lsls	r3, r3, #12
 8006586:	693a      	ldr	r2, [r7, #16]
 8006588:	4313      	orrs	r3, r2
 800658a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a19      	ldr	r2, [pc, #100]	; (80065f4 <TIM_OC4_SetConfig+0xc0>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d003      	beq.n	800659c <TIM_OC4_SetConfig+0x68>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a18      	ldr	r2, [pc, #96]	; (80065f8 <TIM_OC4_SetConfig+0xc4>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d117      	bne.n	80065cc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065a4:	d008      	beq.n	80065b8 <TIM_OC4_SetConfig+0x84>
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d004      	beq.n	80065b8 <TIM_OC4_SetConfig+0x84>
 80065ae:	f641 4149 	movw	r1, #7241	; 0x1c49
 80065b2:	4812      	ldr	r0, [pc, #72]	; (80065fc <TIM_OC4_SetConfig+0xc8>)
 80065b4:	f7fb f89f 	bl	80016f6 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80065be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	019b      	lsls	r3, r3, #6
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	621a      	str	r2, [r3, #32]
}
 80065e6:	bf00      	nop
 80065e8:	3718      	adds	r7, #24
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	feff8fff 	.word	0xfeff8fff
 80065f4:	40010000 	.word	0x40010000
 80065f8:	40010400 	.word	0x40010400
 80065fc:	0800d0a4 	.word	0x0800d0a4

08006600 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006600:	b480      	push	{r7}
 8006602:	b087      	sub	sp, #28
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	4b1b      	ldr	r3, [pc, #108]	; (8006698 <TIM_OC5_SetConfig+0x98>)
 800662c:	4013      	ands	r3, r2
 800662e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	4313      	orrs	r3, r2
 8006638:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006640:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	041b      	lsls	r3, r3, #16
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4313      	orrs	r3, r2
 800664c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a12      	ldr	r2, [pc, #72]	; (800669c <TIM_OC5_SetConfig+0x9c>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d003      	beq.n	800665e <TIM_OC5_SetConfig+0x5e>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a11      	ldr	r2, [pc, #68]	; (80066a0 <TIM_OC5_SetConfig+0xa0>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d109      	bne.n	8006672 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006664:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	021b      	lsls	r3, r3, #8
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	4313      	orrs	r3, r2
 8006670:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	621a      	str	r2, [r3, #32]
}
 800668c:	bf00      	nop
 800668e:	371c      	adds	r7, #28
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr
 8006698:	fffeff8f 	.word	0xfffeff8f
 800669c:	40010000 	.word	0x40010000
 80066a0:	40010400 	.word	0x40010400

080066a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	4b1c      	ldr	r3, [pc, #112]	; (8006740 <TIM_OC6_SetConfig+0x9c>)
 80066d0:	4013      	ands	r3, r2
 80066d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	021b      	lsls	r3, r3, #8
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	4313      	orrs	r3, r2
 80066de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80066e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	051b      	lsls	r3, r3, #20
 80066ee:	693a      	ldr	r2, [r7, #16]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a13      	ldr	r2, [pc, #76]	; (8006744 <TIM_OC6_SetConfig+0xa0>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d003      	beq.n	8006704 <TIM_OC6_SetConfig+0x60>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a12      	ldr	r2, [pc, #72]	; (8006748 <TIM_OC6_SetConfig+0xa4>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d109      	bne.n	8006718 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800670a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	695b      	ldr	r3, [r3, #20]
 8006710:	029b      	lsls	r3, r3, #10
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	4313      	orrs	r3, r2
 8006716:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	697a      	ldr	r2, [r7, #20]
 800671c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	621a      	str	r2, [r3, #32]
}
 8006732:	bf00      	nop
 8006734:	371c      	adds	r7, #28
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	feff8fff 	.word	0xfeff8fff
 8006744:	40010000 	.word	0x40010000
 8006748:	40010400 	.word	0x40010400

0800674c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800674c:	b480      	push	{r7}
 800674e:	b087      	sub	sp, #28
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6a1b      	ldr	r3, [r3, #32]
 8006762:	f023 0201 	bic.w	r2, r3, #1
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	699b      	ldr	r3, [r3, #24]
 800676e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006776:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	4313      	orrs	r3, r2
 8006780:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f023 030a 	bic.w	r3, r3, #10
 8006788:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	4313      	orrs	r3, r2
 8006790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	621a      	str	r2, [r3, #32]
}
 800679e:	bf00      	nop
 80067a0:	371c      	adds	r7, #28
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b087      	sub	sp, #28
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	60b9      	str	r1, [r7, #8]
 80067b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6a1b      	ldr	r3, [r3, #32]
 80067ba:	f023 0210 	bic.w	r2, r3, #16
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a1b      	ldr	r3, [r3, #32]
 80067cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	031b      	lsls	r3, r3, #12
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	4313      	orrs	r3, r2
 80067de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80067e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	011b      	lsls	r3, r3, #4
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	693a      	ldr	r2, [r7, #16]
 80067fc:	621a      	str	r2, [r3, #32]
}
 80067fe:	bf00      	nop
 8006800:	371c      	adds	r7, #28
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800680a:	b480      	push	{r7}
 800680c:	b085      	sub	sp, #20
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
 8006812:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006820:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	4313      	orrs	r3, r2
 8006828:	f043 0307 	orr.w	r3, r3, #7
 800682c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	609a      	str	r2, [r3, #8]
}
 8006834:	bf00      	nop
 8006836:	3714      	adds	r7, #20
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006840:	b480      	push	{r7}
 8006842:	b087      	sub	sp, #28
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
 800684c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800685a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	021a      	lsls	r2, r3, #8
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	431a      	orrs	r2, r3
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	4313      	orrs	r3, r2
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	4313      	orrs	r3, r2
 800686c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	609a      	str	r2, [r3, #8]
}
 8006874:	bf00      	nop
 8006876:	371c      	adds	r7, #28
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b086      	sub	sp, #24
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	4a35      	ldr	r2, [pc, #212]	; (8006964 <TIM_CCxChannelCmd+0xe4>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d030      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800689a:	d02c      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	4a32      	ldr	r2, [pc, #200]	; (8006968 <TIM_CCxChannelCmd+0xe8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d028      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	4a31      	ldr	r2, [pc, #196]	; (800696c <TIM_CCxChannelCmd+0xec>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d024      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	4a30      	ldr	r2, [pc, #192]	; (8006970 <TIM_CCxChannelCmd+0xf0>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d020      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4a2f      	ldr	r2, [pc, #188]	; (8006974 <TIM_CCxChannelCmd+0xf4>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d01c      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4a2e      	ldr	r2, [pc, #184]	; (8006978 <TIM_CCxChannelCmd+0xf8>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d018      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4a2d      	ldr	r2, [pc, #180]	; (800697c <TIM_CCxChannelCmd+0xfc>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d014      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	4a2c      	ldr	r2, [pc, #176]	; (8006980 <TIM_CCxChannelCmd+0x100>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d010      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	4a2b      	ldr	r2, [pc, #172]	; (8006984 <TIM_CCxChannelCmd+0x104>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d00c      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4a2a      	ldr	r2, [pc, #168]	; (8006988 <TIM_CCxChannelCmd+0x108>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d008      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	4a29      	ldr	r2, [pc, #164]	; (800698c <TIM_CCxChannelCmd+0x10c>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d004      	beq.n	80068f6 <TIM_CCxChannelCmd+0x76>
 80068ec:	f641 61a1 	movw	r1, #7841	; 0x1ea1
 80068f0:	4827      	ldr	r0, [pc, #156]	; (8006990 <TIM_CCxChannelCmd+0x110>)
 80068f2:	f7fa ff00 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d016      	beq.n	800692a <TIM_CCxChannelCmd+0xaa>
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	2b04      	cmp	r3, #4
 8006900:	d013      	beq.n	800692a <TIM_CCxChannelCmd+0xaa>
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	2b08      	cmp	r3, #8
 8006906:	d010      	beq.n	800692a <TIM_CCxChannelCmd+0xaa>
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	2b0c      	cmp	r3, #12
 800690c:	d00d      	beq.n	800692a <TIM_CCxChannelCmd+0xaa>
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	2b10      	cmp	r3, #16
 8006912:	d00a      	beq.n	800692a <TIM_CCxChannelCmd+0xaa>
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	2b14      	cmp	r3, #20
 8006918:	d007      	beq.n	800692a <TIM_CCxChannelCmd+0xaa>
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	2b3c      	cmp	r3, #60	; 0x3c
 800691e:	d004      	beq.n	800692a <TIM_CCxChannelCmd+0xaa>
 8006920:	f641 61a2 	movw	r1, #7842	; 0x1ea2
 8006924:	481a      	ldr	r0, [pc, #104]	; (8006990 <TIM_CCxChannelCmd+0x110>)
 8006926:	f7fa fee6 	bl	80016f6 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	f003 031f 	and.w	r3, r3, #31
 8006930:	2201      	movs	r2, #1
 8006932:	fa02 f303 	lsl.w	r3, r2, r3
 8006936:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6a1a      	ldr	r2, [r3, #32]
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	43db      	mvns	r3, r3
 8006940:	401a      	ands	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6a1a      	ldr	r2, [r3, #32]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	f003 031f 	and.w	r3, r3, #31
 8006950:	6879      	ldr	r1, [r7, #4]
 8006952:	fa01 f303 	lsl.w	r3, r1, r3
 8006956:	431a      	orrs	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	621a      	str	r2, [r3, #32]
}
 800695c:	bf00      	nop
 800695e:	3718      	adds	r7, #24
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	40010000 	.word	0x40010000
 8006968:	40000400 	.word	0x40000400
 800696c:	40000800 	.word	0x40000800
 8006970:	40000c00 	.word	0x40000c00
 8006974:	40010400 	.word	0x40010400
 8006978:	40014000 	.word	0x40014000
 800697c:	40014400 	.word	0x40014400
 8006980:	40014800 	.word	0x40014800
 8006984:	40001800 	.word	0x40001800
 8006988:	40001c00 	.word	0x40001c00
 800698c:	40002000 	.word	0x40002000
 8006990:	0800d0a4 	.word	0x0800d0a4

08006994 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b084      	sub	sp, #16
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a32      	ldr	r2, [pc, #200]	; (8006a6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d027      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069b0:	d022      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a2e      	ldr	r2, [pc, #184]	; (8006a70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d01d      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a2c      	ldr	r2, [pc, #176]	; (8006a74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d018      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a2b      	ldr	r2, [pc, #172]	; (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d013      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a29      	ldr	r2, [pc, #164]	; (8006a7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d00e      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a28      	ldr	r2, [pc, #160]	; (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d009      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a26      	ldr	r2, [pc, #152]	; (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d004      	beq.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80069ee:	f240 71b6 	movw	r1, #1974	; 0x7b6
 80069f2:	4825      	ldr	r0, [pc, #148]	; (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80069f4:	f7fa fe7f 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d020      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2b10      	cmp	r3, #16
 8006a06:	d01c      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2b20      	cmp	r3, #32
 8006a0e:	d018      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2b30      	cmp	r3, #48	; 0x30
 8006a16:	d014      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b40      	cmp	r3, #64	; 0x40
 8006a1e:	d010      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2b50      	cmp	r3, #80	; 0x50
 8006a26:	d00c      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b60      	cmp	r3, #96	; 0x60
 8006a2e:	d008      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2b70      	cmp	r3, #112	; 0x70
 8006a36:	d004      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a38:	f240 71b7 	movw	r1, #1975	; 0x7b7
 8006a3c:	4812      	ldr	r0, [pc, #72]	; (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a3e:	f7fa fe5a 	bl	80016f6 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	2b80      	cmp	r3, #128	; 0x80
 8006a48:	d008      	beq.n	8006a5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d004      	beq.n	8006a5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a52:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 8006a56:	480c      	ldr	r0, [pc, #48]	; (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a58:	f7fa fe4d 	bl	80016f6 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d112      	bne.n	8006a8c <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8006a66:	2302      	movs	r3, #2
 8006a68:	e0d7      	b.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0x286>
 8006a6a:	bf00      	nop
 8006a6c:	40010000 	.word	0x40010000
 8006a70:	40000400 	.word	0x40000400
 8006a74:	40000800 	.word	0x40000800
 8006a78:	40000c00 	.word	0x40000c00
 8006a7c:	40001000 	.word	0x40001000
 8006a80:	40001400 	.word	0x40001400
 8006a84:	40010400 	.word	0x40010400
 8006a88:	0800d0dc 	.word	0x0800d0dc
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2202      	movs	r2, #2
 8006a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a5c      	ldr	r2, [pc, #368]	; (8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d004      	beq.n	8006ac0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a5b      	ldr	r2, [pc, #364]	; (8006c28 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d161      	bne.n	8006b84 <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d054      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ad0:	d04f      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ada:	d04a      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006ae4:	d045      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006aee:	d040      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8006af8:	d03b      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006b02:	d036      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006b0c:	d031      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8006b16:	d02c      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006b20:	d027      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 8006b2a:	d022      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006b34:	d01d      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 8006b3e:	d018      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006b48:	d013      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 8006b52:	d00e      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 8006b5c:	d009      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 8006b66:	d004      	beq.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006b68:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8006b6c:	482f      	ldr	r0, [pc, #188]	; (8006c2c <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8006b6e:	f7fa fdc2 	bl	80016f6 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a20      	ldr	r2, [pc, #128]	; (8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d022      	beq.n	8006bee <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bb0:	d01d      	beq.n	8006bee <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a1e      	ldr	r2, [pc, #120]	; (8006c30 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d018      	beq.n	8006bee <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a1c      	ldr	r2, [pc, #112]	; (8006c34 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d013      	beq.n	8006bee <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a1b      	ldr	r2, [pc, #108]	; (8006c38 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d00e      	beq.n	8006bee <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a14      	ldr	r2, [pc, #80]	; (8006c28 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d009      	beq.n	8006bee <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a17      	ldr	r2, [pc, #92]	; (8006c3c <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d004      	beq.n	8006bee <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a15      	ldr	r2, [pc, #84]	; (8006c40 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d10c      	bne.n	8006c08 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bf4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	68ba      	ldr	r2, [r7, #8]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68ba      	ldr	r2, [r7, #8]
 8006c06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	40010000 	.word	0x40010000
 8006c28:	40010400 	.word	0x40010400
 8006c2c:	0800d0dc 	.word	0x0800d0dc
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800
 8006c38:	40000c00 	.word	0x40000c00
 8006c3c:	40014000 	.word	0x40014000
 8006c40:	40001800 	.word	0x40001800

08006c44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e09f      	b.n	8006dd2 <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d02d      	beq.n	8006cf6 <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a4f      	ldr	r2, [pc, #316]	; (8006ddc <HAL_UART_Init+0x15c>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d055      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a4d      	ldr	r2, [pc, #308]	; (8006de0 <HAL_UART_Init+0x160>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d050      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a4c      	ldr	r2, [pc, #304]	; (8006de4 <HAL_UART_Init+0x164>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d04b      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a4a      	ldr	r2, [pc, #296]	; (8006de8 <HAL_UART_Init+0x168>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d046      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a49      	ldr	r2, [pc, #292]	; (8006dec <HAL_UART_Init+0x16c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d041      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a47      	ldr	r2, [pc, #284]	; (8006df0 <HAL_UART_Init+0x170>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d03c      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a46      	ldr	r2, [pc, #280]	; (8006df4 <HAL_UART_Init+0x174>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d037      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a44      	ldr	r2, [pc, #272]	; (8006df8 <HAL_UART_Init+0x178>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d032      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006cea:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006cee:	4843      	ldr	r0, [pc, #268]	; (8006dfc <HAL_UART_Init+0x17c>)
 8006cf0:	f7fa fd01 	bl	80016f6 <assert_failed>
 8006cf4:	e02c      	b.n	8006d50 <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a38      	ldr	r2, [pc, #224]	; (8006ddc <HAL_UART_Init+0x15c>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d027      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a36      	ldr	r2, [pc, #216]	; (8006de0 <HAL_UART_Init+0x160>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d022      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a35      	ldr	r2, [pc, #212]	; (8006de4 <HAL_UART_Init+0x164>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d01d      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a33      	ldr	r2, [pc, #204]	; (8006de8 <HAL_UART_Init+0x168>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d018      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a32      	ldr	r2, [pc, #200]	; (8006dec <HAL_UART_Init+0x16c>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d013      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a30      	ldr	r2, [pc, #192]	; (8006df0 <HAL_UART_Init+0x170>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d00e      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a2f      	ldr	r2, [pc, #188]	; (8006df4 <HAL_UART_Init+0x174>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d009      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a2d      	ldr	r2, [pc, #180]	; (8006df8 <HAL_UART_Init+0x178>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d004      	beq.n	8006d50 <HAL_UART_Init+0xd0>
 8006d46:	f240 1131 	movw	r1, #305	; 0x131
 8006d4a:	482c      	ldr	r0, [pc, #176]	; (8006dfc <HAL_UART_Init+0x17c>)
 8006d4c:	f7fa fcd3 	bl	80016f6 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d106      	bne.n	8006d66 <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f7fa ff61 	bl	8001c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2224      	movs	r2, #36	; 0x24
 8006d6a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f022 0201 	bic.w	r2, r2, #1
 8006d7a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f000 fbf9 	bl	8007574 <UART_SetConfig>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d101      	bne.n	8006d8c <HAL_UART_Init+0x10c>
  {
    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e022      	b.n	8006dd2 <HAL_UART_Init+0x152>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <HAL_UART_Init+0x11a>
  {
    UART_AdvFeatureConfig(huart);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 fee3 	bl	8007b60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006da8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	689a      	ldr	r2, [r3, #8]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006db8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f042 0201 	orr.w	r2, r2, #1
 8006dc8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f001 f820 	bl	8007e10 <UART_CheckIdleState>
 8006dd0:	4603      	mov	r3, r0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	40011000 	.word	0x40011000
 8006de0:	40004400 	.word	0x40004400
 8006de4:	40004800 	.word	0x40004800
 8006de8:	40004c00 	.word	0x40004c00
 8006dec:	40005000 	.word	0x40005000
 8006df0:	40011400 	.word	0x40011400
 8006df4:	40007800 	.word	0x40007800
 8006df8:	40007c00 	.word	0x40007c00
 8006dfc:	0800d118 	.word	0x0800d118

08006e00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b08a      	sub	sp, #40	; 0x28
 8006e04:	af02      	add	r7, sp, #8
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	603b      	str	r3, [r7, #0]
 8006e0c:	4613      	mov	r3, r2
 8006e0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e14:	2b20      	cmp	r3, #32
 8006e16:	d171      	bne.n	8006efc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d002      	beq.n	8006e24 <HAL_UART_Transmit+0x24>
 8006e1e:	88fb      	ldrh	r3, [r7, #6]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d101      	bne.n	8006e28 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e06a      	b.n	8006efe <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2221      	movs	r2, #33	; 0x21
 8006e34:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e36:	f7fa fff3 	bl	8001e20 <HAL_GetTick>
 8006e3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	88fa      	ldrh	r2, [r7, #6]
 8006e40:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	88fa      	ldrh	r2, [r7, #6]
 8006e48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e54:	d108      	bne.n	8006e68 <HAL_UART_Transmit+0x68>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d104      	bne.n	8006e68 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	e003      	b.n	8006e70 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e70:	e02c      	b.n	8006ecc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	9300      	str	r3, [sp, #0]
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	2180      	movs	r1, #128	; 0x80
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f000 fffe 	bl	8007e7e <UART_WaitOnFlagUntilTimeout>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d001      	beq.n	8006e8c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e038      	b.n	8006efe <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10b      	bne.n	8006eaa <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	881b      	ldrh	r3, [r3, #0]
 8006e96:	461a      	mov	r2, r3
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ea0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	3302      	adds	r3, #2
 8006ea6:	61bb      	str	r3, [r7, #24]
 8006ea8:	e007      	b.n	8006eba <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	781a      	ldrb	r2, [r3, #0]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29a      	uxth	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1cc      	bne.n	8006e72 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	2140      	movs	r1, #64	; 0x40
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	f000 ffcb 	bl	8007e7e <UART_WaitOnFlagUntilTimeout>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d001      	beq.n	8006ef2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e005      	b.n	8006efe <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	e000      	b.n	8006efe <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006efc:	2302      	movs	r3, #2
  }
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3720      	adds	r7, #32
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b08a      	sub	sp, #40	; 0x28
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	60f8      	str	r0, [r7, #12]
 8006f0e:	60b9      	str	r1, [r7, #8]
 8006f10:	4613      	mov	r3, r2
 8006f12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f1a:	2b20      	cmp	r3, #32
 8006f1c:	d132      	bne.n	8006f84 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d002      	beq.n	8006f2a <HAL_UART_Receive_IT+0x24>
 8006f24:	88fb      	ldrh	r3, [r7, #6]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e02b      	b.n	8006f86 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d018      	beq.n	8006f74 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	e853 3f00 	ldrex	r3, [r3]
 8006f4e:	613b      	str	r3, [r7, #16]
   return(result);
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f56:	627b      	str	r3, [r7, #36]	; 0x24
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f60:	623b      	str	r3, [r7, #32]
 8006f62:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f64:	69f9      	ldr	r1, [r7, #28]
 8006f66:	6a3a      	ldr	r2, [r7, #32]
 8006f68:	e841 2300 	strex	r3, r2, [r1]
 8006f6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1e6      	bne.n	8006f42 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f74:	88fb      	ldrh	r3, [r7, #6]
 8006f76:	461a      	mov	r2, r3
 8006f78:	68b9      	ldr	r1, [r7, #8]
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f001 f846 	bl	800800c <UART_Start_Receive_IT>
 8006f80:	4603      	mov	r3, r0
 8006f82:	e000      	b.n	8006f86 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006f84:	2302      	movs	r3, #2
  }
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3728      	adds	r7, #40	; 0x28
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
	...

08006f90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b0ba      	sub	sp, #232	; 0xe8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	69db      	ldr	r3, [r3, #28]
 8006f9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fb6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006fba:	f640 030f 	movw	r3, #2063	; 0x80f
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006fc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d115      	bne.n	8006ff8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fd0:	f003 0320 	and.w	r3, r3, #32
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00f      	beq.n	8006ff8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fdc:	f003 0320 	and.w	r3, r3, #32
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d009      	beq.n	8006ff8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	f000 8297 	beq.w	800751c <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	4798      	blx	r3
      }
      return;
 8006ff6:	e291      	b.n	800751c <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ff8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 8117 	beq.w	8007230 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007002:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007006:	f003 0301 	and.w	r3, r3, #1
 800700a:	2b00      	cmp	r3, #0
 800700c:	d106      	bne.n	800701c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800700e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007012:	4b85      	ldr	r3, [pc, #532]	; (8007228 <HAL_UART_IRQHandler+0x298>)
 8007014:	4013      	ands	r3, r2
 8007016:	2b00      	cmp	r3, #0
 8007018:	f000 810a 	beq.w	8007230 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800701c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007020:	f003 0301 	and.w	r3, r3, #1
 8007024:	2b00      	cmp	r3, #0
 8007026:	d011      	beq.n	800704c <HAL_UART_IRQHandler+0xbc>
 8007028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800702c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00b      	beq.n	800704c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2201      	movs	r2, #1
 800703a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007042:	f043 0201 	orr.w	r2, r3, #1
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800704c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007050:	f003 0302 	and.w	r3, r3, #2
 8007054:	2b00      	cmp	r3, #0
 8007056:	d011      	beq.n	800707c <HAL_UART_IRQHandler+0xec>
 8007058:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d00b      	beq.n	800707c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2202      	movs	r2, #2
 800706a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007072:	f043 0204 	orr.w	r2, r3, #4
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800707c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007080:	f003 0304 	and.w	r3, r3, #4
 8007084:	2b00      	cmp	r3, #0
 8007086:	d011      	beq.n	80070ac <HAL_UART_IRQHandler+0x11c>
 8007088:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800708c:	f003 0301 	and.w	r3, r3, #1
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00b      	beq.n	80070ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2204      	movs	r2, #4
 800709a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070a2:	f043 0202 	orr.w	r2, r3, #2
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80070ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070b0:	f003 0308 	and.w	r3, r3, #8
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d017      	beq.n	80070e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070bc:	f003 0320 	and.w	r3, r3, #32
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d105      	bne.n	80070d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80070c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00b      	beq.n	80070e8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2208      	movs	r2, #8
 80070d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070de:	f043 0208 	orr.w	r2, r3, #8
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d012      	beq.n	800711a <HAL_UART_IRQHandler+0x18a>
 80070f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00c      	beq.n	800711a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007108:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007110:	f043 0220 	orr.w	r2, r3, #32
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 81fd 	beq.w	8007520 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800712a:	f003 0320 	and.w	r3, r3, #32
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00d      	beq.n	800714e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007136:	f003 0320 	and.w	r3, r3, #32
 800713a:	2b00      	cmp	r3, #0
 800713c:	d007      	beq.n	800714e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007142:	2b00      	cmp	r3, #0
 8007144:	d003      	beq.n	800714e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007154:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007162:	2b40      	cmp	r3, #64	; 0x40
 8007164:	d005      	beq.n	8007172 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007166:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800716a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800716e:	2b00      	cmp	r3, #0
 8007170:	d04f      	beq.n	8007212 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f001 f810 	bl	8008198 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007182:	2b40      	cmp	r3, #64	; 0x40
 8007184:	d141      	bne.n	800720a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	3308      	adds	r3, #8
 800718c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007190:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007194:	e853 3f00 	ldrex	r3, [r3]
 8007198:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800719c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80071a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	3308      	adds	r3, #8
 80071ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80071b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80071b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80071be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80071c2:	e841 2300 	strex	r3, r2, [r1]
 80071c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80071ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1d9      	bne.n	8007186 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d013      	beq.n	8007202 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071de:	4a13      	ldr	r2, [pc, #76]	; (800722c <HAL_UART_IRQHandler+0x29c>)
 80071e0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fa ffd6 	bl	8002198 <HAL_DMA_Abort_IT>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d017      	beq.n	8007222 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80071fc:	4610      	mov	r0, r2
 80071fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007200:	e00f      	b.n	8007222 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f9a0 	bl	8007548 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007208:	e00b      	b.n	8007222 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 f99c 	bl	8007548 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007210:	e007      	b.n	8007222 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f998 	bl	8007548 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007220:	e17e      	b.n	8007520 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007222:	bf00      	nop
    return;
 8007224:	e17c      	b.n	8007520 <HAL_UART_IRQHandler+0x590>
 8007226:	bf00      	nop
 8007228:	04000120 	.word	0x04000120
 800722c:	08008261 	.word	0x08008261

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007234:	2b01      	cmp	r3, #1
 8007236:	f040 814c 	bne.w	80074d2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800723a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800723e:	f003 0310 	and.w	r3, r3, #16
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 8145 	beq.w	80074d2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800724c:	f003 0310 	and.w	r3, r3, #16
 8007250:	2b00      	cmp	r3, #0
 8007252:	f000 813e 	beq.w	80074d2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2210      	movs	r2, #16
 800725c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007268:	2b40      	cmp	r3, #64	; 0x40
 800726a:	f040 80b6 	bne.w	80073da <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800727a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 8150 	beq.w	8007524 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800728a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800728e:	429a      	cmp	r2, r3
 8007290:	f080 8148 	bcs.w	8007524 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800729a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072a2:	69db      	ldr	r3, [r3, #28]
 80072a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072a8:	f000 8086 	beq.w	80073b8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80072b8:	e853 3f00 	ldrex	r3, [r3]
 80072bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80072c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80072c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	461a      	mov	r2, r3
 80072d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80072d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80072da:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80072e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80072e6:	e841 2300 	strex	r3, r2, [r1]
 80072ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80072ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1da      	bne.n	80072ac <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	3308      	adds	r3, #8
 80072fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007300:	e853 3f00 	ldrex	r3, [r3]
 8007304:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007306:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007308:	f023 0301 	bic.w	r3, r3, #1
 800730c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3308      	adds	r3, #8
 8007316:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800731a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800731e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007320:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007322:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007326:	e841 2300 	strex	r3, r2, [r1]
 800732a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800732c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1e1      	bne.n	80072f6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3308      	adds	r3, #8
 8007338:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800733c:	e853 3f00 	ldrex	r3, [r3]
 8007340:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007342:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007344:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007348:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	3308      	adds	r3, #8
 8007352:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007356:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007358:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800735c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800735e:	e841 2300 	strex	r3, r2, [r1]
 8007362:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007364:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1e3      	bne.n	8007332 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2220      	movs	r2, #32
 800736e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007380:	e853 3f00 	ldrex	r3, [r3]
 8007384:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007386:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007388:	f023 0310 	bic.w	r3, r3, #16
 800738c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	461a      	mov	r2, r3
 8007396:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800739a:	65bb      	str	r3, [r7, #88]	; 0x58
 800739c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80073a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80073a2:	e841 2300 	strex	r3, r2, [r1]
 80073a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80073a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1e4      	bne.n	8007378 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7fa fe80 	bl	80020b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2202      	movs	r2, #2
 80073bc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	1ad3      	subs	r3, r2, r3
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	4619      	mov	r1, r3
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f8c2 	bl	800755c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80073d8:	e0a4      	b.n	8007524 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f000 8096 	beq.w	8007528 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80073fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 8091 	beq.w	8007528 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800740e:	e853 3f00 	ldrex	r3, [r3]
 8007412:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007416:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800741a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	461a      	mov	r2, r3
 8007424:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007428:	647b      	str	r3, [r7, #68]	; 0x44
 800742a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800742e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007436:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e4      	bne.n	8007406 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	3308      	adds	r3, #8
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007446:	e853 3f00 	ldrex	r3, [r3]
 800744a:	623b      	str	r3, [r7, #32]
   return(result);
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	f023 0301 	bic.w	r3, r3, #1
 8007452:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	3308      	adds	r3, #8
 800745c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007460:	633a      	str	r2, [r7, #48]	; 0x30
 8007462:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007464:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007466:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007468:	e841 2300 	strex	r3, r2, [r1]
 800746c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800746e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007470:	2b00      	cmp	r3, #0
 8007472:	d1e3      	bne.n	800743c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2220      	movs	r2, #32
 8007478:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	e853 3f00 	ldrex	r3, [r3]
 8007494:	60fb      	str	r3, [r7, #12]
   return(result);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f023 0310 	bic.w	r3, r3, #16
 800749c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	461a      	mov	r2, r3
 80074a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80074aa:	61fb      	str	r3, [r7, #28]
 80074ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ae:	69b9      	ldr	r1, [r7, #24]
 80074b0:	69fa      	ldr	r2, [r7, #28]
 80074b2:	e841 2300 	strex	r3, r2, [r1]
 80074b6:	617b      	str	r3, [r7, #20]
   return(result);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1e4      	bne.n	8007488 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2202      	movs	r2, #2
 80074c2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80074c8:	4619      	mov	r1, r3
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f846 	bl	800755c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074d0:	e02a      	b.n	8007528 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80074d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00e      	beq.n	80074fc <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80074de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d008      	beq.n	80074fc <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d01c      	beq.n	800752c <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	4798      	blx	r3
    }
    return;
 80074fa:	e017      	b.n	800752c <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80074fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007504:	2b00      	cmp	r3, #0
 8007506:	d012      	beq.n	800752e <HAL_UART_IRQHandler+0x59e>
 8007508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800750c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00c      	beq.n	800752e <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 feb9 	bl	800828c <UART_EndTransmit_IT>
    return;
 800751a:	e008      	b.n	800752e <HAL_UART_IRQHandler+0x59e>
      return;
 800751c:	bf00      	nop
 800751e:	e006      	b.n	800752e <HAL_UART_IRQHandler+0x59e>
    return;
 8007520:	bf00      	nop
 8007522:	e004      	b.n	800752e <HAL_UART_IRQHandler+0x59e>
      return;
 8007524:	bf00      	nop
 8007526:	e002      	b.n	800752e <HAL_UART_IRQHandler+0x59e>
      return;
 8007528:	bf00      	nop
 800752a:	e000      	b.n	800752e <HAL_UART_IRQHandler+0x59e>
    return;
 800752c:	bf00      	nop
  }

}
 800752e:	37e8      	adds	r7, #232	; 0xe8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	460b      	mov	r3, r1
 8007566:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007568:	bf00      	nop
 800756a:	370c      	adds	r7, #12
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b088      	sub	sp, #32
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800757c:	2300      	movs	r3, #0
 800757e:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	4aa0      	ldr	r2, [pc, #640]	; (8007808 <UART_SetConfig+0x294>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d904      	bls.n	8007594 <UART_SetConfig+0x20>
 800758a:	f640 315d 	movw	r1, #2909	; 0xb5d
 800758e:	489f      	ldr	r0, [pc, #636]	; (800780c <UART_SetConfig+0x298>)
 8007590:	f7fa f8b1 	bl	80016f6 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800759c:	d00d      	beq.n	80075ba <UART_SetConfig+0x46>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d009      	beq.n	80075ba <UART_SetConfig+0x46>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ae:	d004      	beq.n	80075ba <UART_SetConfig+0x46>
 80075b0:	f640 315e 	movw	r1, #2910	; 0xb5e
 80075b4:	4895      	ldr	r0, [pc, #596]	; (800780c <UART_SetConfig+0x298>)
 80075b6:	f7fa f89e 	bl	80016f6 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075c2:	d012      	beq.n	80075ea <UART_SetConfig+0x76>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d00e      	beq.n	80075ea <UART_SetConfig+0x76>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80075d4:	d009      	beq.n	80075ea <UART_SetConfig+0x76>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075de:	d004      	beq.n	80075ea <UART_SetConfig+0x76>
 80075e0:	f640 315f 	movw	r1, #2911	; 0xb5f
 80075e4:	4889      	ldr	r0, [pc, #548]	; (800780c <UART_SetConfig+0x298>)
 80075e6:	f7fa f886 	bl	80016f6 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d009      	beq.n	8007606 <UART_SetConfig+0x92>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075fa:	d004      	beq.n	8007606 <UART_SetConfig+0x92>
 80075fc:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 8007600:	4882      	ldr	r0, [pc, #520]	; (800780c <UART_SetConfig+0x298>)
 8007602:	f7fa f878 	bl	80016f6 <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00e      	beq.n	800762c <UART_SetConfig+0xb8>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007616:	d009      	beq.n	800762c <UART_SetConfig+0xb8>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	691b      	ldr	r3, [r3, #16]
 800761c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007620:	d004      	beq.n	800762c <UART_SetConfig+0xb8>
 8007622:	f640 3162 	movw	r1, #2914	; 0xb62
 8007626:	4879      	ldr	r0, [pc, #484]	; (800780c <UART_SetConfig+0x298>)
 8007628:	f7fa f865 	bl	80016f6 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	f023 030c 	bic.w	r3, r3, #12
 8007634:	2b00      	cmp	r3, #0
 8007636:	d103      	bne.n	8007640 <UART_SetConfig+0xcc>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	695b      	ldr	r3, [r3, #20]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d104      	bne.n	800764a <UART_SetConfig+0xd6>
 8007640:	f640 3163 	movw	r1, #2915	; 0xb63
 8007644:	4871      	ldr	r0, [pc, #452]	; (800780c <UART_SetConfig+0x298>)
 8007646:	f7fa f856 	bl	80016f6 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d013      	beq.n	800767a <UART_SetConfig+0x106>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800765a:	d00e      	beq.n	800767a <UART_SetConfig+0x106>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007664:	d009      	beq.n	800767a <UART_SetConfig+0x106>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800766e:	d004      	beq.n	800767a <UART_SetConfig+0x106>
 8007670:	f640 3164 	movw	r1, #2916	; 0xb64
 8007674:	4865      	ldr	r0, [pc, #404]	; (800780c <UART_SetConfig+0x298>)
 8007676:	f7fa f83e 	bl	80016f6 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	69db      	ldr	r3, [r3, #28]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d009      	beq.n	8007696 <UART_SetConfig+0x122>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800768a:	d004      	beq.n	8007696 <UART_SetConfig+0x122>
 800768c:	f640 3165 	movw	r1, #2917	; 0xb65
 8007690:	485e      	ldr	r0, [pc, #376]	; (800780c <UART_SetConfig+0x298>)
 8007692:	f7fa f830 	bl	80016f6 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	689a      	ldr	r2, [r3, #8]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	431a      	orrs	r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	695b      	ldr	r3, [r3, #20]
 80076a4:	431a      	orrs	r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	69db      	ldr	r3, [r3, #28]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	4b56      	ldr	r3, [pc, #344]	; (8007810 <UART_SetConfig+0x29c>)
 80076b6:	4013      	ands	r3, r2
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	6812      	ldr	r2, [r2, #0]
 80076bc:	6979      	ldr	r1, [r7, #20]
 80076be:	430b      	orrs	r3, r1
 80076c0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	68da      	ldr	r2, [r3, #12]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	430a      	orrs	r2, r1
 80076d6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	699b      	ldr	r3, [r3, #24]
 80076dc:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	697a      	ldr	r2, [r7, #20]
 80076f8:	430a      	orrs	r2, r1
 80076fa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a44      	ldr	r2, [pc, #272]	; (8007814 <UART_SetConfig+0x2a0>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d121      	bne.n	800774a <UART_SetConfig+0x1d6>
 8007706:	4b44      	ldr	r3, [pc, #272]	; (8007818 <UART_SetConfig+0x2a4>)
 8007708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800770c:	f003 0303 	and.w	r3, r3, #3
 8007710:	2b03      	cmp	r3, #3
 8007712:	d817      	bhi.n	8007744 <UART_SetConfig+0x1d0>
 8007714:	a201      	add	r2, pc, #4	; (adr r2, 800771c <UART_SetConfig+0x1a8>)
 8007716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771a:	bf00      	nop
 800771c:	0800772d 	.word	0x0800772d
 8007720:	08007739 	.word	0x08007739
 8007724:	08007733 	.word	0x08007733
 8007728:	0800773f 	.word	0x0800773f
 800772c:	2301      	movs	r3, #1
 800772e:	77fb      	strb	r3, [r7, #31]
 8007730:	e14c      	b.n	80079cc <UART_SetConfig+0x458>
 8007732:	2302      	movs	r3, #2
 8007734:	77fb      	strb	r3, [r7, #31]
 8007736:	e149      	b.n	80079cc <UART_SetConfig+0x458>
 8007738:	2304      	movs	r3, #4
 800773a:	77fb      	strb	r3, [r7, #31]
 800773c:	e146      	b.n	80079cc <UART_SetConfig+0x458>
 800773e:	2308      	movs	r3, #8
 8007740:	77fb      	strb	r3, [r7, #31]
 8007742:	e143      	b.n	80079cc <UART_SetConfig+0x458>
 8007744:	2310      	movs	r3, #16
 8007746:	77fb      	strb	r3, [r7, #31]
 8007748:	e140      	b.n	80079cc <UART_SetConfig+0x458>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a33      	ldr	r2, [pc, #204]	; (800781c <UART_SetConfig+0x2a8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d132      	bne.n	80077ba <UART_SetConfig+0x246>
 8007754:	4b30      	ldr	r3, [pc, #192]	; (8007818 <UART_SetConfig+0x2a4>)
 8007756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800775a:	f003 030c 	and.w	r3, r3, #12
 800775e:	2b0c      	cmp	r3, #12
 8007760:	d828      	bhi.n	80077b4 <UART_SetConfig+0x240>
 8007762:	a201      	add	r2, pc, #4	; (adr r2, 8007768 <UART_SetConfig+0x1f4>)
 8007764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007768:	0800779d 	.word	0x0800779d
 800776c:	080077b5 	.word	0x080077b5
 8007770:	080077b5 	.word	0x080077b5
 8007774:	080077b5 	.word	0x080077b5
 8007778:	080077a9 	.word	0x080077a9
 800777c:	080077b5 	.word	0x080077b5
 8007780:	080077b5 	.word	0x080077b5
 8007784:	080077b5 	.word	0x080077b5
 8007788:	080077a3 	.word	0x080077a3
 800778c:	080077b5 	.word	0x080077b5
 8007790:	080077b5 	.word	0x080077b5
 8007794:	080077b5 	.word	0x080077b5
 8007798:	080077af 	.word	0x080077af
 800779c:	2300      	movs	r3, #0
 800779e:	77fb      	strb	r3, [r7, #31]
 80077a0:	e114      	b.n	80079cc <UART_SetConfig+0x458>
 80077a2:	2302      	movs	r3, #2
 80077a4:	77fb      	strb	r3, [r7, #31]
 80077a6:	e111      	b.n	80079cc <UART_SetConfig+0x458>
 80077a8:	2304      	movs	r3, #4
 80077aa:	77fb      	strb	r3, [r7, #31]
 80077ac:	e10e      	b.n	80079cc <UART_SetConfig+0x458>
 80077ae:	2308      	movs	r3, #8
 80077b0:	77fb      	strb	r3, [r7, #31]
 80077b2:	e10b      	b.n	80079cc <UART_SetConfig+0x458>
 80077b4:	2310      	movs	r3, #16
 80077b6:	77fb      	strb	r3, [r7, #31]
 80077b8:	e108      	b.n	80079cc <UART_SetConfig+0x458>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a18      	ldr	r2, [pc, #96]	; (8007820 <UART_SetConfig+0x2ac>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d12f      	bne.n	8007824 <UART_SetConfig+0x2b0>
 80077c4:	4b14      	ldr	r3, [pc, #80]	; (8007818 <UART_SetConfig+0x2a4>)
 80077c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ca:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80077ce:	2b30      	cmp	r3, #48	; 0x30
 80077d0:	d013      	beq.n	80077fa <UART_SetConfig+0x286>
 80077d2:	2b30      	cmp	r3, #48	; 0x30
 80077d4:	d814      	bhi.n	8007800 <UART_SetConfig+0x28c>
 80077d6:	2b20      	cmp	r3, #32
 80077d8:	d009      	beq.n	80077ee <UART_SetConfig+0x27a>
 80077da:	2b20      	cmp	r3, #32
 80077dc:	d810      	bhi.n	8007800 <UART_SetConfig+0x28c>
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d002      	beq.n	80077e8 <UART_SetConfig+0x274>
 80077e2:	2b10      	cmp	r3, #16
 80077e4:	d006      	beq.n	80077f4 <UART_SetConfig+0x280>
 80077e6:	e00b      	b.n	8007800 <UART_SetConfig+0x28c>
 80077e8:	2300      	movs	r3, #0
 80077ea:	77fb      	strb	r3, [r7, #31]
 80077ec:	e0ee      	b.n	80079cc <UART_SetConfig+0x458>
 80077ee:	2302      	movs	r3, #2
 80077f0:	77fb      	strb	r3, [r7, #31]
 80077f2:	e0eb      	b.n	80079cc <UART_SetConfig+0x458>
 80077f4:	2304      	movs	r3, #4
 80077f6:	77fb      	strb	r3, [r7, #31]
 80077f8:	e0e8      	b.n	80079cc <UART_SetConfig+0x458>
 80077fa:	2308      	movs	r3, #8
 80077fc:	77fb      	strb	r3, [r7, #31]
 80077fe:	e0e5      	b.n	80079cc <UART_SetConfig+0x458>
 8007800:	2310      	movs	r3, #16
 8007802:	77fb      	strb	r3, [r7, #31]
 8007804:	e0e2      	b.n	80079cc <UART_SetConfig+0x458>
 8007806:	bf00      	nop
 8007808:	019bfcc0 	.word	0x019bfcc0
 800780c:	0800d118 	.word	0x0800d118
 8007810:	efff69f3 	.word	0xefff69f3
 8007814:	40011000 	.word	0x40011000
 8007818:	40023800 	.word	0x40023800
 800781c:	40004400 	.word	0x40004400
 8007820:	40004800 	.word	0x40004800
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4aa5      	ldr	r2, [pc, #660]	; (8007ac0 <UART_SetConfig+0x54c>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d120      	bne.n	8007870 <UART_SetConfig+0x2fc>
 800782e:	4ba5      	ldr	r3, [pc, #660]	; (8007ac4 <UART_SetConfig+0x550>)
 8007830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007834:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007838:	2bc0      	cmp	r3, #192	; 0xc0
 800783a:	d013      	beq.n	8007864 <UART_SetConfig+0x2f0>
 800783c:	2bc0      	cmp	r3, #192	; 0xc0
 800783e:	d814      	bhi.n	800786a <UART_SetConfig+0x2f6>
 8007840:	2b80      	cmp	r3, #128	; 0x80
 8007842:	d009      	beq.n	8007858 <UART_SetConfig+0x2e4>
 8007844:	2b80      	cmp	r3, #128	; 0x80
 8007846:	d810      	bhi.n	800786a <UART_SetConfig+0x2f6>
 8007848:	2b00      	cmp	r3, #0
 800784a:	d002      	beq.n	8007852 <UART_SetConfig+0x2de>
 800784c:	2b40      	cmp	r3, #64	; 0x40
 800784e:	d006      	beq.n	800785e <UART_SetConfig+0x2ea>
 8007850:	e00b      	b.n	800786a <UART_SetConfig+0x2f6>
 8007852:	2300      	movs	r3, #0
 8007854:	77fb      	strb	r3, [r7, #31]
 8007856:	e0b9      	b.n	80079cc <UART_SetConfig+0x458>
 8007858:	2302      	movs	r3, #2
 800785a:	77fb      	strb	r3, [r7, #31]
 800785c:	e0b6      	b.n	80079cc <UART_SetConfig+0x458>
 800785e:	2304      	movs	r3, #4
 8007860:	77fb      	strb	r3, [r7, #31]
 8007862:	e0b3      	b.n	80079cc <UART_SetConfig+0x458>
 8007864:	2308      	movs	r3, #8
 8007866:	77fb      	strb	r3, [r7, #31]
 8007868:	e0b0      	b.n	80079cc <UART_SetConfig+0x458>
 800786a:	2310      	movs	r3, #16
 800786c:	77fb      	strb	r3, [r7, #31]
 800786e:	e0ad      	b.n	80079cc <UART_SetConfig+0x458>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a94      	ldr	r2, [pc, #592]	; (8007ac8 <UART_SetConfig+0x554>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d125      	bne.n	80078c6 <UART_SetConfig+0x352>
 800787a:	4b92      	ldr	r3, [pc, #584]	; (8007ac4 <UART_SetConfig+0x550>)
 800787c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007880:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007884:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007888:	d017      	beq.n	80078ba <UART_SetConfig+0x346>
 800788a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800788e:	d817      	bhi.n	80078c0 <UART_SetConfig+0x34c>
 8007890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007894:	d00b      	beq.n	80078ae <UART_SetConfig+0x33a>
 8007896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800789a:	d811      	bhi.n	80078c0 <UART_SetConfig+0x34c>
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <UART_SetConfig+0x334>
 80078a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078a4:	d006      	beq.n	80078b4 <UART_SetConfig+0x340>
 80078a6:	e00b      	b.n	80078c0 <UART_SetConfig+0x34c>
 80078a8:	2300      	movs	r3, #0
 80078aa:	77fb      	strb	r3, [r7, #31]
 80078ac:	e08e      	b.n	80079cc <UART_SetConfig+0x458>
 80078ae:	2302      	movs	r3, #2
 80078b0:	77fb      	strb	r3, [r7, #31]
 80078b2:	e08b      	b.n	80079cc <UART_SetConfig+0x458>
 80078b4:	2304      	movs	r3, #4
 80078b6:	77fb      	strb	r3, [r7, #31]
 80078b8:	e088      	b.n	80079cc <UART_SetConfig+0x458>
 80078ba:	2308      	movs	r3, #8
 80078bc:	77fb      	strb	r3, [r7, #31]
 80078be:	e085      	b.n	80079cc <UART_SetConfig+0x458>
 80078c0:	2310      	movs	r3, #16
 80078c2:	77fb      	strb	r3, [r7, #31]
 80078c4:	e082      	b.n	80079cc <UART_SetConfig+0x458>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a80      	ldr	r2, [pc, #512]	; (8007acc <UART_SetConfig+0x558>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d125      	bne.n	800791c <UART_SetConfig+0x3a8>
 80078d0:	4b7c      	ldr	r3, [pc, #496]	; (8007ac4 <UART_SetConfig+0x550>)
 80078d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078d6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80078da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078de:	d017      	beq.n	8007910 <UART_SetConfig+0x39c>
 80078e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078e4:	d817      	bhi.n	8007916 <UART_SetConfig+0x3a2>
 80078e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078ea:	d00b      	beq.n	8007904 <UART_SetConfig+0x390>
 80078ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078f0:	d811      	bhi.n	8007916 <UART_SetConfig+0x3a2>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d003      	beq.n	80078fe <UART_SetConfig+0x38a>
 80078f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078fa:	d006      	beq.n	800790a <UART_SetConfig+0x396>
 80078fc:	e00b      	b.n	8007916 <UART_SetConfig+0x3a2>
 80078fe:	2301      	movs	r3, #1
 8007900:	77fb      	strb	r3, [r7, #31]
 8007902:	e063      	b.n	80079cc <UART_SetConfig+0x458>
 8007904:	2302      	movs	r3, #2
 8007906:	77fb      	strb	r3, [r7, #31]
 8007908:	e060      	b.n	80079cc <UART_SetConfig+0x458>
 800790a:	2304      	movs	r3, #4
 800790c:	77fb      	strb	r3, [r7, #31]
 800790e:	e05d      	b.n	80079cc <UART_SetConfig+0x458>
 8007910:	2308      	movs	r3, #8
 8007912:	77fb      	strb	r3, [r7, #31]
 8007914:	e05a      	b.n	80079cc <UART_SetConfig+0x458>
 8007916:	2310      	movs	r3, #16
 8007918:	77fb      	strb	r3, [r7, #31]
 800791a:	e057      	b.n	80079cc <UART_SetConfig+0x458>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a6b      	ldr	r2, [pc, #428]	; (8007ad0 <UART_SetConfig+0x55c>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d125      	bne.n	8007972 <UART_SetConfig+0x3fe>
 8007926:	4b67      	ldr	r3, [pc, #412]	; (8007ac4 <UART_SetConfig+0x550>)
 8007928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800792c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007930:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007934:	d017      	beq.n	8007966 <UART_SetConfig+0x3f2>
 8007936:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800793a:	d817      	bhi.n	800796c <UART_SetConfig+0x3f8>
 800793c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007940:	d00b      	beq.n	800795a <UART_SetConfig+0x3e6>
 8007942:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007946:	d811      	bhi.n	800796c <UART_SetConfig+0x3f8>
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <UART_SetConfig+0x3e0>
 800794c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007950:	d006      	beq.n	8007960 <UART_SetConfig+0x3ec>
 8007952:	e00b      	b.n	800796c <UART_SetConfig+0x3f8>
 8007954:	2300      	movs	r3, #0
 8007956:	77fb      	strb	r3, [r7, #31]
 8007958:	e038      	b.n	80079cc <UART_SetConfig+0x458>
 800795a:	2302      	movs	r3, #2
 800795c:	77fb      	strb	r3, [r7, #31]
 800795e:	e035      	b.n	80079cc <UART_SetConfig+0x458>
 8007960:	2304      	movs	r3, #4
 8007962:	77fb      	strb	r3, [r7, #31]
 8007964:	e032      	b.n	80079cc <UART_SetConfig+0x458>
 8007966:	2308      	movs	r3, #8
 8007968:	77fb      	strb	r3, [r7, #31]
 800796a:	e02f      	b.n	80079cc <UART_SetConfig+0x458>
 800796c:	2310      	movs	r3, #16
 800796e:	77fb      	strb	r3, [r7, #31]
 8007970:	e02c      	b.n	80079cc <UART_SetConfig+0x458>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a57      	ldr	r2, [pc, #348]	; (8007ad4 <UART_SetConfig+0x560>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d125      	bne.n	80079c8 <UART_SetConfig+0x454>
 800797c:	4b51      	ldr	r3, [pc, #324]	; (8007ac4 <UART_SetConfig+0x550>)
 800797e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007982:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007986:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800798a:	d017      	beq.n	80079bc <UART_SetConfig+0x448>
 800798c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007990:	d817      	bhi.n	80079c2 <UART_SetConfig+0x44e>
 8007992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007996:	d00b      	beq.n	80079b0 <UART_SetConfig+0x43c>
 8007998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800799c:	d811      	bhi.n	80079c2 <UART_SetConfig+0x44e>
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d003      	beq.n	80079aa <UART_SetConfig+0x436>
 80079a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079a6:	d006      	beq.n	80079b6 <UART_SetConfig+0x442>
 80079a8:	e00b      	b.n	80079c2 <UART_SetConfig+0x44e>
 80079aa:	2300      	movs	r3, #0
 80079ac:	77fb      	strb	r3, [r7, #31]
 80079ae:	e00d      	b.n	80079cc <UART_SetConfig+0x458>
 80079b0:	2302      	movs	r3, #2
 80079b2:	77fb      	strb	r3, [r7, #31]
 80079b4:	e00a      	b.n	80079cc <UART_SetConfig+0x458>
 80079b6:	2304      	movs	r3, #4
 80079b8:	77fb      	strb	r3, [r7, #31]
 80079ba:	e007      	b.n	80079cc <UART_SetConfig+0x458>
 80079bc:	2308      	movs	r3, #8
 80079be:	77fb      	strb	r3, [r7, #31]
 80079c0:	e004      	b.n	80079cc <UART_SetConfig+0x458>
 80079c2:	2310      	movs	r3, #16
 80079c4:	77fb      	strb	r3, [r7, #31]
 80079c6:	e001      	b.n	80079cc <UART_SetConfig+0x458>
 80079c8:	2310      	movs	r3, #16
 80079ca:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	69db      	ldr	r3, [r3, #28]
 80079d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079d4:	d15c      	bne.n	8007a90 <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 80079d6:	7ffb      	ldrb	r3, [r7, #31]
 80079d8:	2b08      	cmp	r3, #8
 80079da:	d828      	bhi.n	8007a2e <UART_SetConfig+0x4ba>
 80079dc:	a201      	add	r2, pc, #4	; (adr r2, 80079e4 <UART_SetConfig+0x470>)
 80079de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e2:	bf00      	nop
 80079e4:	08007a09 	.word	0x08007a09
 80079e8:	08007a11 	.word	0x08007a11
 80079ec:	08007a19 	.word	0x08007a19
 80079f0:	08007a2f 	.word	0x08007a2f
 80079f4:	08007a1f 	.word	0x08007a1f
 80079f8:	08007a2f 	.word	0x08007a2f
 80079fc:	08007a2f 	.word	0x08007a2f
 8007a00:	08007a2f 	.word	0x08007a2f
 8007a04:	08007a27 	.word	0x08007a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a08:	f7fb ffec 	bl	80039e4 <HAL_RCC_GetPCLK1Freq>
 8007a0c:	61b8      	str	r0, [r7, #24]
        break;
 8007a0e:	e013      	b.n	8007a38 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a10:	f7fb fffc 	bl	8003a0c <HAL_RCC_GetPCLK2Freq>
 8007a14:	61b8      	str	r0, [r7, #24]
        break;
 8007a16:	e00f      	b.n	8007a38 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a18:	4b2f      	ldr	r3, [pc, #188]	; (8007ad8 <UART_SetConfig+0x564>)
 8007a1a:	61bb      	str	r3, [r7, #24]
        break;
 8007a1c:	e00c      	b.n	8007a38 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a1e:	f7fb ff0f 	bl	8003840 <HAL_RCC_GetSysClockFreq>
 8007a22:	61b8      	str	r0, [r7, #24]
        break;
 8007a24:	e008      	b.n	8007a38 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a2a:	61bb      	str	r3, [r7, #24]
        break;
 8007a2c:	e004      	b.n	8007a38 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	77bb      	strb	r3, [r7, #30]
        break;
 8007a36:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f000 8082 	beq.w	8007b44 <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	005a      	lsls	r2, r3, #1
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	085b      	lsrs	r3, r3, #1
 8007a4a:	441a      	add	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a54:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	2b0f      	cmp	r3, #15
 8007a5a:	d916      	bls.n	8007a8a <UART_SetConfig+0x516>
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a62:	d212      	bcs.n	8007a8a <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	f023 030f 	bic.w	r3, r3, #15
 8007a6c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	085b      	lsrs	r3, r3, #1
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	f003 0307 	and.w	r3, r3, #7
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	89fb      	ldrh	r3, [r7, #14]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	89fa      	ldrh	r2, [r7, #14]
 8007a86:	60da      	str	r2, [r3, #12]
 8007a88:	e05c      	b.n	8007b44 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	77bb      	strb	r3, [r7, #30]
 8007a8e:	e059      	b.n	8007b44 <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a90:	7ffb      	ldrb	r3, [r7, #31]
 8007a92:	2b08      	cmp	r3, #8
 8007a94:	d835      	bhi.n	8007b02 <UART_SetConfig+0x58e>
 8007a96:	a201      	add	r2, pc, #4	; (adr r2, 8007a9c <UART_SetConfig+0x528>)
 8007a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a9c:	08007add 	.word	0x08007add
 8007aa0:	08007ae5 	.word	0x08007ae5
 8007aa4:	08007aed 	.word	0x08007aed
 8007aa8:	08007b03 	.word	0x08007b03
 8007aac:	08007af3 	.word	0x08007af3
 8007ab0:	08007b03 	.word	0x08007b03
 8007ab4:	08007b03 	.word	0x08007b03
 8007ab8:	08007b03 	.word	0x08007b03
 8007abc:	08007afb 	.word	0x08007afb
 8007ac0:	40004c00 	.word	0x40004c00
 8007ac4:	40023800 	.word	0x40023800
 8007ac8:	40005000 	.word	0x40005000
 8007acc:	40011400 	.word	0x40011400
 8007ad0:	40007800 	.word	0x40007800
 8007ad4:	40007c00 	.word	0x40007c00
 8007ad8:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007adc:	f7fb ff82 	bl	80039e4 <HAL_RCC_GetPCLK1Freq>
 8007ae0:	61b8      	str	r0, [r7, #24]
        break;
 8007ae2:	e013      	b.n	8007b0c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ae4:	f7fb ff92 	bl	8003a0c <HAL_RCC_GetPCLK2Freq>
 8007ae8:	61b8      	str	r0, [r7, #24]
        break;
 8007aea:	e00f      	b.n	8007b0c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aec:	4b1b      	ldr	r3, [pc, #108]	; (8007b5c <UART_SetConfig+0x5e8>)
 8007aee:	61bb      	str	r3, [r7, #24]
        break;
 8007af0:	e00c      	b.n	8007b0c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007af2:	f7fb fea5 	bl	8003840 <HAL_RCC_GetSysClockFreq>
 8007af6:	61b8      	str	r0, [r7, #24]
        break;
 8007af8:	e008      	b.n	8007b0c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007afe:	61bb      	str	r3, [r7, #24]
        break;
 8007b00:	e004      	b.n	8007b0c <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	77bb      	strb	r3, [r7, #30]
        break;
 8007b0a:	bf00      	nop
    }

    if (pclk != 0U)
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d018      	beq.n	8007b44 <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	085a      	lsrs	r2, r3, #1
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	441a      	add	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b24:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	2b0f      	cmp	r3, #15
 8007b2a:	d909      	bls.n	8007b40 <UART_SetConfig+0x5cc>
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b32:	d205      	bcs.n	8007b40 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	60da      	str	r2, [r3, #12]
 8007b3e:	e001      	b.n	8007b44 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007b50:	7fbb      	ldrb	r3, [r7, #30]
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3720      	adds	r7, #32
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	00f42400 	.word	0x00f42400

08007b60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6c:	2bff      	cmp	r3, #255	; 0xff
 8007b6e:	d904      	bls.n	8007b7a <UART_AdvFeatureConfig+0x1a>
 8007b70:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8007b74:	488e      	ldr	r0, [pc, #568]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007b76:	f7f9 fdbe 	bl	80016f6 <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7e:	f003 0301 	and.w	r3, r3, #1
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d018      	beq.n	8007bb8 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d009      	beq.n	8007ba2 <UART_AdvFeatureConfig+0x42>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b96:	d004      	beq.n	8007ba2 <UART_AdvFeatureConfig+0x42>
 8007b98:	f640 31eb 	movw	r1, #3051	; 0xbeb
 8007b9c:	4884      	ldr	r0, [pc, #528]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007b9e:	f7f9 fdaa 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbc:	f003 0302 	and.w	r3, r3, #2
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d018      	beq.n	8007bf6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d009      	beq.n	8007be0 <UART_AdvFeatureConfig+0x80>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bd4:	d004      	beq.n	8007be0 <UART_AdvFeatureConfig+0x80>
 8007bd6:	f640 31f2 	movw	r1, #3058	; 0xbf2
 8007bda:	4875      	ldr	r0, [pc, #468]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007bdc:	f7f9 fd8b 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfa:	f003 0304 	and.w	r3, r3, #4
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d018      	beq.n	8007c34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d009      	beq.n	8007c1e <UART_AdvFeatureConfig+0xbe>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c0e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007c12:	d004      	beq.n	8007c1e <UART_AdvFeatureConfig+0xbe>
 8007c14:	f640 31f9 	movw	r1, #3065	; 0xbf9
 8007c18:	4865      	ldr	r0, [pc, #404]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007c1a:	f7f9 fd6c 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	430a      	orrs	r2, r1
 8007c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c38:	f003 0308 	and.w	r3, r3, #8
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d018      	beq.n	8007c72 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d009      	beq.n	8007c5c <UART_AdvFeatureConfig+0xfc>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c50:	d004      	beq.n	8007c5c <UART_AdvFeatureConfig+0xfc>
 8007c52:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8007c56:	4856      	ldr	r0, [pc, #344]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007c58:	f7f9 fd4d 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	430a      	orrs	r2, r1
 8007c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c76:	f003 0310 	and.w	r3, r3, #16
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d018      	beq.n	8007cb0 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d009      	beq.n	8007c9a <UART_AdvFeatureConfig+0x13a>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c8e:	d004      	beq.n	8007c9a <UART_AdvFeatureConfig+0x13a>
 8007c90:	f640 4107 	movw	r1, #3079	; 0xc07
 8007c94:	4846      	ldr	r0, [pc, #280]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007c96:	f7f9 fd2e 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	430a      	orrs	r2, r1
 8007cae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb4:	f003 0320 	and.w	r3, r3, #32
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d018      	beq.n	8007cee <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d009      	beq.n	8007cd8 <UART_AdvFeatureConfig+0x178>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ccc:	d004      	beq.n	8007cd8 <UART_AdvFeatureConfig+0x178>
 8007cce:	f640 410e 	movw	r1, #3086	; 0xc0e
 8007cd2:	4837      	ldr	r0, [pc, #220]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007cd4:	f7f9 fd0f 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	430a      	orrs	r2, r1
 8007cec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d064      	beq.n	8007dc4 <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a2d      	ldr	r2, [pc, #180]	; (8007db4 <UART_AdvFeatureConfig+0x254>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d013      	beq.n	8007d2c <UART_AdvFeatureConfig+0x1cc>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a2b      	ldr	r2, [pc, #172]	; (8007db8 <UART_AdvFeatureConfig+0x258>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d00e      	beq.n	8007d2c <UART_AdvFeatureConfig+0x1cc>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a2a      	ldr	r2, [pc, #168]	; (8007dbc <UART_AdvFeatureConfig+0x25c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d009      	beq.n	8007d2c <UART_AdvFeatureConfig+0x1cc>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a28      	ldr	r2, [pc, #160]	; (8007dc0 <UART_AdvFeatureConfig+0x260>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d004      	beq.n	8007d2c <UART_AdvFeatureConfig+0x1cc>
 8007d22:	f640 4115 	movw	r1, #3093	; 0xc15
 8007d26:	4822      	ldr	r0, [pc, #136]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007d28:	f7f9 fce5 	bl	80016f6 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d009      	beq.n	8007d48 <UART_AdvFeatureConfig+0x1e8>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d3c:	d004      	beq.n	8007d48 <UART_AdvFeatureConfig+0x1e8>
 8007d3e:	f640 4116 	movw	r1, #3094	; 0xc16
 8007d42:	481b      	ldr	r0, [pc, #108]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007d44:	f7f9 fcd7 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d66:	d12d      	bne.n	8007dc4 <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d013      	beq.n	8007d98 <UART_AdvFeatureConfig+0x238>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007d78:	d00e      	beq.n	8007d98 <UART_AdvFeatureConfig+0x238>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d82:	d009      	beq.n	8007d98 <UART_AdvFeatureConfig+0x238>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d88:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007d8c:	d004      	beq.n	8007d98 <UART_AdvFeatureConfig+0x238>
 8007d8e:	f640 411b 	movw	r1, #3099	; 0xc1b
 8007d92:	4807      	ldr	r0, [pc, #28]	; (8007db0 <UART_AdvFeatureConfig+0x250>)
 8007d94:	f7f9 fcaf 	bl	80016f6 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	430a      	orrs	r2, r1
 8007dac:	605a      	str	r2, [r3, #4]
 8007dae:	e009      	b.n	8007dc4 <UART_AdvFeatureConfig+0x264>
 8007db0:	0800d118 	.word	0x0800d118
 8007db4:	40011000 	.word	0x40011000
 8007db8:	40004400 	.word	0x40004400
 8007dbc:	40004800 	.word	0x40004800
 8007dc0:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d018      	beq.n	8007e02 <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d009      	beq.n	8007dec <UART_AdvFeatureConfig+0x28c>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ddc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007de0:	d004      	beq.n	8007dec <UART_AdvFeatureConfig+0x28c>
 8007de2:	f640 4123 	movw	r1, #3107	; 0xc23
 8007de6:	4809      	ldr	r0, [pc, #36]	; (8007e0c <UART_AdvFeatureConfig+0x2ac>)
 8007de8:	f7f9 fc85 	bl	80016f6 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	605a      	str	r2, [r3, #4]
  }
}
 8007e02:	bf00      	nop
 8007e04:	3708      	adds	r7, #8
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	0800d118 	.word	0x0800d118

08007e10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af02      	add	r7, sp, #8
 8007e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007e20:	f7f9 fffe 	bl	8001e20 <HAL_GetTick>
 8007e24:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0308 	and.w	r3, r3, #8
 8007e30:	2b08      	cmp	r3, #8
 8007e32:	d10e      	bne.n	8007e52 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f000 f81b 	bl	8007e7e <UART_WaitOnFlagUntilTimeout>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d001      	beq.n	8007e52 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e4e:	2303      	movs	r3, #3
 8007e50:	e011      	b.n	8007e76 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2220      	movs	r2, #32
 8007e56:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3710      	adds	r7, #16
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b09c      	sub	sp, #112	; 0x70
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	60f8      	str	r0, [r7, #12]
 8007e86:	60b9      	str	r1, [r7, #8]
 8007e88:	603b      	str	r3, [r7, #0]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e8e:	e0a7      	b.n	8007fe0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e96:	f000 80a3 	beq.w	8007fe0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e9a:	f7f9 ffc1 	bl	8001e20 <HAL_GetTick>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d302      	bcc.n	8007eb0 <UART_WaitOnFlagUntilTimeout+0x32>
 8007eaa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d13f      	bne.n	8007f30 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007eb8:	e853 3f00 	ldrex	r3, [r3]
 8007ebc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007ebe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ec0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ec4:	667b      	str	r3, [r7, #100]	; 0x64
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ece:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ed0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ed4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007edc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1e6      	bne.n	8007eb0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	3308      	adds	r3, #8
 8007ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eec:	e853 3f00 	ldrex	r3, [r3]
 8007ef0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef4:	f023 0301 	bic.w	r3, r3, #1
 8007ef8:	663b      	str	r3, [r7, #96]	; 0x60
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	3308      	adds	r3, #8
 8007f00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007f02:	64ba      	str	r2, [r7, #72]	; 0x48
 8007f04:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f06:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007f08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f0a:	e841 2300 	strex	r3, r2, [r1]
 8007f0e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007f10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d1e5      	bne.n	8007ee2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2220      	movs	r2, #32
 8007f1a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e068      	b.n	8008002 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f003 0304 	and.w	r3, r3, #4
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d050      	beq.n	8007fe0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	69db      	ldr	r3, [r3, #28]
 8007f44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f4c:	d148      	bne.n	8007fe0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f56:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f60:	e853 3f00 	ldrex	r3, [r3]
 8007f64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	461a      	mov	r2, r3
 8007f74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f76:	637b      	str	r3, [r7, #52]	; 0x34
 8007f78:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f7e:	e841 2300 	strex	r3, r2, [r1]
 8007f82:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d1e6      	bne.n	8007f58 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	3308      	adds	r3, #8
 8007f90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	e853 3f00 	ldrex	r3, [r3]
 8007f98:	613b      	str	r3, [r7, #16]
   return(result);
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	f023 0301 	bic.w	r3, r3, #1
 8007fa0:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3308      	adds	r3, #8
 8007fa8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007faa:	623a      	str	r2, [r7, #32]
 8007fac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fae:	69f9      	ldr	r1, [r7, #28]
 8007fb0:	6a3a      	ldr	r2, [r7, #32]
 8007fb2:	e841 2300 	strex	r3, r2, [r1]
 8007fb6:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d1e5      	bne.n	8007f8a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2220      	movs	r2, #32
 8007fc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007fdc:	2303      	movs	r3, #3
 8007fde:	e010      	b.n	8008002 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	69da      	ldr	r2, [r3, #28]
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	4013      	ands	r3, r2
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	bf0c      	ite	eq
 8007ff0:	2301      	moveq	r3, #1
 8007ff2:	2300      	movne	r3, #0
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	79fb      	ldrb	r3, [r7, #7]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	f43f af48 	beq.w	8007e90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3770      	adds	r7, #112	; 0x70
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
	...

0800800c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800800c:	b480      	push	{r7}
 800800e:	b097      	sub	sp, #92	; 0x5c
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	4613      	mov	r3, r2
 8008018:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	68ba      	ldr	r2, [r7, #8]
 800801e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	88fa      	ldrh	r2, [r7, #6]
 8008024:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	88fa      	ldrh	r2, [r7, #6]
 800802c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800803e:	d10e      	bne.n	800805e <UART_Start_Receive_IT+0x52>
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d105      	bne.n	8008054 <UART_Start_Receive_IT+0x48>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800804e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008052:	e02d      	b.n	80080b0 <UART_Start_Receive_IT+0xa4>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	22ff      	movs	r2, #255	; 0xff
 8008058:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800805c:	e028      	b.n	80080b0 <UART_Start_Receive_IT+0xa4>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d10d      	bne.n	8008082 <UART_Start_Receive_IT+0x76>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d104      	bne.n	8008078 <UART_Start_Receive_IT+0x6c>
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	22ff      	movs	r2, #255	; 0xff
 8008072:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008076:	e01b      	b.n	80080b0 <UART_Start_Receive_IT+0xa4>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	227f      	movs	r2, #127	; 0x7f
 800807c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008080:	e016      	b.n	80080b0 <UART_Start_Receive_IT+0xa4>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800808a:	d10d      	bne.n	80080a8 <UART_Start_Receive_IT+0x9c>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d104      	bne.n	800809e <UART_Start_Receive_IT+0x92>
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	227f      	movs	r2, #127	; 0x7f
 8008098:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800809c:	e008      	b.n	80080b0 <UART_Start_Receive_IT+0xa4>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	223f      	movs	r2, #63	; 0x3f
 80080a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080a6:	e003      	b.n	80080b0 <UART_Start_Receive_IT+0xa4>
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2222      	movs	r2, #34	; 0x22
 80080bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	3308      	adds	r3, #8
 80080c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ca:	e853 3f00 	ldrex	r3, [r3]
 80080ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d2:	f043 0301 	orr.w	r3, r3, #1
 80080d6:	657b      	str	r3, [r7, #84]	; 0x54
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	3308      	adds	r3, #8
 80080de:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80080e0:	64ba      	str	r2, [r7, #72]	; 0x48
 80080e2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80080e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080e8:	e841 2300 	strex	r3, r2, [r1]
 80080ec:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80080ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1e5      	bne.n	80080c0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080fc:	d107      	bne.n	800810e <UART_Start_Receive_IT+0x102>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d103      	bne.n	800810e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	4a21      	ldr	r2, [pc, #132]	; (8008190 <UART_Start_Receive_IT+0x184>)
 800810a:	669a      	str	r2, [r3, #104]	; 0x68
 800810c:	e002      	b.n	8008114 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	4a20      	ldr	r2, [pc, #128]	; (8008194 <UART_Start_Receive_IT+0x188>)
 8008112:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d019      	beq.n	8008150 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008124:	e853 3f00 	ldrex	r3, [r3]
 8008128:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800812a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008130:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800813a:	637b      	str	r3, [r7, #52]	; 0x34
 800813c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008140:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008142:	e841 2300 	strex	r3, r2, [r1]
 8008146:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1e6      	bne.n	800811c <UART_Start_Receive_IT+0x110>
 800814e:	e018      	b.n	8008182 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	e853 3f00 	ldrex	r3, [r3]
 800815c:	613b      	str	r3, [r7, #16]
   return(result);
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	f043 0320 	orr.w	r3, r3, #32
 8008164:	653b      	str	r3, [r7, #80]	; 0x50
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	461a      	mov	r2, r3
 800816c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800816e:	623b      	str	r3, [r7, #32]
 8008170:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008172:	69f9      	ldr	r1, [r7, #28]
 8008174:	6a3a      	ldr	r2, [r7, #32]
 8008176:	e841 2300 	strex	r3, r2, [r1]
 800817a:	61bb      	str	r3, [r7, #24]
   return(result);
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1e6      	bne.n	8008150 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	375c      	adds	r7, #92	; 0x5c
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr
 8008190:	08008447 	.word	0x08008447
 8008194:	080082e1 	.word	0x080082e1

08008198 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008198:	b480      	push	{r7}
 800819a:	b095      	sub	sp, #84	; 0x54
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081a8:	e853 3f00 	ldrex	r3, [r3]
 80081ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80081ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	461a      	mov	r2, r3
 80081bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081be:	643b      	str	r3, [r7, #64]	; 0x40
 80081c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80081c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80081c6:	e841 2300 	strex	r3, r2, [r1]
 80081ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1e6      	bne.n	80081a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	3308      	adds	r3, #8
 80081d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081da:	6a3b      	ldr	r3, [r7, #32]
 80081dc:	e853 3f00 	ldrex	r3, [r3]
 80081e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	f023 0301 	bic.w	r3, r3, #1
 80081e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	3308      	adds	r3, #8
 80081f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80081f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80081f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081fa:	e841 2300 	strex	r3, r2, [r1]
 80081fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1e5      	bne.n	80081d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800820a:	2b01      	cmp	r3, #1
 800820c:	d118      	bne.n	8008240 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	e853 3f00 	ldrex	r3, [r3]
 800821a:	60bb      	str	r3, [r7, #8]
   return(result);
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	f023 0310 	bic.w	r3, r3, #16
 8008222:	647b      	str	r3, [r7, #68]	; 0x44
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	461a      	mov	r2, r3
 800822a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800822c:	61bb      	str	r3, [r7, #24]
 800822e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008230:	6979      	ldr	r1, [r7, #20]
 8008232:	69ba      	ldr	r2, [r7, #24]
 8008234:	e841 2300 	strex	r3, r2, [r1]
 8008238:	613b      	str	r3, [r7, #16]
   return(result);
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1e6      	bne.n	800820e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2220      	movs	r2, #32
 8008244:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008254:	bf00      	nop
 8008256:	3754      	adds	r7, #84	; 0x54
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800826c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2200      	movs	r2, #0
 800827a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	f7ff f962 	bl	8007548 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008284:	bf00      	nop
 8008286:	3710      	adds	r7, #16
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b088      	sub	sp, #32
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	e853 3f00 	ldrex	r3, [r3]
 80082a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082a8:	61fb      	str	r3, [r7, #28]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	461a      	mov	r2, r3
 80082b0:	69fb      	ldr	r3, [r7, #28]
 80082b2:	61bb      	str	r3, [r7, #24]
 80082b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b6:	6979      	ldr	r1, [r7, #20]
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	e841 2300 	strex	r3, r2, [r1]
 80082be:	613b      	str	r3, [r7, #16]
   return(result);
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1e6      	bne.n	8008294 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2220      	movs	r2, #32
 80082ca:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f7ff f92e 	bl	8007534 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082d8:	bf00      	nop
 80082da:	3720      	adds	r7, #32
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b096      	sub	sp, #88	; 0x58
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80082ee:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082f8:	2b22      	cmp	r3, #34	; 0x22
 80082fa:	f040 8098 	bne.w	800842e <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008304:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008308:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800830c:	b2d9      	uxtb	r1, r3
 800830e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008312:	b2da      	uxtb	r2, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008318:	400a      	ands	r2, r1
 800831a:	b2d2      	uxtb	r2, r2
 800831c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008322:	1c5a      	adds	r2, r3, #1
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800832e:	b29b      	uxth	r3, r3
 8008330:	3b01      	subs	r3, #1
 8008332:	b29a      	uxth	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008340:	b29b      	uxth	r3, r3
 8008342:	2b00      	cmp	r3, #0
 8008344:	d17b      	bne.n	800843e <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800834e:	e853 3f00 	ldrex	r3, [r3]
 8008352:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008356:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800835a:	653b      	str	r3, [r7, #80]	; 0x50
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	461a      	mov	r2, r3
 8008362:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008364:	647b      	str	r3, [r7, #68]	; 0x44
 8008366:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008368:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800836a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800836c:	e841 2300 	strex	r3, r2, [r1]
 8008370:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1e6      	bne.n	8008346 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	3308      	adds	r3, #8
 800837e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008382:	e853 3f00 	ldrex	r3, [r3]
 8008386:	623b      	str	r3, [r7, #32]
   return(result);
 8008388:	6a3b      	ldr	r3, [r7, #32]
 800838a:	f023 0301 	bic.w	r3, r3, #1
 800838e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3308      	adds	r3, #8
 8008396:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008398:	633a      	str	r2, [r7, #48]	; 0x30
 800839a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800839e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083a0:	e841 2300 	strex	r3, r2, [r1]
 80083a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80083a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1e5      	bne.n	8008378 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2220      	movs	r2, #32
 80083b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d12e      	bne.n	8008426 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	e853 3f00 	ldrex	r3, [r3]
 80083da:	60fb      	str	r3, [r7, #12]
   return(result);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f023 0310 	bic.w	r3, r3, #16
 80083e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	461a      	mov	r2, r3
 80083ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083ec:	61fb      	str	r3, [r7, #28]
 80083ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f0:	69b9      	ldr	r1, [r7, #24]
 80083f2:	69fa      	ldr	r2, [r7, #28]
 80083f4:	e841 2300 	strex	r3, r2, [r1]
 80083f8:	617b      	str	r3, [r7, #20]
   return(result);
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1e6      	bne.n	80083ce <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	69db      	ldr	r3, [r3, #28]
 8008406:	f003 0310 	and.w	r3, r3, #16
 800840a:	2b10      	cmp	r3, #16
 800840c:	d103      	bne.n	8008416 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2210      	movs	r2, #16
 8008414:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800841c:	4619      	mov	r1, r3
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f7ff f89c 	bl	800755c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008424:	e00b      	b.n	800843e <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7f9 f8e4 	bl	80015f4 <HAL_UART_RxCpltCallback>
}
 800842c:	e007      	b.n	800843e <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	699a      	ldr	r2, [r3, #24]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f042 0208 	orr.w	r2, r2, #8
 800843c:	619a      	str	r2, [r3, #24]
}
 800843e:	bf00      	nop
 8008440:	3758      	adds	r7, #88	; 0x58
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008446:	b580      	push	{r7, lr}
 8008448:	b096      	sub	sp, #88	; 0x58
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008454:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800845e:	2b22      	cmp	r3, #34	; 0x22
 8008460:	f040 8098 	bne.w	8008594 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008472:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008474:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008478:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800847c:	4013      	ands	r3, r2
 800847e:	b29a      	uxth	r2, r3
 8008480:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008482:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008488:	1c9a      	adds	r2, r3, #2
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008494:	b29b      	uxth	r3, r3
 8008496:	3b01      	subs	r3, #1
 8008498:	b29a      	uxth	r2, r3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d17b      	bne.n	80085a4 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80084ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	461a      	mov	r2, r3
 80084c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084ca:	643b      	str	r3, [r7, #64]	; 0x40
 80084cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80084d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80084d2:	e841 2300 	strex	r3, r2, [r1]
 80084d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80084d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1e6      	bne.n	80084ac <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	3308      	adds	r3, #8
 80084e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e6:	6a3b      	ldr	r3, [r7, #32]
 80084e8:	e853 3f00 	ldrex	r3, [r3]
 80084ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	f023 0301 	bic.w	r3, r3, #1
 80084f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3308      	adds	r3, #8
 80084fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008500:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008502:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008504:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008506:	e841 2300 	strex	r3, r2, [r1]
 800850a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800850c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1e5      	bne.n	80084de <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2220      	movs	r2, #32
 8008516:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800852a:	2b01      	cmp	r3, #1
 800852c:	d12e      	bne.n	800858c <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	e853 3f00 	ldrex	r3, [r3]
 8008540:	60bb      	str	r3, [r7, #8]
   return(result);
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	f023 0310 	bic.w	r3, r3, #16
 8008548:	647b      	str	r3, [r7, #68]	; 0x44
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	461a      	mov	r2, r3
 8008550:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008552:	61bb      	str	r3, [r7, #24]
 8008554:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008556:	6979      	ldr	r1, [r7, #20]
 8008558:	69ba      	ldr	r2, [r7, #24]
 800855a:	e841 2300 	strex	r3, r2, [r1]
 800855e:	613b      	str	r3, [r7, #16]
   return(result);
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1e6      	bne.n	8008534 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69db      	ldr	r3, [r3, #28]
 800856c:	f003 0310 	and.w	r3, r3, #16
 8008570:	2b10      	cmp	r3, #16
 8008572:	d103      	bne.n	800857c <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	2210      	movs	r2, #16
 800857a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008582:	4619      	mov	r1, r3
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f7fe ffe9 	bl	800755c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800858a:	e00b      	b.n	80085a4 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f7f9 f831 	bl	80015f4 <HAL_UART_RxCpltCallback>
}
 8008592:	e007      	b.n	80085a4 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	699a      	ldr	r2, [r3, #24]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f042 0208 	orr.w	r2, r2, #8
 80085a2:	619a      	str	r2, [r3, #24]
}
 80085a4:	bf00      	nop
 80085a6:	3758      	adds	r7, #88	; 0x58
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <__errno>:
 80085ac:	4b01      	ldr	r3, [pc, #4]	; (80085b4 <__errno+0x8>)
 80085ae:	6818      	ldr	r0, [r3, #0]
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop
 80085b4:	2000000c 	.word	0x2000000c

080085b8 <__libc_init_array>:
 80085b8:	b570      	push	{r4, r5, r6, lr}
 80085ba:	4d0d      	ldr	r5, [pc, #52]	; (80085f0 <__libc_init_array+0x38>)
 80085bc:	4c0d      	ldr	r4, [pc, #52]	; (80085f4 <__libc_init_array+0x3c>)
 80085be:	1b64      	subs	r4, r4, r5
 80085c0:	10a4      	asrs	r4, r4, #2
 80085c2:	2600      	movs	r6, #0
 80085c4:	42a6      	cmp	r6, r4
 80085c6:	d109      	bne.n	80085dc <__libc_init_array+0x24>
 80085c8:	4d0b      	ldr	r5, [pc, #44]	; (80085f8 <__libc_init_array+0x40>)
 80085ca:	4c0c      	ldr	r4, [pc, #48]	; (80085fc <__libc_init_array+0x44>)
 80085cc:	f004 fc90 	bl	800cef0 <_init>
 80085d0:	1b64      	subs	r4, r4, r5
 80085d2:	10a4      	asrs	r4, r4, #2
 80085d4:	2600      	movs	r6, #0
 80085d6:	42a6      	cmp	r6, r4
 80085d8:	d105      	bne.n	80085e6 <__libc_init_array+0x2e>
 80085da:	bd70      	pop	{r4, r5, r6, pc}
 80085dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80085e0:	4798      	blx	r3
 80085e2:	3601      	adds	r6, #1
 80085e4:	e7ee      	b.n	80085c4 <__libc_init_array+0xc>
 80085e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ea:	4798      	blx	r3
 80085ec:	3601      	adds	r6, #1
 80085ee:	e7f2      	b.n	80085d6 <__libc_init_array+0x1e>
 80085f0:	0800d61c 	.word	0x0800d61c
 80085f4:	0800d61c 	.word	0x0800d61c
 80085f8:	0800d61c 	.word	0x0800d61c
 80085fc:	0800d620 	.word	0x0800d620

08008600 <memcpy>:
 8008600:	440a      	add	r2, r1
 8008602:	4291      	cmp	r1, r2
 8008604:	f100 33ff 	add.w	r3, r0, #4294967295
 8008608:	d100      	bne.n	800860c <memcpy+0xc>
 800860a:	4770      	bx	lr
 800860c:	b510      	push	{r4, lr}
 800860e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008612:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008616:	4291      	cmp	r1, r2
 8008618:	d1f9      	bne.n	800860e <memcpy+0xe>
 800861a:	bd10      	pop	{r4, pc}

0800861c <memset>:
 800861c:	4402      	add	r2, r0
 800861e:	4603      	mov	r3, r0
 8008620:	4293      	cmp	r3, r2
 8008622:	d100      	bne.n	8008626 <memset+0xa>
 8008624:	4770      	bx	lr
 8008626:	f803 1b01 	strb.w	r1, [r3], #1
 800862a:	e7f9      	b.n	8008620 <memset+0x4>

0800862c <__cvt>:
 800862c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008630:	ec55 4b10 	vmov	r4, r5, d0
 8008634:	2d00      	cmp	r5, #0
 8008636:	460e      	mov	r6, r1
 8008638:	4619      	mov	r1, r3
 800863a:	462b      	mov	r3, r5
 800863c:	bfbb      	ittet	lt
 800863e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008642:	461d      	movlt	r5, r3
 8008644:	2300      	movge	r3, #0
 8008646:	232d      	movlt	r3, #45	; 0x2d
 8008648:	700b      	strb	r3, [r1, #0]
 800864a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800864c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008650:	4691      	mov	r9, r2
 8008652:	f023 0820 	bic.w	r8, r3, #32
 8008656:	bfbc      	itt	lt
 8008658:	4622      	movlt	r2, r4
 800865a:	4614      	movlt	r4, r2
 800865c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008660:	d005      	beq.n	800866e <__cvt+0x42>
 8008662:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008666:	d100      	bne.n	800866a <__cvt+0x3e>
 8008668:	3601      	adds	r6, #1
 800866a:	2102      	movs	r1, #2
 800866c:	e000      	b.n	8008670 <__cvt+0x44>
 800866e:	2103      	movs	r1, #3
 8008670:	ab03      	add	r3, sp, #12
 8008672:	9301      	str	r3, [sp, #4]
 8008674:	ab02      	add	r3, sp, #8
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	ec45 4b10 	vmov	d0, r4, r5
 800867c:	4653      	mov	r3, sl
 800867e:	4632      	mov	r2, r6
 8008680:	f001 fdae 	bl	800a1e0 <_dtoa_r>
 8008684:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008688:	4607      	mov	r7, r0
 800868a:	d102      	bne.n	8008692 <__cvt+0x66>
 800868c:	f019 0f01 	tst.w	r9, #1
 8008690:	d022      	beq.n	80086d8 <__cvt+0xac>
 8008692:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008696:	eb07 0906 	add.w	r9, r7, r6
 800869a:	d110      	bne.n	80086be <__cvt+0x92>
 800869c:	783b      	ldrb	r3, [r7, #0]
 800869e:	2b30      	cmp	r3, #48	; 0x30
 80086a0:	d10a      	bne.n	80086b8 <__cvt+0x8c>
 80086a2:	2200      	movs	r2, #0
 80086a4:	2300      	movs	r3, #0
 80086a6:	4620      	mov	r0, r4
 80086a8:	4629      	mov	r1, r5
 80086aa:	f7f8 fa2d 	bl	8000b08 <__aeabi_dcmpeq>
 80086ae:	b918      	cbnz	r0, 80086b8 <__cvt+0x8c>
 80086b0:	f1c6 0601 	rsb	r6, r6, #1
 80086b4:	f8ca 6000 	str.w	r6, [sl]
 80086b8:	f8da 3000 	ldr.w	r3, [sl]
 80086bc:	4499      	add	r9, r3
 80086be:	2200      	movs	r2, #0
 80086c0:	2300      	movs	r3, #0
 80086c2:	4620      	mov	r0, r4
 80086c4:	4629      	mov	r1, r5
 80086c6:	f7f8 fa1f 	bl	8000b08 <__aeabi_dcmpeq>
 80086ca:	b108      	cbz	r0, 80086d0 <__cvt+0xa4>
 80086cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80086d0:	2230      	movs	r2, #48	; 0x30
 80086d2:	9b03      	ldr	r3, [sp, #12]
 80086d4:	454b      	cmp	r3, r9
 80086d6:	d307      	bcc.n	80086e8 <__cvt+0xbc>
 80086d8:	9b03      	ldr	r3, [sp, #12]
 80086da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086dc:	1bdb      	subs	r3, r3, r7
 80086de:	4638      	mov	r0, r7
 80086e0:	6013      	str	r3, [r2, #0]
 80086e2:	b004      	add	sp, #16
 80086e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086e8:	1c59      	adds	r1, r3, #1
 80086ea:	9103      	str	r1, [sp, #12]
 80086ec:	701a      	strb	r2, [r3, #0]
 80086ee:	e7f0      	b.n	80086d2 <__cvt+0xa6>

080086f0 <__exponent>:
 80086f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086f2:	4603      	mov	r3, r0
 80086f4:	2900      	cmp	r1, #0
 80086f6:	bfb8      	it	lt
 80086f8:	4249      	neglt	r1, r1
 80086fa:	f803 2b02 	strb.w	r2, [r3], #2
 80086fe:	bfb4      	ite	lt
 8008700:	222d      	movlt	r2, #45	; 0x2d
 8008702:	222b      	movge	r2, #43	; 0x2b
 8008704:	2909      	cmp	r1, #9
 8008706:	7042      	strb	r2, [r0, #1]
 8008708:	dd2a      	ble.n	8008760 <__exponent+0x70>
 800870a:	f10d 0407 	add.w	r4, sp, #7
 800870e:	46a4      	mov	ip, r4
 8008710:	270a      	movs	r7, #10
 8008712:	46a6      	mov	lr, r4
 8008714:	460a      	mov	r2, r1
 8008716:	fb91 f6f7 	sdiv	r6, r1, r7
 800871a:	fb07 1516 	mls	r5, r7, r6, r1
 800871e:	3530      	adds	r5, #48	; 0x30
 8008720:	2a63      	cmp	r2, #99	; 0x63
 8008722:	f104 34ff 	add.w	r4, r4, #4294967295
 8008726:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800872a:	4631      	mov	r1, r6
 800872c:	dcf1      	bgt.n	8008712 <__exponent+0x22>
 800872e:	3130      	adds	r1, #48	; 0x30
 8008730:	f1ae 0502 	sub.w	r5, lr, #2
 8008734:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008738:	1c44      	adds	r4, r0, #1
 800873a:	4629      	mov	r1, r5
 800873c:	4561      	cmp	r1, ip
 800873e:	d30a      	bcc.n	8008756 <__exponent+0x66>
 8008740:	f10d 0209 	add.w	r2, sp, #9
 8008744:	eba2 020e 	sub.w	r2, r2, lr
 8008748:	4565      	cmp	r5, ip
 800874a:	bf88      	it	hi
 800874c:	2200      	movhi	r2, #0
 800874e:	4413      	add	r3, r2
 8008750:	1a18      	subs	r0, r3, r0
 8008752:	b003      	add	sp, #12
 8008754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008756:	f811 2b01 	ldrb.w	r2, [r1], #1
 800875a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800875e:	e7ed      	b.n	800873c <__exponent+0x4c>
 8008760:	2330      	movs	r3, #48	; 0x30
 8008762:	3130      	adds	r1, #48	; 0x30
 8008764:	7083      	strb	r3, [r0, #2]
 8008766:	70c1      	strb	r1, [r0, #3]
 8008768:	1d03      	adds	r3, r0, #4
 800876a:	e7f1      	b.n	8008750 <__exponent+0x60>

0800876c <_printf_float>:
 800876c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008770:	ed2d 8b02 	vpush	{d8}
 8008774:	b08d      	sub	sp, #52	; 0x34
 8008776:	460c      	mov	r4, r1
 8008778:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800877c:	4616      	mov	r6, r2
 800877e:	461f      	mov	r7, r3
 8008780:	4605      	mov	r5, r0
 8008782:	f002 fe8b 	bl	800b49c <_localeconv_r>
 8008786:	f8d0 a000 	ldr.w	sl, [r0]
 800878a:	4650      	mov	r0, sl
 800878c:	f7f7 fd40 	bl	8000210 <strlen>
 8008790:	2300      	movs	r3, #0
 8008792:	930a      	str	r3, [sp, #40]	; 0x28
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	9305      	str	r3, [sp, #20]
 8008798:	f8d8 3000 	ldr.w	r3, [r8]
 800879c:	f894 b018 	ldrb.w	fp, [r4, #24]
 80087a0:	3307      	adds	r3, #7
 80087a2:	f023 0307 	bic.w	r3, r3, #7
 80087a6:	f103 0208 	add.w	r2, r3, #8
 80087aa:	f8c8 2000 	str.w	r2, [r8]
 80087ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80087b6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80087ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80087be:	9307      	str	r3, [sp, #28]
 80087c0:	f8cd 8018 	str.w	r8, [sp, #24]
 80087c4:	ee08 0a10 	vmov	s16, r0
 80087c8:	4b9f      	ldr	r3, [pc, #636]	; (8008a48 <_printf_float+0x2dc>)
 80087ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087ce:	f04f 32ff 	mov.w	r2, #4294967295
 80087d2:	f7f8 f9cb 	bl	8000b6c <__aeabi_dcmpun>
 80087d6:	bb88      	cbnz	r0, 800883c <_printf_float+0xd0>
 80087d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087dc:	4b9a      	ldr	r3, [pc, #616]	; (8008a48 <_printf_float+0x2dc>)
 80087de:	f04f 32ff 	mov.w	r2, #4294967295
 80087e2:	f7f8 f9a5 	bl	8000b30 <__aeabi_dcmple>
 80087e6:	bb48      	cbnz	r0, 800883c <_printf_float+0xd0>
 80087e8:	2200      	movs	r2, #0
 80087ea:	2300      	movs	r3, #0
 80087ec:	4640      	mov	r0, r8
 80087ee:	4649      	mov	r1, r9
 80087f0:	f7f8 f994 	bl	8000b1c <__aeabi_dcmplt>
 80087f4:	b110      	cbz	r0, 80087fc <_printf_float+0x90>
 80087f6:	232d      	movs	r3, #45	; 0x2d
 80087f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087fc:	4b93      	ldr	r3, [pc, #588]	; (8008a4c <_printf_float+0x2e0>)
 80087fe:	4894      	ldr	r0, [pc, #592]	; (8008a50 <_printf_float+0x2e4>)
 8008800:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008804:	bf94      	ite	ls
 8008806:	4698      	movls	r8, r3
 8008808:	4680      	movhi	r8, r0
 800880a:	2303      	movs	r3, #3
 800880c:	6123      	str	r3, [r4, #16]
 800880e:	9b05      	ldr	r3, [sp, #20]
 8008810:	f023 0204 	bic.w	r2, r3, #4
 8008814:	6022      	str	r2, [r4, #0]
 8008816:	f04f 0900 	mov.w	r9, #0
 800881a:	9700      	str	r7, [sp, #0]
 800881c:	4633      	mov	r3, r6
 800881e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008820:	4621      	mov	r1, r4
 8008822:	4628      	mov	r0, r5
 8008824:	f000 f9d8 	bl	8008bd8 <_printf_common>
 8008828:	3001      	adds	r0, #1
 800882a:	f040 8090 	bne.w	800894e <_printf_float+0x1e2>
 800882e:	f04f 30ff 	mov.w	r0, #4294967295
 8008832:	b00d      	add	sp, #52	; 0x34
 8008834:	ecbd 8b02 	vpop	{d8}
 8008838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800883c:	4642      	mov	r2, r8
 800883e:	464b      	mov	r3, r9
 8008840:	4640      	mov	r0, r8
 8008842:	4649      	mov	r1, r9
 8008844:	f7f8 f992 	bl	8000b6c <__aeabi_dcmpun>
 8008848:	b140      	cbz	r0, 800885c <_printf_float+0xf0>
 800884a:	464b      	mov	r3, r9
 800884c:	2b00      	cmp	r3, #0
 800884e:	bfbc      	itt	lt
 8008850:	232d      	movlt	r3, #45	; 0x2d
 8008852:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008856:	487f      	ldr	r0, [pc, #508]	; (8008a54 <_printf_float+0x2e8>)
 8008858:	4b7f      	ldr	r3, [pc, #508]	; (8008a58 <_printf_float+0x2ec>)
 800885a:	e7d1      	b.n	8008800 <_printf_float+0x94>
 800885c:	6863      	ldr	r3, [r4, #4]
 800885e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008862:	9206      	str	r2, [sp, #24]
 8008864:	1c5a      	adds	r2, r3, #1
 8008866:	d13f      	bne.n	80088e8 <_printf_float+0x17c>
 8008868:	2306      	movs	r3, #6
 800886a:	6063      	str	r3, [r4, #4]
 800886c:	9b05      	ldr	r3, [sp, #20]
 800886e:	6861      	ldr	r1, [r4, #4]
 8008870:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008874:	2300      	movs	r3, #0
 8008876:	9303      	str	r3, [sp, #12]
 8008878:	ab0a      	add	r3, sp, #40	; 0x28
 800887a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800887e:	ab09      	add	r3, sp, #36	; 0x24
 8008880:	ec49 8b10 	vmov	d0, r8, r9
 8008884:	9300      	str	r3, [sp, #0]
 8008886:	6022      	str	r2, [r4, #0]
 8008888:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800888c:	4628      	mov	r0, r5
 800888e:	f7ff fecd 	bl	800862c <__cvt>
 8008892:	9b06      	ldr	r3, [sp, #24]
 8008894:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008896:	2b47      	cmp	r3, #71	; 0x47
 8008898:	4680      	mov	r8, r0
 800889a:	d108      	bne.n	80088ae <_printf_float+0x142>
 800889c:	1cc8      	adds	r0, r1, #3
 800889e:	db02      	blt.n	80088a6 <_printf_float+0x13a>
 80088a0:	6863      	ldr	r3, [r4, #4]
 80088a2:	4299      	cmp	r1, r3
 80088a4:	dd41      	ble.n	800892a <_printf_float+0x1be>
 80088a6:	f1ab 0b02 	sub.w	fp, fp, #2
 80088aa:	fa5f fb8b 	uxtb.w	fp, fp
 80088ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80088b2:	d820      	bhi.n	80088f6 <_printf_float+0x18a>
 80088b4:	3901      	subs	r1, #1
 80088b6:	465a      	mov	r2, fp
 80088b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80088bc:	9109      	str	r1, [sp, #36]	; 0x24
 80088be:	f7ff ff17 	bl	80086f0 <__exponent>
 80088c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088c4:	1813      	adds	r3, r2, r0
 80088c6:	2a01      	cmp	r2, #1
 80088c8:	4681      	mov	r9, r0
 80088ca:	6123      	str	r3, [r4, #16]
 80088cc:	dc02      	bgt.n	80088d4 <_printf_float+0x168>
 80088ce:	6822      	ldr	r2, [r4, #0]
 80088d0:	07d2      	lsls	r2, r2, #31
 80088d2:	d501      	bpl.n	80088d8 <_printf_float+0x16c>
 80088d4:	3301      	adds	r3, #1
 80088d6:	6123      	str	r3, [r4, #16]
 80088d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d09c      	beq.n	800881a <_printf_float+0xae>
 80088e0:	232d      	movs	r3, #45	; 0x2d
 80088e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088e6:	e798      	b.n	800881a <_printf_float+0xae>
 80088e8:	9a06      	ldr	r2, [sp, #24]
 80088ea:	2a47      	cmp	r2, #71	; 0x47
 80088ec:	d1be      	bne.n	800886c <_printf_float+0x100>
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1bc      	bne.n	800886c <_printf_float+0x100>
 80088f2:	2301      	movs	r3, #1
 80088f4:	e7b9      	b.n	800886a <_printf_float+0xfe>
 80088f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80088fa:	d118      	bne.n	800892e <_printf_float+0x1c2>
 80088fc:	2900      	cmp	r1, #0
 80088fe:	6863      	ldr	r3, [r4, #4]
 8008900:	dd0b      	ble.n	800891a <_printf_float+0x1ae>
 8008902:	6121      	str	r1, [r4, #16]
 8008904:	b913      	cbnz	r3, 800890c <_printf_float+0x1a0>
 8008906:	6822      	ldr	r2, [r4, #0]
 8008908:	07d0      	lsls	r0, r2, #31
 800890a:	d502      	bpl.n	8008912 <_printf_float+0x1a6>
 800890c:	3301      	adds	r3, #1
 800890e:	440b      	add	r3, r1
 8008910:	6123      	str	r3, [r4, #16]
 8008912:	65a1      	str	r1, [r4, #88]	; 0x58
 8008914:	f04f 0900 	mov.w	r9, #0
 8008918:	e7de      	b.n	80088d8 <_printf_float+0x16c>
 800891a:	b913      	cbnz	r3, 8008922 <_printf_float+0x1b6>
 800891c:	6822      	ldr	r2, [r4, #0]
 800891e:	07d2      	lsls	r2, r2, #31
 8008920:	d501      	bpl.n	8008926 <_printf_float+0x1ba>
 8008922:	3302      	adds	r3, #2
 8008924:	e7f4      	b.n	8008910 <_printf_float+0x1a4>
 8008926:	2301      	movs	r3, #1
 8008928:	e7f2      	b.n	8008910 <_printf_float+0x1a4>
 800892a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800892e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008930:	4299      	cmp	r1, r3
 8008932:	db05      	blt.n	8008940 <_printf_float+0x1d4>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	6121      	str	r1, [r4, #16]
 8008938:	07d8      	lsls	r0, r3, #31
 800893a:	d5ea      	bpl.n	8008912 <_printf_float+0x1a6>
 800893c:	1c4b      	adds	r3, r1, #1
 800893e:	e7e7      	b.n	8008910 <_printf_float+0x1a4>
 8008940:	2900      	cmp	r1, #0
 8008942:	bfd4      	ite	le
 8008944:	f1c1 0202 	rsble	r2, r1, #2
 8008948:	2201      	movgt	r2, #1
 800894a:	4413      	add	r3, r2
 800894c:	e7e0      	b.n	8008910 <_printf_float+0x1a4>
 800894e:	6823      	ldr	r3, [r4, #0]
 8008950:	055a      	lsls	r2, r3, #21
 8008952:	d407      	bmi.n	8008964 <_printf_float+0x1f8>
 8008954:	6923      	ldr	r3, [r4, #16]
 8008956:	4642      	mov	r2, r8
 8008958:	4631      	mov	r1, r6
 800895a:	4628      	mov	r0, r5
 800895c:	47b8      	blx	r7
 800895e:	3001      	adds	r0, #1
 8008960:	d12c      	bne.n	80089bc <_printf_float+0x250>
 8008962:	e764      	b.n	800882e <_printf_float+0xc2>
 8008964:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008968:	f240 80e0 	bls.w	8008b2c <_printf_float+0x3c0>
 800896c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008970:	2200      	movs	r2, #0
 8008972:	2300      	movs	r3, #0
 8008974:	f7f8 f8c8 	bl	8000b08 <__aeabi_dcmpeq>
 8008978:	2800      	cmp	r0, #0
 800897a:	d034      	beq.n	80089e6 <_printf_float+0x27a>
 800897c:	4a37      	ldr	r2, [pc, #220]	; (8008a5c <_printf_float+0x2f0>)
 800897e:	2301      	movs	r3, #1
 8008980:	4631      	mov	r1, r6
 8008982:	4628      	mov	r0, r5
 8008984:	47b8      	blx	r7
 8008986:	3001      	adds	r0, #1
 8008988:	f43f af51 	beq.w	800882e <_printf_float+0xc2>
 800898c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008990:	429a      	cmp	r2, r3
 8008992:	db02      	blt.n	800899a <_printf_float+0x22e>
 8008994:	6823      	ldr	r3, [r4, #0]
 8008996:	07d8      	lsls	r0, r3, #31
 8008998:	d510      	bpl.n	80089bc <_printf_float+0x250>
 800899a:	ee18 3a10 	vmov	r3, s16
 800899e:	4652      	mov	r2, sl
 80089a0:	4631      	mov	r1, r6
 80089a2:	4628      	mov	r0, r5
 80089a4:	47b8      	blx	r7
 80089a6:	3001      	adds	r0, #1
 80089a8:	f43f af41 	beq.w	800882e <_printf_float+0xc2>
 80089ac:	f04f 0800 	mov.w	r8, #0
 80089b0:	f104 091a 	add.w	r9, r4, #26
 80089b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089b6:	3b01      	subs	r3, #1
 80089b8:	4543      	cmp	r3, r8
 80089ba:	dc09      	bgt.n	80089d0 <_printf_float+0x264>
 80089bc:	6823      	ldr	r3, [r4, #0]
 80089be:	079b      	lsls	r3, r3, #30
 80089c0:	f100 8105 	bmi.w	8008bce <_printf_float+0x462>
 80089c4:	68e0      	ldr	r0, [r4, #12]
 80089c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089c8:	4298      	cmp	r0, r3
 80089ca:	bfb8      	it	lt
 80089cc:	4618      	movlt	r0, r3
 80089ce:	e730      	b.n	8008832 <_printf_float+0xc6>
 80089d0:	2301      	movs	r3, #1
 80089d2:	464a      	mov	r2, r9
 80089d4:	4631      	mov	r1, r6
 80089d6:	4628      	mov	r0, r5
 80089d8:	47b8      	blx	r7
 80089da:	3001      	adds	r0, #1
 80089dc:	f43f af27 	beq.w	800882e <_printf_float+0xc2>
 80089e0:	f108 0801 	add.w	r8, r8, #1
 80089e4:	e7e6      	b.n	80089b4 <_printf_float+0x248>
 80089e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	dc39      	bgt.n	8008a60 <_printf_float+0x2f4>
 80089ec:	4a1b      	ldr	r2, [pc, #108]	; (8008a5c <_printf_float+0x2f0>)
 80089ee:	2301      	movs	r3, #1
 80089f0:	4631      	mov	r1, r6
 80089f2:	4628      	mov	r0, r5
 80089f4:	47b8      	blx	r7
 80089f6:	3001      	adds	r0, #1
 80089f8:	f43f af19 	beq.w	800882e <_printf_float+0xc2>
 80089fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a00:	4313      	orrs	r3, r2
 8008a02:	d102      	bne.n	8008a0a <_printf_float+0x29e>
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	07d9      	lsls	r1, r3, #31
 8008a08:	d5d8      	bpl.n	80089bc <_printf_float+0x250>
 8008a0a:	ee18 3a10 	vmov	r3, s16
 8008a0e:	4652      	mov	r2, sl
 8008a10:	4631      	mov	r1, r6
 8008a12:	4628      	mov	r0, r5
 8008a14:	47b8      	blx	r7
 8008a16:	3001      	adds	r0, #1
 8008a18:	f43f af09 	beq.w	800882e <_printf_float+0xc2>
 8008a1c:	f04f 0900 	mov.w	r9, #0
 8008a20:	f104 0a1a 	add.w	sl, r4, #26
 8008a24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a26:	425b      	negs	r3, r3
 8008a28:	454b      	cmp	r3, r9
 8008a2a:	dc01      	bgt.n	8008a30 <_printf_float+0x2c4>
 8008a2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a2e:	e792      	b.n	8008956 <_printf_float+0x1ea>
 8008a30:	2301      	movs	r3, #1
 8008a32:	4652      	mov	r2, sl
 8008a34:	4631      	mov	r1, r6
 8008a36:	4628      	mov	r0, r5
 8008a38:	47b8      	blx	r7
 8008a3a:	3001      	adds	r0, #1
 8008a3c:	f43f aef7 	beq.w	800882e <_printf_float+0xc2>
 8008a40:	f109 0901 	add.w	r9, r9, #1
 8008a44:	e7ee      	b.n	8008a24 <_printf_float+0x2b8>
 8008a46:	bf00      	nop
 8008a48:	7fefffff 	.word	0x7fefffff
 8008a4c:	0800d170 	.word	0x0800d170
 8008a50:	0800d174 	.word	0x0800d174
 8008a54:	0800d17c 	.word	0x0800d17c
 8008a58:	0800d178 	.word	0x0800d178
 8008a5c:	0800d180 	.word	0x0800d180
 8008a60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a64:	429a      	cmp	r2, r3
 8008a66:	bfa8      	it	ge
 8008a68:	461a      	movge	r2, r3
 8008a6a:	2a00      	cmp	r2, #0
 8008a6c:	4691      	mov	r9, r2
 8008a6e:	dc37      	bgt.n	8008ae0 <_printf_float+0x374>
 8008a70:	f04f 0b00 	mov.w	fp, #0
 8008a74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a78:	f104 021a 	add.w	r2, r4, #26
 8008a7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a7e:	9305      	str	r3, [sp, #20]
 8008a80:	eba3 0309 	sub.w	r3, r3, r9
 8008a84:	455b      	cmp	r3, fp
 8008a86:	dc33      	bgt.n	8008af0 <_printf_float+0x384>
 8008a88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	db3b      	blt.n	8008b08 <_printf_float+0x39c>
 8008a90:	6823      	ldr	r3, [r4, #0]
 8008a92:	07da      	lsls	r2, r3, #31
 8008a94:	d438      	bmi.n	8008b08 <_printf_float+0x39c>
 8008a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a98:	9a05      	ldr	r2, [sp, #20]
 8008a9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a9c:	1a9a      	subs	r2, r3, r2
 8008a9e:	eba3 0901 	sub.w	r9, r3, r1
 8008aa2:	4591      	cmp	r9, r2
 8008aa4:	bfa8      	it	ge
 8008aa6:	4691      	movge	r9, r2
 8008aa8:	f1b9 0f00 	cmp.w	r9, #0
 8008aac:	dc35      	bgt.n	8008b1a <_printf_float+0x3ae>
 8008aae:	f04f 0800 	mov.w	r8, #0
 8008ab2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ab6:	f104 0a1a 	add.w	sl, r4, #26
 8008aba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008abe:	1a9b      	subs	r3, r3, r2
 8008ac0:	eba3 0309 	sub.w	r3, r3, r9
 8008ac4:	4543      	cmp	r3, r8
 8008ac6:	f77f af79 	ble.w	80089bc <_printf_float+0x250>
 8008aca:	2301      	movs	r3, #1
 8008acc:	4652      	mov	r2, sl
 8008ace:	4631      	mov	r1, r6
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b8      	blx	r7
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	f43f aeaa 	beq.w	800882e <_printf_float+0xc2>
 8008ada:	f108 0801 	add.w	r8, r8, #1
 8008ade:	e7ec      	b.n	8008aba <_printf_float+0x34e>
 8008ae0:	4613      	mov	r3, r2
 8008ae2:	4631      	mov	r1, r6
 8008ae4:	4642      	mov	r2, r8
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	47b8      	blx	r7
 8008aea:	3001      	adds	r0, #1
 8008aec:	d1c0      	bne.n	8008a70 <_printf_float+0x304>
 8008aee:	e69e      	b.n	800882e <_printf_float+0xc2>
 8008af0:	2301      	movs	r3, #1
 8008af2:	4631      	mov	r1, r6
 8008af4:	4628      	mov	r0, r5
 8008af6:	9205      	str	r2, [sp, #20]
 8008af8:	47b8      	blx	r7
 8008afa:	3001      	adds	r0, #1
 8008afc:	f43f ae97 	beq.w	800882e <_printf_float+0xc2>
 8008b00:	9a05      	ldr	r2, [sp, #20]
 8008b02:	f10b 0b01 	add.w	fp, fp, #1
 8008b06:	e7b9      	b.n	8008a7c <_printf_float+0x310>
 8008b08:	ee18 3a10 	vmov	r3, s16
 8008b0c:	4652      	mov	r2, sl
 8008b0e:	4631      	mov	r1, r6
 8008b10:	4628      	mov	r0, r5
 8008b12:	47b8      	blx	r7
 8008b14:	3001      	adds	r0, #1
 8008b16:	d1be      	bne.n	8008a96 <_printf_float+0x32a>
 8008b18:	e689      	b.n	800882e <_printf_float+0xc2>
 8008b1a:	9a05      	ldr	r2, [sp, #20]
 8008b1c:	464b      	mov	r3, r9
 8008b1e:	4442      	add	r2, r8
 8008b20:	4631      	mov	r1, r6
 8008b22:	4628      	mov	r0, r5
 8008b24:	47b8      	blx	r7
 8008b26:	3001      	adds	r0, #1
 8008b28:	d1c1      	bne.n	8008aae <_printf_float+0x342>
 8008b2a:	e680      	b.n	800882e <_printf_float+0xc2>
 8008b2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b2e:	2a01      	cmp	r2, #1
 8008b30:	dc01      	bgt.n	8008b36 <_printf_float+0x3ca>
 8008b32:	07db      	lsls	r3, r3, #31
 8008b34:	d538      	bpl.n	8008ba8 <_printf_float+0x43c>
 8008b36:	2301      	movs	r3, #1
 8008b38:	4642      	mov	r2, r8
 8008b3a:	4631      	mov	r1, r6
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	47b8      	blx	r7
 8008b40:	3001      	adds	r0, #1
 8008b42:	f43f ae74 	beq.w	800882e <_printf_float+0xc2>
 8008b46:	ee18 3a10 	vmov	r3, s16
 8008b4a:	4652      	mov	r2, sl
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b8      	blx	r7
 8008b52:	3001      	adds	r0, #1
 8008b54:	f43f ae6b 	beq.w	800882e <_printf_float+0xc2>
 8008b58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	2300      	movs	r3, #0
 8008b60:	f7f7 ffd2 	bl	8000b08 <__aeabi_dcmpeq>
 8008b64:	b9d8      	cbnz	r0, 8008b9e <_printf_float+0x432>
 8008b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b68:	f108 0201 	add.w	r2, r8, #1
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	4631      	mov	r1, r6
 8008b70:	4628      	mov	r0, r5
 8008b72:	47b8      	blx	r7
 8008b74:	3001      	adds	r0, #1
 8008b76:	d10e      	bne.n	8008b96 <_printf_float+0x42a>
 8008b78:	e659      	b.n	800882e <_printf_float+0xc2>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	4652      	mov	r2, sl
 8008b7e:	4631      	mov	r1, r6
 8008b80:	4628      	mov	r0, r5
 8008b82:	47b8      	blx	r7
 8008b84:	3001      	adds	r0, #1
 8008b86:	f43f ae52 	beq.w	800882e <_printf_float+0xc2>
 8008b8a:	f108 0801 	add.w	r8, r8, #1
 8008b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b90:	3b01      	subs	r3, #1
 8008b92:	4543      	cmp	r3, r8
 8008b94:	dcf1      	bgt.n	8008b7a <_printf_float+0x40e>
 8008b96:	464b      	mov	r3, r9
 8008b98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b9c:	e6dc      	b.n	8008958 <_printf_float+0x1ec>
 8008b9e:	f04f 0800 	mov.w	r8, #0
 8008ba2:	f104 0a1a 	add.w	sl, r4, #26
 8008ba6:	e7f2      	b.n	8008b8e <_printf_float+0x422>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	4642      	mov	r2, r8
 8008bac:	e7df      	b.n	8008b6e <_printf_float+0x402>
 8008bae:	2301      	movs	r3, #1
 8008bb0:	464a      	mov	r2, r9
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	47b8      	blx	r7
 8008bb8:	3001      	adds	r0, #1
 8008bba:	f43f ae38 	beq.w	800882e <_printf_float+0xc2>
 8008bbe:	f108 0801 	add.w	r8, r8, #1
 8008bc2:	68e3      	ldr	r3, [r4, #12]
 8008bc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bc6:	1a5b      	subs	r3, r3, r1
 8008bc8:	4543      	cmp	r3, r8
 8008bca:	dcf0      	bgt.n	8008bae <_printf_float+0x442>
 8008bcc:	e6fa      	b.n	80089c4 <_printf_float+0x258>
 8008bce:	f04f 0800 	mov.w	r8, #0
 8008bd2:	f104 0919 	add.w	r9, r4, #25
 8008bd6:	e7f4      	b.n	8008bc2 <_printf_float+0x456>

08008bd8 <_printf_common>:
 8008bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bdc:	4616      	mov	r6, r2
 8008bde:	4699      	mov	r9, r3
 8008be0:	688a      	ldr	r2, [r1, #8]
 8008be2:	690b      	ldr	r3, [r1, #16]
 8008be4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008be8:	4293      	cmp	r3, r2
 8008bea:	bfb8      	it	lt
 8008bec:	4613      	movlt	r3, r2
 8008bee:	6033      	str	r3, [r6, #0]
 8008bf0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bf4:	4607      	mov	r7, r0
 8008bf6:	460c      	mov	r4, r1
 8008bf8:	b10a      	cbz	r2, 8008bfe <_printf_common+0x26>
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	6033      	str	r3, [r6, #0]
 8008bfe:	6823      	ldr	r3, [r4, #0]
 8008c00:	0699      	lsls	r1, r3, #26
 8008c02:	bf42      	ittt	mi
 8008c04:	6833      	ldrmi	r3, [r6, #0]
 8008c06:	3302      	addmi	r3, #2
 8008c08:	6033      	strmi	r3, [r6, #0]
 8008c0a:	6825      	ldr	r5, [r4, #0]
 8008c0c:	f015 0506 	ands.w	r5, r5, #6
 8008c10:	d106      	bne.n	8008c20 <_printf_common+0x48>
 8008c12:	f104 0a19 	add.w	sl, r4, #25
 8008c16:	68e3      	ldr	r3, [r4, #12]
 8008c18:	6832      	ldr	r2, [r6, #0]
 8008c1a:	1a9b      	subs	r3, r3, r2
 8008c1c:	42ab      	cmp	r3, r5
 8008c1e:	dc26      	bgt.n	8008c6e <_printf_common+0x96>
 8008c20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008c24:	1e13      	subs	r3, r2, #0
 8008c26:	6822      	ldr	r2, [r4, #0]
 8008c28:	bf18      	it	ne
 8008c2a:	2301      	movne	r3, #1
 8008c2c:	0692      	lsls	r2, r2, #26
 8008c2e:	d42b      	bmi.n	8008c88 <_printf_common+0xb0>
 8008c30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c34:	4649      	mov	r1, r9
 8008c36:	4638      	mov	r0, r7
 8008c38:	47c0      	blx	r8
 8008c3a:	3001      	adds	r0, #1
 8008c3c:	d01e      	beq.n	8008c7c <_printf_common+0xa4>
 8008c3e:	6823      	ldr	r3, [r4, #0]
 8008c40:	68e5      	ldr	r5, [r4, #12]
 8008c42:	6832      	ldr	r2, [r6, #0]
 8008c44:	f003 0306 	and.w	r3, r3, #6
 8008c48:	2b04      	cmp	r3, #4
 8008c4a:	bf08      	it	eq
 8008c4c:	1aad      	subeq	r5, r5, r2
 8008c4e:	68a3      	ldr	r3, [r4, #8]
 8008c50:	6922      	ldr	r2, [r4, #16]
 8008c52:	bf0c      	ite	eq
 8008c54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c58:	2500      	movne	r5, #0
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	bfc4      	itt	gt
 8008c5e:	1a9b      	subgt	r3, r3, r2
 8008c60:	18ed      	addgt	r5, r5, r3
 8008c62:	2600      	movs	r6, #0
 8008c64:	341a      	adds	r4, #26
 8008c66:	42b5      	cmp	r5, r6
 8008c68:	d11a      	bne.n	8008ca0 <_printf_common+0xc8>
 8008c6a:	2000      	movs	r0, #0
 8008c6c:	e008      	b.n	8008c80 <_printf_common+0xa8>
 8008c6e:	2301      	movs	r3, #1
 8008c70:	4652      	mov	r2, sl
 8008c72:	4649      	mov	r1, r9
 8008c74:	4638      	mov	r0, r7
 8008c76:	47c0      	blx	r8
 8008c78:	3001      	adds	r0, #1
 8008c7a:	d103      	bne.n	8008c84 <_printf_common+0xac>
 8008c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c84:	3501      	adds	r5, #1
 8008c86:	e7c6      	b.n	8008c16 <_printf_common+0x3e>
 8008c88:	18e1      	adds	r1, r4, r3
 8008c8a:	1c5a      	adds	r2, r3, #1
 8008c8c:	2030      	movs	r0, #48	; 0x30
 8008c8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c92:	4422      	add	r2, r4
 8008c94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c9c:	3302      	adds	r3, #2
 8008c9e:	e7c7      	b.n	8008c30 <_printf_common+0x58>
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	4622      	mov	r2, r4
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	4638      	mov	r0, r7
 8008ca8:	47c0      	blx	r8
 8008caa:	3001      	adds	r0, #1
 8008cac:	d0e6      	beq.n	8008c7c <_printf_common+0xa4>
 8008cae:	3601      	adds	r6, #1
 8008cb0:	e7d9      	b.n	8008c66 <_printf_common+0x8e>
	...

08008cb4 <_printf_i>:
 8008cb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cb8:	7e0f      	ldrb	r7, [r1, #24]
 8008cba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008cbc:	2f78      	cmp	r7, #120	; 0x78
 8008cbe:	4691      	mov	r9, r2
 8008cc0:	4680      	mov	r8, r0
 8008cc2:	460c      	mov	r4, r1
 8008cc4:	469a      	mov	sl, r3
 8008cc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008cca:	d807      	bhi.n	8008cdc <_printf_i+0x28>
 8008ccc:	2f62      	cmp	r7, #98	; 0x62
 8008cce:	d80a      	bhi.n	8008ce6 <_printf_i+0x32>
 8008cd0:	2f00      	cmp	r7, #0
 8008cd2:	f000 80d8 	beq.w	8008e86 <_printf_i+0x1d2>
 8008cd6:	2f58      	cmp	r7, #88	; 0x58
 8008cd8:	f000 80a3 	beq.w	8008e22 <_printf_i+0x16e>
 8008cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ce0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ce4:	e03a      	b.n	8008d5c <_printf_i+0xa8>
 8008ce6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cea:	2b15      	cmp	r3, #21
 8008cec:	d8f6      	bhi.n	8008cdc <_printf_i+0x28>
 8008cee:	a101      	add	r1, pc, #4	; (adr r1, 8008cf4 <_printf_i+0x40>)
 8008cf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cf4:	08008d4d 	.word	0x08008d4d
 8008cf8:	08008d61 	.word	0x08008d61
 8008cfc:	08008cdd 	.word	0x08008cdd
 8008d00:	08008cdd 	.word	0x08008cdd
 8008d04:	08008cdd 	.word	0x08008cdd
 8008d08:	08008cdd 	.word	0x08008cdd
 8008d0c:	08008d61 	.word	0x08008d61
 8008d10:	08008cdd 	.word	0x08008cdd
 8008d14:	08008cdd 	.word	0x08008cdd
 8008d18:	08008cdd 	.word	0x08008cdd
 8008d1c:	08008cdd 	.word	0x08008cdd
 8008d20:	08008e6d 	.word	0x08008e6d
 8008d24:	08008d91 	.word	0x08008d91
 8008d28:	08008e4f 	.word	0x08008e4f
 8008d2c:	08008cdd 	.word	0x08008cdd
 8008d30:	08008cdd 	.word	0x08008cdd
 8008d34:	08008e8f 	.word	0x08008e8f
 8008d38:	08008cdd 	.word	0x08008cdd
 8008d3c:	08008d91 	.word	0x08008d91
 8008d40:	08008cdd 	.word	0x08008cdd
 8008d44:	08008cdd 	.word	0x08008cdd
 8008d48:	08008e57 	.word	0x08008e57
 8008d4c:	682b      	ldr	r3, [r5, #0]
 8008d4e:	1d1a      	adds	r2, r3, #4
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	602a      	str	r2, [r5, #0]
 8008d54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e0a3      	b.n	8008ea8 <_printf_i+0x1f4>
 8008d60:	6820      	ldr	r0, [r4, #0]
 8008d62:	6829      	ldr	r1, [r5, #0]
 8008d64:	0606      	lsls	r6, r0, #24
 8008d66:	f101 0304 	add.w	r3, r1, #4
 8008d6a:	d50a      	bpl.n	8008d82 <_printf_i+0xce>
 8008d6c:	680e      	ldr	r6, [r1, #0]
 8008d6e:	602b      	str	r3, [r5, #0]
 8008d70:	2e00      	cmp	r6, #0
 8008d72:	da03      	bge.n	8008d7c <_printf_i+0xc8>
 8008d74:	232d      	movs	r3, #45	; 0x2d
 8008d76:	4276      	negs	r6, r6
 8008d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d7c:	485e      	ldr	r0, [pc, #376]	; (8008ef8 <_printf_i+0x244>)
 8008d7e:	230a      	movs	r3, #10
 8008d80:	e019      	b.n	8008db6 <_printf_i+0x102>
 8008d82:	680e      	ldr	r6, [r1, #0]
 8008d84:	602b      	str	r3, [r5, #0]
 8008d86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d8a:	bf18      	it	ne
 8008d8c:	b236      	sxthne	r6, r6
 8008d8e:	e7ef      	b.n	8008d70 <_printf_i+0xbc>
 8008d90:	682b      	ldr	r3, [r5, #0]
 8008d92:	6820      	ldr	r0, [r4, #0]
 8008d94:	1d19      	adds	r1, r3, #4
 8008d96:	6029      	str	r1, [r5, #0]
 8008d98:	0601      	lsls	r1, r0, #24
 8008d9a:	d501      	bpl.n	8008da0 <_printf_i+0xec>
 8008d9c:	681e      	ldr	r6, [r3, #0]
 8008d9e:	e002      	b.n	8008da6 <_printf_i+0xf2>
 8008da0:	0646      	lsls	r6, r0, #25
 8008da2:	d5fb      	bpl.n	8008d9c <_printf_i+0xe8>
 8008da4:	881e      	ldrh	r6, [r3, #0]
 8008da6:	4854      	ldr	r0, [pc, #336]	; (8008ef8 <_printf_i+0x244>)
 8008da8:	2f6f      	cmp	r7, #111	; 0x6f
 8008daa:	bf0c      	ite	eq
 8008dac:	2308      	moveq	r3, #8
 8008dae:	230a      	movne	r3, #10
 8008db0:	2100      	movs	r1, #0
 8008db2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008db6:	6865      	ldr	r5, [r4, #4]
 8008db8:	60a5      	str	r5, [r4, #8]
 8008dba:	2d00      	cmp	r5, #0
 8008dbc:	bfa2      	ittt	ge
 8008dbe:	6821      	ldrge	r1, [r4, #0]
 8008dc0:	f021 0104 	bicge.w	r1, r1, #4
 8008dc4:	6021      	strge	r1, [r4, #0]
 8008dc6:	b90e      	cbnz	r6, 8008dcc <_printf_i+0x118>
 8008dc8:	2d00      	cmp	r5, #0
 8008dca:	d04d      	beq.n	8008e68 <_printf_i+0x1b4>
 8008dcc:	4615      	mov	r5, r2
 8008dce:	fbb6 f1f3 	udiv	r1, r6, r3
 8008dd2:	fb03 6711 	mls	r7, r3, r1, r6
 8008dd6:	5dc7      	ldrb	r7, [r0, r7]
 8008dd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ddc:	4637      	mov	r7, r6
 8008dde:	42bb      	cmp	r3, r7
 8008de0:	460e      	mov	r6, r1
 8008de2:	d9f4      	bls.n	8008dce <_printf_i+0x11a>
 8008de4:	2b08      	cmp	r3, #8
 8008de6:	d10b      	bne.n	8008e00 <_printf_i+0x14c>
 8008de8:	6823      	ldr	r3, [r4, #0]
 8008dea:	07de      	lsls	r6, r3, #31
 8008dec:	d508      	bpl.n	8008e00 <_printf_i+0x14c>
 8008dee:	6923      	ldr	r3, [r4, #16]
 8008df0:	6861      	ldr	r1, [r4, #4]
 8008df2:	4299      	cmp	r1, r3
 8008df4:	bfde      	ittt	le
 8008df6:	2330      	movle	r3, #48	; 0x30
 8008df8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008dfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008e00:	1b52      	subs	r2, r2, r5
 8008e02:	6122      	str	r2, [r4, #16]
 8008e04:	f8cd a000 	str.w	sl, [sp]
 8008e08:	464b      	mov	r3, r9
 8008e0a:	aa03      	add	r2, sp, #12
 8008e0c:	4621      	mov	r1, r4
 8008e0e:	4640      	mov	r0, r8
 8008e10:	f7ff fee2 	bl	8008bd8 <_printf_common>
 8008e14:	3001      	adds	r0, #1
 8008e16:	d14c      	bne.n	8008eb2 <_printf_i+0x1fe>
 8008e18:	f04f 30ff 	mov.w	r0, #4294967295
 8008e1c:	b004      	add	sp, #16
 8008e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e22:	4835      	ldr	r0, [pc, #212]	; (8008ef8 <_printf_i+0x244>)
 8008e24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008e28:	6829      	ldr	r1, [r5, #0]
 8008e2a:	6823      	ldr	r3, [r4, #0]
 8008e2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008e30:	6029      	str	r1, [r5, #0]
 8008e32:	061d      	lsls	r5, r3, #24
 8008e34:	d514      	bpl.n	8008e60 <_printf_i+0x1ac>
 8008e36:	07df      	lsls	r7, r3, #31
 8008e38:	bf44      	itt	mi
 8008e3a:	f043 0320 	orrmi.w	r3, r3, #32
 8008e3e:	6023      	strmi	r3, [r4, #0]
 8008e40:	b91e      	cbnz	r6, 8008e4a <_printf_i+0x196>
 8008e42:	6823      	ldr	r3, [r4, #0]
 8008e44:	f023 0320 	bic.w	r3, r3, #32
 8008e48:	6023      	str	r3, [r4, #0]
 8008e4a:	2310      	movs	r3, #16
 8008e4c:	e7b0      	b.n	8008db0 <_printf_i+0xfc>
 8008e4e:	6823      	ldr	r3, [r4, #0]
 8008e50:	f043 0320 	orr.w	r3, r3, #32
 8008e54:	6023      	str	r3, [r4, #0]
 8008e56:	2378      	movs	r3, #120	; 0x78
 8008e58:	4828      	ldr	r0, [pc, #160]	; (8008efc <_printf_i+0x248>)
 8008e5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e5e:	e7e3      	b.n	8008e28 <_printf_i+0x174>
 8008e60:	0659      	lsls	r1, r3, #25
 8008e62:	bf48      	it	mi
 8008e64:	b2b6      	uxthmi	r6, r6
 8008e66:	e7e6      	b.n	8008e36 <_printf_i+0x182>
 8008e68:	4615      	mov	r5, r2
 8008e6a:	e7bb      	b.n	8008de4 <_printf_i+0x130>
 8008e6c:	682b      	ldr	r3, [r5, #0]
 8008e6e:	6826      	ldr	r6, [r4, #0]
 8008e70:	6961      	ldr	r1, [r4, #20]
 8008e72:	1d18      	adds	r0, r3, #4
 8008e74:	6028      	str	r0, [r5, #0]
 8008e76:	0635      	lsls	r5, r6, #24
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	d501      	bpl.n	8008e80 <_printf_i+0x1cc>
 8008e7c:	6019      	str	r1, [r3, #0]
 8008e7e:	e002      	b.n	8008e86 <_printf_i+0x1d2>
 8008e80:	0670      	lsls	r0, r6, #25
 8008e82:	d5fb      	bpl.n	8008e7c <_printf_i+0x1c8>
 8008e84:	8019      	strh	r1, [r3, #0]
 8008e86:	2300      	movs	r3, #0
 8008e88:	6123      	str	r3, [r4, #16]
 8008e8a:	4615      	mov	r5, r2
 8008e8c:	e7ba      	b.n	8008e04 <_printf_i+0x150>
 8008e8e:	682b      	ldr	r3, [r5, #0]
 8008e90:	1d1a      	adds	r2, r3, #4
 8008e92:	602a      	str	r2, [r5, #0]
 8008e94:	681d      	ldr	r5, [r3, #0]
 8008e96:	6862      	ldr	r2, [r4, #4]
 8008e98:	2100      	movs	r1, #0
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	f7f7 f9c0 	bl	8000220 <memchr>
 8008ea0:	b108      	cbz	r0, 8008ea6 <_printf_i+0x1f2>
 8008ea2:	1b40      	subs	r0, r0, r5
 8008ea4:	6060      	str	r0, [r4, #4]
 8008ea6:	6863      	ldr	r3, [r4, #4]
 8008ea8:	6123      	str	r3, [r4, #16]
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008eb0:	e7a8      	b.n	8008e04 <_printf_i+0x150>
 8008eb2:	6923      	ldr	r3, [r4, #16]
 8008eb4:	462a      	mov	r2, r5
 8008eb6:	4649      	mov	r1, r9
 8008eb8:	4640      	mov	r0, r8
 8008eba:	47d0      	blx	sl
 8008ebc:	3001      	adds	r0, #1
 8008ebe:	d0ab      	beq.n	8008e18 <_printf_i+0x164>
 8008ec0:	6823      	ldr	r3, [r4, #0]
 8008ec2:	079b      	lsls	r3, r3, #30
 8008ec4:	d413      	bmi.n	8008eee <_printf_i+0x23a>
 8008ec6:	68e0      	ldr	r0, [r4, #12]
 8008ec8:	9b03      	ldr	r3, [sp, #12]
 8008eca:	4298      	cmp	r0, r3
 8008ecc:	bfb8      	it	lt
 8008ece:	4618      	movlt	r0, r3
 8008ed0:	e7a4      	b.n	8008e1c <_printf_i+0x168>
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	4632      	mov	r2, r6
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	4640      	mov	r0, r8
 8008eda:	47d0      	blx	sl
 8008edc:	3001      	adds	r0, #1
 8008ede:	d09b      	beq.n	8008e18 <_printf_i+0x164>
 8008ee0:	3501      	adds	r5, #1
 8008ee2:	68e3      	ldr	r3, [r4, #12]
 8008ee4:	9903      	ldr	r1, [sp, #12]
 8008ee6:	1a5b      	subs	r3, r3, r1
 8008ee8:	42ab      	cmp	r3, r5
 8008eea:	dcf2      	bgt.n	8008ed2 <_printf_i+0x21e>
 8008eec:	e7eb      	b.n	8008ec6 <_printf_i+0x212>
 8008eee:	2500      	movs	r5, #0
 8008ef0:	f104 0619 	add.w	r6, r4, #25
 8008ef4:	e7f5      	b.n	8008ee2 <_printf_i+0x22e>
 8008ef6:	bf00      	nop
 8008ef8:	0800d182 	.word	0x0800d182
 8008efc:	0800d193 	.word	0x0800d193

08008f00 <_scanf_float>:
 8008f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f04:	b087      	sub	sp, #28
 8008f06:	4617      	mov	r7, r2
 8008f08:	9303      	str	r3, [sp, #12]
 8008f0a:	688b      	ldr	r3, [r1, #8]
 8008f0c:	1e5a      	subs	r2, r3, #1
 8008f0e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008f12:	bf83      	ittte	hi
 8008f14:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008f18:	195b      	addhi	r3, r3, r5
 8008f1a:	9302      	strhi	r3, [sp, #8]
 8008f1c:	2300      	movls	r3, #0
 8008f1e:	bf86      	itte	hi
 8008f20:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008f24:	608b      	strhi	r3, [r1, #8]
 8008f26:	9302      	strls	r3, [sp, #8]
 8008f28:	680b      	ldr	r3, [r1, #0]
 8008f2a:	468b      	mov	fp, r1
 8008f2c:	2500      	movs	r5, #0
 8008f2e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008f32:	f84b 3b1c 	str.w	r3, [fp], #28
 8008f36:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008f3a:	4680      	mov	r8, r0
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	465e      	mov	r6, fp
 8008f40:	46aa      	mov	sl, r5
 8008f42:	46a9      	mov	r9, r5
 8008f44:	9501      	str	r5, [sp, #4]
 8008f46:	68a2      	ldr	r2, [r4, #8]
 8008f48:	b152      	cbz	r2, 8008f60 <_scanf_float+0x60>
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	2b4e      	cmp	r3, #78	; 0x4e
 8008f50:	d864      	bhi.n	800901c <_scanf_float+0x11c>
 8008f52:	2b40      	cmp	r3, #64	; 0x40
 8008f54:	d83c      	bhi.n	8008fd0 <_scanf_float+0xd0>
 8008f56:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008f5a:	b2c8      	uxtb	r0, r1
 8008f5c:	280e      	cmp	r0, #14
 8008f5e:	d93a      	bls.n	8008fd6 <_scanf_float+0xd6>
 8008f60:	f1b9 0f00 	cmp.w	r9, #0
 8008f64:	d003      	beq.n	8008f6e <_scanf_float+0x6e>
 8008f66:	6823      	ldr	r3, [r4, #0]
 8008f68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f72:	f1ba 0f01 	cmp.w	sl, #1
 8008f76:	f200 8113 	bhi.w	80091a0 <_scanf_float+0x2a0>
 8008f7a:	455e      	cmp	r6, fp
 8008f7c:	f200 8105 	bhi.w	800918a <_scanf_float+0x28a>
 8008f80:	2501      	movs	r5, #1
 8008f82:	4628      	mov	r0, r5
 8008f84:	b007      	add	sp, #28
 8008f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f8a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008f8e:	2a0d      	cmp	r2, #13
 8008f90:	d8e6      	bhi.n	8008f60 <_scanf_float+0x60>
 8008f92:	a101      	add	r1, pc, #4	; (adr r1, 8008f98 <_scanf_float+0x98>)
 8008f94:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008f98:	080090d7 	.word	0x080090d7
 8008f9c:	08008f61 	.word	0x08008f61
 8008fa0:	08008f61 	.word	0x08008f61
 8008fa4:	08008f61 	.word	0x08008f61
 8008fa8:	08009137 	.word	0x08009137
 8008fac:	0800910f 	.word	0x0800910f
 8008fb0:	08008f61 	.word	0x08008f61
 8008fb4:	08008f61 	.word	0x08008f61
 8008fb8:	080090e5 	.word	0x080090e5
 8008fbc:	08008f61 	.word	0x08008f61
 8008fc0:	08008f61 	.word	0x08008f61
 8008fc4:	08008f61 	.word	0x08008f61
 8008fc8:	08008f61 	.word	0x08008f61
 8008fcc:	0800909d 	.word	0x0800909d
 8008fd0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008fd4:	e7db      	b.n	8008f8e <_scanf_float+0x8e>
 8008fd6:	290e      	cmp	r1, #14
 8008fd8:	d8c2      	bhi.n	8008f60 <_scanf_float+0x60>
 8008fda:	a001      	add	r0, pc, #4	; (adr r0, 8008fe0 <_scanf_float+0xe0>)
 8008fdc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008fe0:	0800908f 	.word	0x0800908f
 8008fe4:	08008f61 	.word	0x08008f61
 8008fe8:	0800908f 	.word	0x0800908f
 8008fec:	08009123 	.word	0x08009123
 8008ff0:	08008f61 	.word	0x08008f61
 8008ff4:	0800903d 	.word	0x0800903d
 8008ff8:	08009079 	.word	0x08009079
 8008ffc:	08009079 	.word	0x08009079
 8009000:	08009079 	.word	0x08009079
 8009004:	08009079 	.word	0x08009079
 8009008:	08009079 	.word	0x08009079
 800900c:	08009079 	.word	0x08009079
 8009010:	08009079 	.word	0x08009079
 8009014:	08009079 	.word	0x08009079
 8009018:	08009079 	.word	0x08009079
 800901c:	2b6e      	cmp	r3, #110	; 0x6e
 800901e:	d809      	bhi.n	8009034 <_scanf_float+0x134>
 8009020:	2b60      	cmp	r3, #96	; 0x60
 8009022:	d8b2      	bhi.n	8008f8a <_scanf_float+0x8a>
 8009024:	2b54      	cmp	r3, #84	; 0x54
 8009026:	d077      	beq.n	8009118 <_scanf_float+0x218>
 8009028:	2b59      	cmp	r3, #89	; 0x59
 800902a:	d199      	bne.n	8008f60 <_scanf_float+0x60>
 800902c:	2d07      	cmp	r5, #7
 800902e:	d197      	bne.n	8008f60 <_scanf_float+0x60>
 8009030:	2508      	movs	r5, #8
 8009032:	e029      	b.n	8009088 <_scanf_float+0x188>
 8009034:	2b74      	cmp	r3, #116	; 0x74
 8009036:	d06f      	beq.n	8009118 <_scanf_float+0x218>
 8009038:	2b79      	cmp	r3, #121	; 0x79
 800903a:	e7f6      	b.n	800902a <_scanf_float+0x12a>
 800903c:	6821      	ldr	r1, [r4, #0]
 800903e:	05c8      	lsls	r0, r1, #23
 8009040:	d51a      	bpl.n	8009078 <_scanf_float+0x178>
 8009042:	9b02      	ldr	r3, [sp, #8]
 8009044:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009048:	6021      	str	r1, [r4, #0]
 800904a:	f109 0901 	add.w	r9, r9, #1
 800904e:	b11b      	cbz	r3, 8009058 <_scanf_float+0x158>
 8009050:	3b01      	subs	r3, #1
 8009052:	3201      	adds	r2, #1
 8009054:	9302      	str	r3, [sp, #8]
 8009056:	60a2      	str	r2, [r4, #8]
 8009058:	68a3      	ldr	r3, [r4, #8]
 800905a:	3b01      	subs	r3, #1
 800905c:	60a3      	str	r3, [r4, #8]
 800905e:	6923      	ldr	r3, [r4, #16]
 8009060:	3301      	adds	r3, #1
 8009062:	6123      	str	r3, [r4, #16]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	3b01      	subs	r3, #1
 8009068:	2b00      	cmp	r3, #0
 800906a:	607b      	str	r3, [r7, #4]
 800906c:	f340 8084 	ble.w	8009178 <_scanf_float+0x278>
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	3301      	adds	r3, #1
 8009074:	603b      	str	r3, [r7, #0]
 8009076:	e766      	b.n	8008f46 <_scanf_float+0x46>
 8009078:	eb1a 0f05 	cmn.w	sl, r5
 800907c:	f47f af70 	bne.w	8008f60 <_scanf_float+0x60>
 8009080:	6822      	ldr	r2, [r4, #0]
 8009082:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009086:	6022      	str	r2, [r4, #0]
 8009088:	f806 3b01 	strb.w	r3, [r6], #1
 800908c:	e7e4      	b.n	8009058 <_scanf_float+0x158>
 800908e:	6822      	ldr	r2, [r4, #0]
 8009090:	0610      	lsls	r0, r2, #24
 8009092:	f57f af65 	bpl.w	8008f60 <_scanf_float+0x60>
 8009096:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800909a:	e7f4      	b.n	8009086 <_scanf_float+0x186>
 800909c:	f1ba 0f00 	cmp.w	sl, #0
 80090a0:	d10e      	bne.n	80090c0 <_scanf_float+0x1c0>
 80090a2:	f1b9 0f00 	cmp.w	r9, #0
 80090a6:	d10e      	bne.n	80090c6 <_scanf_float+0x1c6>
 80090a8:	6822      	ldr	r2, [r4, #0]
 80090aa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80090ae:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80090b2:	d108      	bne.n	80090c6 <_scanf_float+0x1c6>
 80090b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80090b8:	6022      	str	r2, [r4, #0]
 80090ba:	f04f 0a01 	mov.w	sl, #1
 80090be:	e7e3      	b.n	8009088 <_scanf_float+0x188>
 80090c0:	f1ba 0f02 	cmp.w	sl, #2
 80090c4:	d055      	beq.n	8009172 <_scanf_float+0x272>
 80090c6:	2d01      	cmp	r5, #1
 80090c8:	d002      	beq.n	80090d0 <_scanf_float+0x1d0>
 80090ca:	2d04      	cmp	r5, #4
 80090cc:	f47f af48 	bne.w	8008f60 <_scanf_float+0x60>
 80090d0:	3501      	adds	r5, #1
 80090d2:	b2ed      	uxtb	r5, r5
 80090d4:	e7d8      	b.n	8009088 <_scanf_float+0x188>
 80090d6:	f1ba 0f01 	cmp.w	sl, #1
 80090da:	f47f af41 	bne.w	8008f60 <_scanf_float+0x60>
 80090de:	f04f 0a02 	mov.w	sl, #2
 80090e2:	e7d1      	b.n	8009088 <_scanf_float+0x188>
 80090e4:	b97d      	cbnz	r5, 8009106 <_scanf_float+0x206>
 80090e6:	f1b9 0f00 	cmp.w	r9, #0
 80090ea:	f47f af3c 	bne.w	8008f66 <_scanf_float+0x66>
 80090ee:	6822      	ldr	r2, [r4, #0]
 80090f0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80090f4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80090f8:	f47f af39 	bne.w	8008f6e <_scanf_float+0x6e>
 80090fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009100:	6022      	str	r2, [r4, #0]
 8009102:	2501      	movs	r5, #1
 8009104:	e7c0      	b.n	8009088 <_scanf_float+0x188>
 8009106:	2d03      	cmp	r5, #3
 8009108:	d0e2      	beq.n	80090d0 <_scanf_float+0x1d0>
 800910a:	2d05      	cmp	r5, #5
 800910c:	e7de      	b.n	80090cc <_scanf_float+0x1cc>
 800910e:	2d02      	cmp	r5, #2
 8009110:	f47f af26 	bne.w	8008f60 <_scanf_float+0x60>
 8009114:	2503      	movs	r5, #3
 8009116:	e7b7      	b.n	8009088 <_scanf_float+0x188>
 8009118:	2d06      	cmp	r5, #6
 800911a:	f47f af21 	bne.w	8008f60 <_scanf_float+0x60>
 800911e:	2507      	movs	r5, #7
 8009120:	e7b2      	b.n	8009088 <_scanf_float+0x188>
 8009122:	6822      	ldr	r2, [r4, #0]
 8009124:	0591      	lsls	r1, r2, #22
 8009126:	f57f af1b 	bpl.w	8008f60 <_scanf_float+0x60>
 800912a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800912e:	6022      	str	r2, [r4, #0]
 8009130:	f8cd 9004 	str.w	r9, [sp, #4]
 8009134:	e7a8      	b.n	8009088 <_scanf_float+0x188>
 8009136:	6822      	ldr	r2, [r4, #0]
 8009138:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800913c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009140:	d006      	beq.n	8009150 <_scanf_float+0x250>
 8009142:	0550      	lsls	r0, r2, #21
 8009144:	f57f af0c 	bpl.w	8008f60 <_scanf_float+0x60>
 8009148:	f1b9 0f00 	cmp.w	r9, #0
 800914c:	f43f af0f 	beq.w	8008f6e <_scanf_float+0x6e>
 8009150:	0591      	lsls	r1, r2, #22
 8009152:	bf58      	it	pl
 8009154:	9901      	ldrpl	r1, [sp, #4]
 8009156:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800915a:	bf58      	it	pl
 800915c:	eba9 0101 	subpl.w	r1, r9, r1
 8009160:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009164:	bf58      	it	pl
 8009166:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800916a:	6022      	str	r2, [r4, #0]
 800916c:	f04f 0900 	mov.w	r9, #0
 8009170:	e78a      	b.n	8009088 <_scanf_float+0x188>
 8009172:	f04f 0a03 	mov.w	sl, #3
 8009176:	e787      	b.n	8009088 <_scanf_float+0x188>
 8009178:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800917c:	4639      	mov	r1, r7
 800917e:	4640      	mov	r0, r8
 8009180:	4798      	blx	r3
 8009182:	2800      	cmp	r0, #0
 8009184:	f43f aedf 	beq.w	8008f46 <_scanf_float+0x46>
 8009188:	e6ea      	b.n	8008f60 <_scanf_float+0x60>
 800918a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800918e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009192:	463a      	mov	r2, r7
 8009194:	4640      	mov	r0, r8
 8009196:	4798      	blx	r3
 8009198:	6923      	ldr	r3, [r4, #16]
 800919a:	3b01      	subs	r3, #1
 800919c:	6123      	str	r3, [r4, #16]
 800919e:	e6ec      	b.n	8008f7a <_scanf_float+0x7a>
 80091a0:	1e6b      	subs	r3, r5, #1
 80091a2:	2b06      	cmp	r3, #6
 80091a4:	d825      	bhi.n	80091f2 <_scanf_float+0x2f2>
 80091a6:	2d02      	cmp	r5, #2
 80091a8:	d836      	bhi.n	8009218 <_scanf_float+0x318>
 80091aa:	455e      	cmp	r6, fp
 80091ac:	f67f aee8 	bls.w	8008f80 <_scanf_float+0x80>
 80091b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80091b4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80091b8:	463a      	mov	r2, r7
 80091ba:	4640      	mov	r0, r8
 80091bc:	4798      	blx	r3
 80091be:	6923      	ldr	r3, [r4, #16]
 80091c0:	3b01      	subs	r3, #1
 80091c2:	6123      	str	r3, [r4, #16]
 80091c4:	e7f1      	b.n	80091aa <_scanf_float+0x2aa>
 80091c6:	9802      	ldr	r0, [sp, #8]
 80091c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80091cc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80091d0:	9002      	str	r0, [sp, #8]
 80091d2:	463a      	mov	r2, r7
 80091d4:	4640      	mov	r0, r8
 80091d6:	4798      	blx	r3
 80091d8:	6923      	ldr	r3, [r4, #16]
 80091da:	3b01      	subs	r3, #1
 80091dc:	6123      	str	r3, [r4, #16]
 80091de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091e2:	fa5f fa8a 	uxtb.w	sl, sl
 80091e6:	f1ba 0f02 	cmp.w	sl, #2
 80091ea:	d1ec      	bne.n	80091c6 <_scanf_float+0x2c6>
 80091ec:	3d03      	subs	r5, #3
 80091ee:	b2ed      	uxtb	r5, r5
 80091f0:	1b76      	subs	r6, r6, r5
 80091f2:	6823      	ldr	r3, [r4, #0]
 80091f4:	05da      	lsls	r2, r3, #23
 80091f6:	d52f      	bpl.n	8009258 <_scanf_float+0x358>
 80091f8:	055b      	lsls	r3, r3, #21
 80091fa:	d510      	bpl.n	800921e <_scanf_float+0x31e>
 80091fc:	455e      	cmp	r6, fp
 80091fe:	f67f aebf 	bls.w	8008f80 <_scanf_float+0x80>
 8009202:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009206:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800920a:	463a      	mov	r2, r7
 800920c:	4640      	mov	r0, r8
 800920e:	4798      	blx	r3
 8009210:	6923      	ldr	r3, [r4, #16]
 8009212:	3b01      	subs	r3, #1
 8009214:	6123      	str	r3, [r4, #16]
 8009216:	e7f1      	b.n	80091fc <_scanf_float+0x2fc>
 8009218:	46aa      	mov	sl, r5
 800921a:	9602      	str	r6, [sp, #8]
 800921c:	e7df      	b.n	80091de <_scanf_float+0x2de>
 800921e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009222:	6923      	ldr	r3, [r4, #16]
 8009224:	2965      	cmp	r1, #101	; 0x65
 8009226:	f103 33ff 	add.w	r3, r3, #4294967295
 800922a:	f106 35ff 	add.w	r5, r6, #4294967295
 800922e:	6123      	str	r3, [r4, #16]
 8009230:	d00c      	beq.n	800924c <_scanf_float+0x34c>
 8009232:	2945      	cmp	r1, #69	; 0x45
 8009234:	d00a      	beq.n	800924c <_scanf_float+0x34c>
 8009236:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800923a:	463a      	mov	r2, r7
 800923c:	4640      	mov	r0, r8
 800923e:	4798      	blx	r3
 8009240:	6923      	ldr	r3, [r4, #16]
 8009242:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009246:	3b01      	subs	r3, #1
 8009248:	1eb5      	subs	r5, r6, #2
 800924a:	6123      	str	r3, [r4, #16]
 800924c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009250:	463a      	mov	r2, r7
 8009252:	4640      	mov	r0, r8
 8009254:	4798      	blx	r3
 8009256:	462e      	mov	r6, r5
 8009258:	6825      	ldr	r5, [r4, #0]
 800925a:	f015 0510 	ands.w	r5, r5, #16
 800925e:	d159      	bne.n	8009314 <_scanf_float+0x414>
 8009260:	7035      	strb	r5, [r6, #0]
 8009262:	6823      	ldr	r3, [r4, #0]
 8009264:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009268:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800926c:	d11b      	bne.n	80092a6 <_scanf_float+0x3a6>
 800926e:	9b01      	ldr	r3, [sp, #4]
 8009270:	454b      	cmp	r3, r9
 8009272:	eba3 0209 	sub.w	r2, r3, r9
 8009276:	d123      	bne.n	80092c0 <_scanf_float+0x3c0>
 8009278:	2200      	movs	r2, #0
 800927a:	4659      	mov	r1, fp
 800927c:	4640      	mov	r0, r8
 800927e:	f000 fe99 	bl	8009fb4 <_strtod_r>
 8009282:	6822      	ldr	r2, [r4, #0]
 8009284:	9b03      	ldr	r3, [sp, #12]
 8009286:	f012 0f02 	tst.w	r2, #2
 800928a:	ec57 6b10 	vmov	r6, r7, d0
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	d021      	beq.n	80092d6 <_scanf_float+0x3d6>
 8009292:	9903      	ldr	r1, [sp, #12]
 8009294:	1d1a      	adds	r2, r3, #4
 8009296:	600a      	str	r2, [r1, #0]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	e9c3 6700 	strd	r6, r7, [r3]
 800929e:	68e3      	ldr	r3, [r4, #12]
 80092a0:	3301      	adds	r3, #1
 80092a2:	60e3      	str	r3, [r4, #12]
 80092a4:	e66d      	b.n	8008f82 <_scanf_float+0x82>
 80092a6:	9b04      	ldr	r3, [sp, #16]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d0e5      	beq.n	8009278 <_scanf_float+0x378>
 80092ac:	9905      	ldr	r1, [sp, #20]
 80092ae:	230a      	movs	r3, #10
 80092b0:	462a      	mov	r2, r5
 80092b2:	3101      	adds	r1, #1
 80092b4:	4640      	mov	r0, r8
 80092b6:	f000 ff05 	bl	800a0c4 <_strtol_r>
 80092ba:	9b04      	ldr	r3, [sp, #16]
 80092bc:	9e05      	ldr	r6, [sp, #20]
 80092be:	1ac2      	subs	r2, r0, r3
 80092c0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80092c4:	429e      	cmp	r6, r3
 80092c6:	bf28      	it	cs
 80092c8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80092cc:	4912      	ldr	r1, [pc, #72]	; (8009318 <_scanf_float+0x418>)
 80092ce:	4630      	mov	r0, r6
 80092d0:	f000 f82c 	bl	800932c <siprintf>
 80092d4:	e7d0      	b.n	8009278 <_scanf_float+0x378>
 80092d6:	9903      	ldr	r1, [sp, #12]
 80092d8:	f012 0f04 	tst.w	r2, #4
 80092dc:	f103 0204 	add.w	r2, r3, #4
 80092e0:	600a      	str	r2, [r1, #0]
 80092e2:	d1d9      	bne.n	8009298 <_scanf_float+0x398>
 80092e4:	f8d3 8000 	ldr.w	r8, [r3]
 80092e8:	ee10 2a10 	vmov	r2, s0
 80092ec:	ee10 0a10 	vmov	r0, s0
 80092f0:	463b      	mov	r3, r7
 80092f2:	4639      	mov	r1, r7
 80092f4:	f7f7 fc3a 	bl	8000b6c <__aeabi_dcmpun>
 80092f8:	b128      	cbz	r0, 8009306 <_scanf_float+0x406>
 80092fa:	4808      	ldr	r0, [pc, #32]	; (800931c <_scanf_float+0x41c>)
 80092fc:	f000 f810 	bl	8009320 <nanf>
 8009300:	ed88 0a00 	vstr	s0, [r8]
 8009304:	e7cb      	b.n	800929e <_scanf_float+0x39e>
 8009306:	4630      	mov	r0, r6
 8009308:	4639      	mov	r1, r7
 800930a:	f7f7 fc8d 	bl	8000c28 <__aeabi_d2f>
 800930e:	f8c8 0000 	str.w	r0, [r8]
 8009312:	e7c4      	b.n	800929e <_scanf_float+0x39e>
 8009314:	2500      	movs	r5, #0
 8009316:	e634      	b.n	8008f82 <_scanf_float+0x82>
 8009318:	0800d1a4 	.word	0x0800d1a4
 800931c:	0800d5b0 	.word	0x0800d5b0

08009320 <nanf>:
 8009320:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009328 <nanf+0x8>
 8009324:	4770      	bx	lr
 8009326:	bf00      	nop
 8009328:	7fc00000 	.word	0x7fc00000

0800932c <siprintf>:
 800932c:	b40e      	push	{r1, r2, r3}
 800932e:	b500      	push	{lr}
 8009330:	b09c      	sub	sp, #112	; 0x70
 8009332:	ab1d      	add	r3, sp, #116	; 0x74
 8009334:	9002      	str	r0, [sp, #8]
 8009336:	9006      	str	r0, [sp, #24]
 8009338:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800933c:	4809      	ldr	r0, [pc, #36]	; (8009364 <siprintf+0x38>)
 800933e:	9107      	str	r1, [sp, #28]
 8009340:	9104      	str	r1, [sp, #16]
 8009342:	4909      	ldr	r1, [pc, #36]	; (8009368 <siprintf+0x3c>)
 8009344:	f853 2b04 	ldr.w	r2, [r3], #4
 8009348:	9105      	str	r1, [sp, #20]
 800934a:	6800      	ldr	r0, [r0, #0]
 800934c:	9301      	str	r3, [sp, #4]
 800934e:	a902      	add	r1, sp, #8
 8009350:	f002 fed6 	bl	800c100 <_svfiprintf_r>
 8009354:	9b02      	ldr	r3, [sp, #8]
 8009356:	2200      	movs	r2, #0
 8009358:	701a      	strb	r2, [r3, #0]
 800935a:	b01c      	add	sp, #112	; 0x70
 800935c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009360:	b003      	add	sp, #12
 8009362:	4770      	bx	lr
 8009364:	2000000c 	.word	0x2000000c
 8009368:	ffff0208 	.word	0xffff0208

0800936c <sulp>:
 800936c:	b570      	push	{r4, r5, r6, lr}
 800936e:	4604      	mov	r4, r0
 8009370:	460d      	mov	r5, r1
 8009372:	ec45 4b10 	vmov	d0, r4, r5
 8009376:	4616      	mov	r6, r2
 8009378:	f002 fc20 	bl	800bbbc <__ulp>
 800937c:	ec51 0b10 	vmov	r0, r1, d0
 8009380:	b17e      	cbz	r6, 80093a2 <sulp+0x36>
 8009382:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009386:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800938a:	2b00      	cmp	r3, #0
 800938c:	dd09      	ble.n	80093a2 <sulp+0x36>
 800938e:	051b      	lsls	r3, r3, #20
 8009390:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009394:	2400      	movs	r4, #0
 8009396:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800939a:	4622      	mov	r2, r4
 800939c:	462b      	mov	r3, r5
 800939e:	f7f7 f94b 	bl	8000638 <__aeabi_dmul>
 80093a2:	bd70      	pop	{r4, r5, r6, pc}
 80093a4:	0000      	movs	r0, r0
	...

080093a8 <_strtod_l>:
 80093a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ac:	ed2d 8b02 	vpush	{d8}
 80093b0:	b09d      	sub	sp, #116	; 0x74
 80093b2:	461f      	mov	r7, r3
 80093b4:	2300      	movs	r3, #0
 80093b6:	9318      	str	r3, [sp, #96]	; 0x60
 80093b8:	4ba2      	ldr	r3, [pc, #648]	; (8009644 <_strtod_l+0x29c>)
 80093ba:	9213      	str	r2, [sp, #76]	; 0x4c
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	9305      	str	r3, [sp, #20]
 80093c0:	4604      	mov	r4, r0
 80093c2:	4618      	mov	r0, r3
 80093c4:	4688      	mov	r8, r1
 80093c6:	f7f6 ff23 	bl	8000210 <strlen>
 80093ca:	f04f 0a00 	mov.w	sl, #0
 80093ce:	4605      	mov	r5, r0
 80093d0:	f04f 0b00 	mov.w	fp, #0
 80093d4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80093d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093da:	781a      	ldrb	r2, [r3, #0]
 80093dc:	2a2b      	cmp	r2, #43	; 0x2b
 80093de:	d04e      	beq.n	800947e <_strtod_l+0xd6>
 80093e0:	d83b      	bhi.n	800945a <_strtod_l+0xb2>
 80093e2:	2a0d      	cmp	r2, #13
 80093e4:	d834      	bhi.n	8009450 <_strtod_l+0xa8>
 80093e6:	2a08      	cmp	r2, #8
 80093e8:	d834      	bhi.n	8009454 <_strtod_l+0xac>
 80093ea:	2a00      	cmp	r2, #0
 80093ec:	d03e      	beq.n	800946c <_strtod_l+0xc4>
 80093ee:	2300      	movs	r3, #0
 80093f0:	930a      	str	r3, [sp, #40]	; 0x28
 80093f2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80093f4:	7833      	ldrb	r3, [r6, #0]
 80093f6:	2b30      	cmp	r3, #48	; 0x30
 80093f8:	f040 80b0 	bne.w	800955c <_strtod_l+0x1b4>
 80093fc:	7873      	ldrb	r3, [r6, #1]
 80093fe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009402:	2b58      	cmp	r3, #88	; 0x58
 8009404:	d168      	bne.n	80094d8 <_strtod_l+0x130>
 8009406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009408:	9301      	str	r3, [sp, #4]
 800940a:	ab18      	add	r3, sp, #96	; 0x60
 800940c:	9702      	str	r7, [sp, #8]
 800940e:	9300      	str	r3, [sp, #0]
 8009410:	4a8d      	ldr	r2, [pc, #564]	; (8009648 <_strtod_l+0x2a0>)
 8009412:	ab19      	add	r3, sp, #100	; 0x64
 8009414:	a917      	add	r1, sp, #92	; 0x5c
 8009416:	4620      	mov	r0, r4
 8009418:	f001 fd38 	bl	800ae8c <__gethex>
 800941c:	f010 0707 	ands.w	r7, r0, #7
 8009420:	4605      	mov	r5, r0
 8009422:	d005      	beq.n	8009430 <_strtod_l+0x88>
 8009424:	2f06      	cmp	r7, #6
 8009426:	d12c      	bne.n	8009482 <_strtod_l+0xda>
 8009428:	3601      	adds	r6, #1
 800942a:	2300      	movs	r3, #0
 800942c:	9617      	str	r6, [sp, #92]	; 0x5c
 800942e:	930a      	str	r3, [sp, #40]	; 0x28
 8009430:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009432:	2b00      	cmp	r3, #0
 8009434:	f040 8590 	bne.w	8009f58 <_strtod_l+0xbb0>
 8009438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800943a:	b1eb      	cbz	r3, 8009478 <_strtod_l+0xd0>
 800943c:	4652      	mov	r2, sl
 800943e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009442:	ec43 2b10 	vmov	d0, r2, r3
 8009446:	b01d      	add	sp, #116	; 0x74
 8009448:	ecbd 8b02 	vpop	{d8}
 800944c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009450:	2a20      	cmp	r2, #32
 8009452:	d1cc      	bne.n	80093ee <_strtod_l+0x46>
 8009454:	3301      	adds	r3, #1
 8009456:	9317      	str	r3, [sp, #92]	; 0x5c
 8009458:	e7be      	b.n	80093d8 <_strtod_l+0x30>
 800945a:	2a2d      	cmp	r2, #45	; 0x2d
 800945c:	d1c7      	bne.n	80093ee <_strtod_l+0x46>
 800945e:	2201      	movs	r2, #1
 8009460:	920a      	str	r2, [sp, #40]	; 0x28
 8009462:	1c5a      	adds	r2, r3, #1
 8009464:	9217      	str	r2, [sp, #92]	; 0x5c
 8009466:	785b      	ldrb	r3, [r3, #1]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1c2      	bne.n	80093f2 <_strtod_l+0x4a>
 800946c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800946e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009472:	2b00      	cmp	r3, #0
 8009474:	f040 856e 	bne.w	8009f54 <_strtod_l+0xbac>
 8009478:	4652      	mov	r2, sl
 800947a:	465b      	mov	r3, fp
 800947c:	e7e1      	b.n	8009442 <_strtod_l+0x9a>
 800947e:	2200      	movs	r2, #0
 8009480:	e7ee      	b.n	8009460 <_strtod_l+0xb8>
 8009482:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009484:	b13a      	cbz	r2, 8009496 <_strtod_l+0xee>
 8009486:	2135      	movs	r1, #53	; 0x35
 8009488:	a81a      	add	r0, sp, #104	; 0x68
 800948a:	f002 fca2 	bl	800bdd2 <__copybits>
 800948e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009490:	4620      	mov	r0, r4
 8009492:	f002 f861 	bl	800b558 <_Bfree>
 8009496:	3f01      	subs	r7, #1
 8009498:	2f04      	cmp	r7, #4
 800949a:	d806      	bhi.n	80094aa <_strtod_l+0x102>
 800949c:	e8df f007 	tbb	[pc, r7]
 80094a0:	1714030a 	.word	0x1714030a
 80094a4:	0a          	.byte	0x0a
 80094a5:	00          	.byte	0x00
 80094a6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80094aa:	0728      	lsls	r0, r5, #28
 80094ac:	d5c0      	bpl.n	8009430 <_strtod_l+0x88>
 80094ae:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80094b2:	e7bd      	b.n	8009430 <_strtod_l+0x88>
 80094b4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80094b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80094ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80094be:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80094c2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80094c6:	e7f0      	b.n	80094aa <_strtod_l+0x102>
 80094c8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800964c <_strtod_l+0x2a4>
 80094cc:	e7ed      	b.n	80094aa <_strtod_l+0x102>
 80094ce:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80094d2:	f04f 3aff 	mov.w	sl, #4294967295
 80094d6:	e7e8      	b.n	80094aa <_strtod_l+0x102>
 80094d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094da:	1c5a      	adds	r2, r3, #1
 80094dc:	9217      	str	r2, [sp, #92]	; 0x5c
 80094de:	785b      	ldrb	r3, [r3, #1]
 80094e0:	2b30      	cmp	r3, #48	; 0x30
 80094e2:	d0f9      	beq.n	80094d8 <_strtod_l+0x130>
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d0a3      	beq.n	8009430 <_strtod_l+0x88>
 80094e8:	2301      	movs	r3, #1
 80094ea:	f04f 0900 	mov.w	r9, #0
 80094ee:	9304      	str	r3, [sp, #16]
 80094f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094f2:	9308      	str	r3, [sp, #32]
 80094f4:	f8cd 901c 	str.w	r9, [sp, #28]
 80094f8:	464f      	mov	r7, r9
 80094fa:	220a      	movs	r2, #10
 80094fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80094fe:	7806      	ldrb	r6, [r0, #0]
 8009500:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009504:	b2d9      	uxtb	r1, r3
 8009506:	2909      	cmp	r1, #9
 8009508:	d92a      	bls.n	8009560 <_strtod_l+0x1b8>
 800950a:	9905      	ldr	r1, [sp, #20]
 800950c:	462a      	mov	r2, r5
 800950e:	f002 ff0f 	bl	800c330 <strncmp>
 8009512:	b398      	cbz	r0, 800957c <_strtod_l+0x1d4>
 8009514:	2000      	movs	r0, #0
 8009516:	4632      	mov	r2, r6
 8009518:	463d      	mov	r5, r7
 800951a:	9005      	str	r0, [sp, #20]
 800951c:	4603      	mov	r3, r0
 800951e:	2a65      	cmp	r2, #101	; 0x65
 8009520:	d001      	beq.n	8009526 <_strtod_l+0x17e>
 8009522:	2a45      	cmp	r2, #69	; 0x45
 8009524:	d118      	bne.n	8009558 <_strtod_l+0x1b0>
 8009526:	b91d      	cbnz	r5, 8009530 <_strtod_l+0x188>
 8009528:	9a04      	ldr	r2, [sp, #16]
 800952a:	4302      	orrs	r2, r0
 800952c:	d09e      	beq.n	800946c <_strtod_l+0xc4>
 800952e:	2500      	movs	r5, #0
 8009530:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009534:	f108 0201 	add.w	r2, r8, #1
 8009538:	9217      	str	r2, [sp, #92]	; 0x5c
 800953a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800953e:	2a2b      	cmp	r2, #43	; 0x2b
 8009540:	d075      	beq.n	800962e <_strtod_l+0x286>
 8009542:	2a2d      	cmp	r2, #45	; 0x2d
 8009544:	d07b      	beq.n	800963e <_strtod_l+0x296>
 8009546:	f04f 0c00 	mov.w	ip, #0
 800954a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800954e:	2909      	cmp	r1, #9
 8009550:	f240 8082 	bls.w	8009658 <_strtod_l+0x2b0>
 8009554:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009558:	2600      	movs	r6, #0
 800955a:	e09d      	b.n	8009698 <_strtod_l+0x2f0>
 800955c:	2300      	movs	r3, #0
 800955e:	e7c4      	b.n	80094ea <_strtod_l+0x142>
 8009560:	2f08      	cmp	r7, #8
 8009562:	bfd8      	it	le
 8009564:	9907      	ldrle	r1, [sp, #28]
 8009566:	f100 0001 	add.w	r0, r0, #1
 800956a:	bfda      	itte	le
 800956c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009570:	9307      	strle	r3, [sp, #28]
 8009572:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009576:	3701      	adds	r7, #1
 8009578:	9017      	str	r0, [sp, #92]	; 0x5c
 800957a:	e7bf      	b.n	80094fc <_strtod_l+0x154>
 800957c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800957e:	195a      	adds	r2, r3, r5
 8009580:	9217      	str	r2, [sp, #92]	; 0x5c
 8009582:	5d5a      	ldrb	r2, [r3, r5]
 8009584:	2f00      	cmp	r7, #0
 8009586:	d037      	beq.n	80095f8 <_strtod_l+0x250>
 8009588:	9005      	str	r0, [sp, #20]
 800958a:	463d      	mov	r5, r7
 800958c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009590:	2b09      	cmp	r3, #9
 8009592:	d912      	bls.n	80095ba <_strtod_l+0x212>
 8009594:	2301      	movs	r3, #1
 8009596:	e7c2      	b.n	800951e <_strtod_l+0x176>
 8009598:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800959a:	1c5a      	adds	r2, r3, #1
 800959c:	9217      	str	r2, [sp, #92]	; 0x5c
 800959e:	785a      	ldrb	r2, [r3, #1]
 80095a0:	3001      	adds	r0, #1
 80095a2:	2a30      	cmp	r2, #48	; 0x30
 80095a4:	d0f8      	beq.n	8009598 <_strtod_l+0x1f0>
 80095a6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80095aa:	2b08      	cmp	r3, #8
 80095ac:	f200 84d9 	bhi.w	8009f62 <_strtod_l+0xbba>
 80095b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095b2:	9005      	str	r0, [sp, #20]
 80095b4:	2000      	movs	r0, #0
 80095b6:	9308      	str	r3, [sp, #32]
 80095b8:	4605      	mov	r5, r0
 80095ba:	3a30      	subs	r2, #48	; 0x30
 80095bc:	f100 0301 	add.w	r3, r0, #1
 80095c0:	d014      	beq.n	80095ec <_strtod_l+0x244>
 80095c2:	9905      	ldr	r1, [sp, #20]
 80095c4:	4419      	add	r1, r3
 80095c6:	9105      	str	r1, [sp, #20]
 80095c8:	462b      	mov	r3, r5
 80095ca:	eb00 0e05 	add.w	lr, r0, r5
 80095ce:	210a      	movs	r1, #10
 80095d0:	4573      	cmp	r3, lr
 80095d2:	d113      	bne.n	80095fc <_strtod_l+0x254>
 80095d4:	182b      	adds	r3, r5, r0
 80095d6:	2b08      	cmp	r3, #8
 80095d8:	f105 0501 	add.w	r5, r5, #1
 80095dc:	4405      	add	r5, r0
 80095de:	dc1c      	bgt.n	800961a <_strtod_l+0x272>
 80095e0:	9907      	ldr	r1, [sp, #28]
 80095e2:	230a      	movs	r3, #10
 80095e4:	fb03 2301 	mla	r3, r3, r1, r2
 80095e8:	9307      	str	r3, [sp, #28]
 80095ea:	2300      	movs	r3, #0
 80095ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80095ee:	1c51      	adds	r1, r2, #1
 80095f0:	9117      	str	r1, [sp, #92]	; 0x5c
 80095f2:	7852      	ldrb	r2, [r2, #1]
 80095f4:	4618      	mov	r0, r3
 80095f6:	e7c9      	b.n	800958c <_strtod_l+0x1e4>
 80095f8:	4638      	mov	r0, r7
 80095fa:	e7d2      	b.n	80095a2 <_strtod_l+0x1fa>
 80095fc:	2b08      	cmp	r3, #8
 80095fe:	dc04      	bgt.n	800960a <_strtod_l+0x262>
 8009600:	9e07      	ldr	r6, [sp, #28]
 8009602:	434e      	muls	r6, r1
 8009604:	9607      	str	r6, [sp, #28]
 8009606:	3301      	adds	r3, #1
 8009608:	e7e2      	b.n	80095d0 <_strtod_l+0x228>
 800960a:	f103 0c01 	add.w	ip, r3, #1
 800960e:	f1bc 0f10 	cmp.w	ip, #16
 8009612:	bfd8      	it	le
 8009614:	fb01 f909 	mulle.w	r9, r1, r9
 8009618:	e7f5      	b.n	8009606 <_strtod_l+0x25e>
 800961a:	2d10      	cmp	r5, #16
 800961c:	bfdc      	itt	le
 800961e:	230a      	movle	r3, #10
 8009620:	fb03 2909 	mlale	r9, r3, r9, r2
 8009624:	e7e1      	b.n	80095ea <_strtod_l+0x242>
 8009626:	2300      	movs	r3, #0
 8009628:	9305      	str	r3, [sp, #20]
 800962a:	2301      	movs	r3, #1
 800962c:	e77c      	b.n	8009528 <_strtod_l+0x180>
 800962e:	f04f 0c00 	mov.w	ip, #0
 8009632:	f108 0202 	add.w	r2, r8, #2
 8009636:	9217      	str	r2, [sp, #92]	; 0x5c
 8009638:	f898 2002 	ldrb.w	r2, [r8, #2]
 800963c:	e785      	b.n	800954a <_strtod_l+0x1a2>
 800963e:	f04f 0c01 	mov.w	ip, #1
 8009642:	e7f6      	b.n	8009632 <_strtod_l+0x28a>
 8009644:	0800d3f8 	.word	0x0800d3f8
 8009648:	0800d1ac 	.word	0x0800d1ac
 800964c:	7ff00000 	.word	0x7ff00000
 8009650:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009652:	1c51      	adds	r1, r2, #1
 8009654:	9117      	str	r1, [sp, #92]	; 0x5c
 8009656:	7852      	ldrb	r2, [r2, #1]
 8009658:	2a30      	cmp	r2, #48	; 0x30
 800965a:	d0f9      	beq.n	8009650 <_strtod_l+0x2a8>
 800965c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009660:	2908      	cmp	r1, #8
 8009662:	f63f af79 	bhi.w	8009558 <_strtod_l+0x1b0>
 8009666:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800966a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800966c:	9206      	str	r2, [sp, #24]
 800966e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009670:	1c51      	adds	r1, r2, #1
 8009672:	9117      	str	r1, [sp, #92]	; 0x5c
 8009674:	7852      	ldrb	r2, [r2, #1]
 8009676:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800967a:	2e09      	cmp	r6, #9
 800967c:	d937      	bls.n	80096ee <_strtod_l+0x346>
 800967e:	9e06      	ldr	r6, [sp, #24]
 8009680:	1b89      	subs	r1, r1, r6
 8009682:	2908      	cmp	r1, #8
 8009684:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009688:	dc02      	bgt.n	8009690 <_strtod_l+0x2e8>
 800968a:	4576      	cmp	r6, lr
 800968c:	bfa8      	it	ge
 800968e:	4676      	movge	r6, lr
 8009690:	f1bc 0f00 	cmp.w	ip, #0
 8009694:	d000      	beq.n	8009698 <_strtod_l+0x2f0>
 8009696:	4276      	negs	r6, r6
 8009698:	2d00      	cmp	r5, #0
 800969a:	d14d      	bne.n	8009738 <_strtod_l+0x390>
 800969c:	9904      	ldr	r1, [sp, #16]
 800969e:	4301      	orrs	r1, r0
 80096a0:	f47f aec6 	bne.w	8009430 <_strtod_l+0x88>
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	f47f aee1 	bne.w	800946c <_strtod_l+0xc4>
 80096aa:	2a69      	cmp	r2, #105	; 0x69
 80096ac:	d027      	beq.n	80096fe <_strtod_l+0x356>
 80096ae:	dc24      	bgt.n	80096fa <_strtod_l+0x352>
 80096b0:	2a49      	cmp	r2, #73	; 0x49
 80096b2:	d024      	beq.n	80096fe <_strtod_l+0x356>
 80096b4:	2a4e      	cmp	r2, #78	; 0x4e
 80096b6:	f47f aed9 	bne.w	800946c <_strtod_l+0xc4>
 80096ba:	499f      	ldr	r1, [pc, #636]	; (8009938 <_strtod_l+0x590>)
 80096bc:	a817      	add	r0, sp, #92	; 0x5c
 80096be:	f001 fe3d 	bl	800b33c <__match>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	f43f aed2 	beq.w	800946c <_strtod_l+0xc4>
 80096c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	2b28      	cmp	r3, #40	; 0x28
 80096ce:	d12d      	bne.n	800972c <_strtod_l+0x384>
 80096d0:	499a      	ldr	r1, [pc, #616]	; (800993c <_strtod_l+0x594>)
 80096d2:	aa1a      	add	r2, sp, #104	; 0x68
 80096d4:	a817      	add	r0, sp, #92	; 0x5c
 80096d6:	f001 fe45 	bl	800b364 <__hexnan>
 80096da:	2805      	cmp	r0, #5
 80096dc:	d126      	bne.n	800972c <_strtod_l+0x384>
 80096de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096e0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80096e4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80096e8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80096ec:	e6a0      	b.n	8009430 <_strtod_l+0x88>
 80096ee:	210a      	movs	r1, #10
 80096f0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80096f4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80096f8:	e7b9      	b.n	800966e <_strtod_l+0x2c6>
 80096fa:	2a6e      	cmp	r2, #110	; 0x6e
 80096fc:	e7db      	b.n	80096b6 <_strtod_l+0x30e>
 80096fe:	4990      	ldr	r1, [pc, #576]	; (8009940 <_strtod_l+0x598>)
 8009700:	a817      	add	r0, sp, #92	; 0x5c
 8009702:	f001 fe1b 	bl	800b33c <__match>
 8009706:	2800      	cmp	r0, #0
 8009708:	f43f aeb0 	beq.w	800946c <_strtod_l+0xc4>
 800970c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800970e:	498d      	ldr	r1, [pc, #564]	; (8009944 <_strtod_l+0x59c>)
 8009710:	3b01      	subs	r3, #1
 8009712:	a817      	add	r0, sp, #92	; 0x5c
 8009714:	9317      	str	r3, [sp, #92]	; 0x5c
 8009716:	f001 fe11 	bl	800b33c <__match>
 800971a:	b910      	cbnz	r0, 8009722 <_strtod_l+0x37a>
 800971c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800971e:	3301      	adds	r3, #1
 8009720:	9317      	str	r3, [sp, #92]	; 0x5c
 8009722:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009954 <_strtod_l+0x5ac>
 8009726:	f04f 0a00 	mov.w	sl, #0
 800972a:	e681      	b.n	8009430 <_strtod_l+0x88>
 800972c:	4886      	ldr	r0, [pc, #536]	; (8009948 <_strtod_l+0x5a0>)
 800972e:	f002 fde7 	bl	800c300 <nan>
 8009732:	ec5b ab10 	vmov	sl, fp, d0
 8009736:	e67b      	b.n	8009430 <_strtod_l+0x88>
 8009738:	9b05      	ldr	r3, [sp, #20]
 800973a:	9807      	ldr	r0, [sp, #28]
 800973c:	1af3      	subs	r3, r6, r3
 800973e:	2f00      	cmp	r7, #0
 8009740:	bf08      	it	eq
 8009742:	462f      	moveq	r7, r5
 8009744:	2d10      	cmp	r5, #16
 8009746:	9306      	str	r3, [sp, #24]
 8009748:	46a8      	mov	r8, r5
 800974a:	bfa8      	it	ge
 800974c:	f04f 0810 	movge.w	r8, #16
 8009750:	f7f6 fef8 	bl	8000544 <__aeabi_ui2d>
 8009754:	2d09      	cmp	r5, #9
 8009756:	4682      	mov	sl, r0
 8009758:	468b      	mov	fp, r1
 800975a:	dd13      	ble.n	8009784 <_strtod_l+0x3dc>
 800975c:	4b7b      	ldr	r3, [pc, #492]	; (800994c <_strtod_l+0x5a4>)
 800975e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009762:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009766:	f7f6 ff67 	bl	8000638 <__aeabi_dmul>
 800976a:	4682      	mov	sl, r0
 800976c:	4648      	mov	r0, r9
 800976e:	468b      	mov	fp, r1
 8009770:	f7f6 fee8 	bl	8000544 <__aeabi_ui2d>
 8009774:	4602      	mov	r2, r0
 8009776:	460b      	mov	r3, r1
 8009778:	4650      	mov	r0, sl
 800977a:	4659      	mov	r1, fp
 800977c:	f7f6 fda6 	bl	80002cc <__adddf3>
 8009780:	4682      	mov	sl, r0
 8009782:	468b      	mov	fp, r1
 8009784:	2d0f      	cmp	r5, #15
 8009786:	dc38      	bgt.n	80097fa <_strtod_l+0x452>
 8009788:	9b06      	ldr	r3, [sp, #24]
 800978a:	2b00      	cmp	r3, #0
 800978c:	f43f ae50 	beq.w	8009430 <_strtod_l+0x88>
 8009790:	dd24      	ble.n	80097dc <_strtod_l+0x434>
 8009792:	2b16      	cmp	r3, #22
 8009794:	dc0b      	bgt.n	80097ae <_strtod_l+0x406>
 8009796:	496d      	ldr	r1, [pc, #436]	; (800994c <_strtod_l+0x5a4>)
 8009798:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800979c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097a0:	4652      	mov	r2, sl
 80097a2:	465b      	mov	r3, fp
 80097a4:	f7f6 ff48 	bl	8000638 <__aeabi_dmul>
 80097a8:	4682      	mov	sl, r0
 80097aa:	468b      	mov	fp, r1
 80097ac:	e640      	b.n	8009430 <_strtod_l+0x88>
 80097ae:	9a06      	ldr	r2, [sp, #24]
 80097b0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80097b4:	4293      	cmp	r3, r2
 80097b6:	db20      	blt.n	80097fa <_strtod_l+0x452>
 80097b8:	4c64      	ldr	r4, [pc, #400]	; (800994c <_strtod_l+0x5a4>)
 80097ba:	f1c5 050f 	rsb	r5, r5, #15
 80097be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80097c2:	4652      	mov	r2, sl
 80097c4:	465b      	mov	r3, fp
 80097c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097ca:	f7f6 ff35 	bl	8000638 <__aeabi_dmul>
 80097ce:	9b06      	ldr	r3, [sp, #24]
 80097d0:	1b5d      	subs	r5, r3, r5
 80097d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80097d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80097da:	e7e3      	b.n	80097a4 <_strtod_l+0x3fc>
 80097dc:	9b06      	ldr	r3, [sp, #24]
 80097de:	3316      	adds	r3, #22
 80097e0:	db0b      	blt.n	80097fa <_strtod_l+0x452>
 80097e2:	9b05      	ldr	r3, [sp, #20]
 80097e4:	1b9e      	subs	r6, r3, r6
 80097e6:	4b59      	ldr	r3, [pc, #356]	; (800994c <_strtod_l+0x5a4>)
 80097e8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80097ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80097f0:	4650      	mov	r0, sl
 80097f2:	4659      	mov	r1, fp
 80097f4:	f7f7 f84a 	bl	800088c <__aeabi_ddiv>
 80097f8:	e7d6      	b.n	80097a8 <_strtod_l+0x400>
 80097fa:	9b06      	ldr	r3, [sp, #24]
 80097fc:	eba5 0808 	sub.w	r8, r5, r8
 8009800:	4498      	add	r8, r3
 8009802:	f1b8 0f00 	cmp.w	r8, #0
 8009806:	dd74      	ble.n	80098f2 <_strtod_l+0x54a>
 8009808:	f018 030f 	ands.w	r3, r8, #15
 800980c:	d00a      	beq.n	8009824 <_strtod_l+0x47c>
 800980e:	494f      	ldr	r1, [pc, #316]	; (800994c <_strtod_l+0x5a4>)
 8009810:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009814:	4652      	mov	r2, sl
 8009816:	465b      	mov	r3, fp
 8009818:	e9d1 0100 	ldrd	r0, r1, [r1]
 800981c:	f7f6 ff0c 	bl	8000638 <__aeabi_dmul>
 8009820:	4682      	mov	sl, r0
 8009822:	468b      	mov	fp, r1
 8009824:	f038 080f 	bics.w	r8, r8, #15
 8009828:	d04f      	beq.n	80098ca <_strtod_l+0x522>
 800982a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800982e:	dd22      	ble.n	8009876 <_strtod_l+0x4ce>
 8009830:	2500      	movs	r5, #0
 8009832:	462e      	mov	r6, r5
 8009834:	9507      	str	r5, [sp, #28]
 8009836:	9505      	str	r5, [sp, #20]
 8009838:	2322      	movs	r3, #34	; 0x22
 800983a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009954 <_strtod_l+0x5ac>
 800983e:	6023      	str	r3, [r4, #0]
 8009840:	f04f 0a00 	mov.w	sl, #0
 8009844:	9b07      	ldr	r3, [sp, #28]
 8009846:	2b00      	cmp	r3, #0
 8009848:	f43f adf2 	beq.w	8009430 <_strtod_l+0x88>
 800984c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800984e:	4620      	mov	r0, r4
 8009850:	f001 fe82 	bl	800b558 <_Bfree>
 8009854:	9905      	ldr	r1, [sp, #20]
 8009856:	4620      	mov	r0, r4
 8009858:	f001 fe7e 	bl	800b558 <_Bfree>
 800985c:	4631      	mov	r1, r6
 800985e:	4620      	mov	r0, r4
 8009860:	f001 fe7a 	bl	800b558 <_Bfree>
 8009864:	9907      	ldr	r1, [sp, #28]
 8009866:	4620      	mov	r0, r4
 8009868:	f001 fe76 	bl	800b558 <_Bfree>
 800986c:	4629      	mov	r1, r5
 800986e:	4620      	mov	r0, r4
 8009870:	f001 fe72 	bl	800b558 <_Bfree>
 8009874:	e5dc      	b.n	8009430 <_strtod_l+0x88>
 8009876:	4b36      	ldr	r3, [pc, #216]	; (8009950 <_strtod_l+0x5a8>)
 8009878:	9304      	str	r3, [sp, #16]
 800987a:	2300      	movs	r3, #0
 800987c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009880:	4650      	mov	r0, sl
 8009882:	4659      	mov	r1, fp
 8009884:	4699      	mov	r9, r3
 8009886:	f1b8 0f01 	cmp.w	r8, #1
 800988a:	dc21      	bgt.n	80098d0 <_strtod_l+0x528>
 800988c:	b10b      	cbz	r3, 8009892 <_strtod_l+0x4ea>
 800988e:	4682      	mov	sl, r0
 8009890:	468b      	mov	fp, r1
 8009892:	4b2f      	ldr	r3, [pc, #188]	; (8009950 <_strtod_l+0x5a8>)
 8009894:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009898:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800989c:	4652      	mov	r2, sl
 800989e:	465b      	mov	r3, fp
 80098a0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80098a4:	f7f6 fec8 	bl	8000638 <__aeabi_dmul>
 80098a8:	4b2a      	ldr	r3, [pc, #168]	; (8009954 <_strtod_l+0x5ac>)
 80098aa:	460a      	mov	r2, r1
 80098ac:	400b      	ands	r3, r1
 80098ae:	492a      	ldr	r1, [pc, #168]	; (8009958 <_strtod_l+0x5b0>)
 80098b0:	428b      	cmp	r3, r1
 80098b2:	4682      	mov	sl, r0
 80098b4:	d8bc      	bhi.n	8009830 <_strtod_l+0x488>
 80098b6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80098ba:	428b      	cmp	r3, r1
 80098bc:	bf86      	itte	hi
 80098be:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800995c <_strtod_l+0x5b4>
 80098c2:	f04f 3aff 	movhi.w	sl, #4294967295
 80098c6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80098ca:	2300      	movs	r3, #0
 80098cc:	9304      	str	r3, [sp, #16]
 80098ce:	e084      	b.n	80099da <_strtod_l+0x632>
 80098d0:	f018 0f01 	tst.w	r8, #1
 80098d4:	d005      	beq.n	80098e2 <_strtod_l+0x53a>
 80098d6:	9b04      	ldr	r3, [sp, #16]
 80098d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098dc:	f7f6 feac 	bl	8000638 <__aeabi_dmul>
 80098e0:	2301      	movs	r3, #1
 80098e2:	9a04      	ldr	r2, [sp, #16]
 80098e4:	3208      	adds	r2, #8
 80098e6:	f109 0901 	add.w	r9, r9, #1
 80098ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 80098ee:	9204      	str	r2, [sp, #16]
 80098f0:	e7c9      	b.n	8009886 <_strtod_l+0x4de>
 80098f2:	d0ea      	beq.n	80098ca <_strtod_l+0x522>
 80098f4:	f1c8 0800 	rsb	r8, r8, #0
 80098f8:	f018 020f 	ands.w	r2, r8, #15
 80098fc:	d00a      	beq.n	8009914 <_strtod_l+0x56c>
 80098fe:	4b13      	ldr	r3, [pc, #76]	; (800994c <_strtod_l+0x5a4>)
 8009900:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009904:	4650      	mov	r0, sl
 8009906:	4659      	mov	r1, fp
 8009908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990c:	f7f6 ffbe 	bl	800088c <__aeabi_ddiv>
 8009910:	4682      	mov	sl, r0
 8009912:	468b      	mov	fp, r1
 8009914:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009918:	d0d7      	beq.n	80098ca <_strtod_l+0x522>
 800991a:	f1b8 0f1f 	cmp.w	r8, #31
 800991e:	dd1f      	ble.n	8009960 <_strtod_l+0x5b8>
 8009920:	2500      	movs	r5, #0
 8009922:	462e      	mov	r6, r5
 8009924:	9507      	str	r5, [sp, #28]
 8009926:	9505      	str	r5, [sp, #20]
 8009928:	2322      	movs	r3, #34	; 0x22
 800992a:	f04f 0a00 	mov.w	sl, #0
 800992e:	f04f 0b00 	mov.w	fp, #0
 8009932:	6023      	str	r3, [r4, #0]
 8009934:	e786      	b.n	8009844 <_strtod_l+0x49c>
 8009936:	bf00      	nop
 8009938:	0800d17d 	.word	0x0800d17d
 800993c:	0800d1c0 	.word	0x0800d1c0
 8009940:	0800d175 	.word	0x0800d175
 8009944:	0800d304 	.word	0x0800d304
 8009948:	0800d5b0 	.word	0x0800d5b0
 800994c:	0800d490 	.word	0x0800d490
 8009950:	0800d468 	.word	0x0800d468
 8009954:	7ff00000 	.word	0x7ff00000
 8009958:	7ca00000 	.word	0x7ca00000
 800995c:	7fefffff 	.word	0x7fefffff
 8009960:	f018 0310 	ands.w	r3, r8, #16
 8009964:	bf18      	it	ne
 8009966:	236a      	movne	r3, #106	; 0x6a
 8009968:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009d18 <_strtod_l+0x970>
 800996c:	9304      	str	r3, [sp, #16]
 800996e:	4650      	mov	r0, sl
 8009970:	4659      	mov	r1, fp
 8009972:	2300      	movs	r3, #0
 8009974:	f018 0f01 	tst.w	r8, #1
 8009978:	d004      	beq.n	8009984 <_strtod_l+0x5dc>
 800997a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800997e:	f7f6 fe5b 	bl	8000638 <__aeabi_dmul>
 8009982:	2301      	movs	r3, #1
 8009984:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009988:	f109 0908 	add.w	r9, r9, #8
 800998c:	d1f2      	bne.n	8009974 <_strtod_l+0x5cc>
 800998e:	b10b      	cbz	r3, 8009994 <_strtod_l+0x5ec>
 8009990:	4682      	mov	sl, r0
 8009992:	468b      	mov	fp, r1
 8009994:	9b04      	ldr	r3, [sp, #16]
 8009996:	b1c3      	cbz	r3, 80099ca <_strtod_l+0x622>
 8009998:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800999c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	4659      	mov	r1, fp
 80099a4:	dd11      	ble.n	80099ca <_strtod_l+0x622>
 80099a6:	2b1f      	cmp	r3, #31
 80099a8:	f340 8124 	ble.w	8009bf4 <_strtod_l+0x84c>
 80099ac:	2b34      	cmp	r3, #52	; 0x34
 80099ae:	bfde      	ittt	le
 80099b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80099b4:	f04f 33ff 	movle.w	r3, #4294967295
 80099b8:	fa03 f202 	lslle.w	r2, r3, r2
 80099bc:	f04f 0a00 	mov.w	sl, #0
 80099c0:	bfcc      	ite	gt
 80099c2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80099c6:	ea02 0b01 	andle.w	fp, r2, r1
 80099ca:	2200      	movs	r2, #0
 80099cc:	2300      	movs	r3, #0
 80099ce:	4650      	mov	r0, sl
 80099d0:	4659      	mov	r1, fp
 80099d2:	f7f7 f899 	bl	8000b08 <__aeabi_dcmpeq>
 80099d6:	2800      	cmp	r0, #0
 80099d8:	d1a2      	bne.n	8009920 <_strtod_l+0x578>
 80099da:	9b07      	ldr	r3, [sp, #28]
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	9908      	ldr	r1, [sp, #32]
 80099e0:	462b      	mov	r3, r5
 80099e2:	463a      	mov	r2, r7
 80099e4:	4620      	mov	r0, r4
 80099e6:	f001 fe1f 	bl	800b628 <__s2b>
 80099ea:	9007      	str	r0, [sp, #28]
 80099ec:	2800      	cmp	r0, #0
 80099ee:	f43f af1f 	beq.w	8009830 <_strtod_l+0x488>
 80099f2:	9b05      	ldr	r3, [sp, #20]
 80099f4:	1b9e      	subs	r6, r3, r6
 80099f6:	9b06      	ldr	r3, [sp, #24]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	bfb4      	ite	lt
 80099fc:	4633      	movlt	r3, r6
 80099fe:	2300      	movge	r3, #0
 8009a00:	930c      	str	r3, [sp, #48]	; 0x30
 8009a02:	9b06      	ldr	r3, [sp, #24]
 8009a04:	2500      	movs	r5, #0
 8009a06:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009a0a:	9312      	str	r3, [sp, #72]	; 0x48
 8009a0c:	462e      	mov	r6, r5
 8009a0e:	9b07      	ldr	r3, [sp, #28]
 8009a10:	4620      	mov	r0, r4
 8009a12:	6859      	ldr	r1, [r3, #4]
 8009a14:	f001 fd60 	bl	800b4d8 <_Balloc>
 8009a18:	9005      	str	r0, [sp, #20]
 8009a1a:	2800      	cmp	r0, #0
 8009a1c:	f43f af0c 	beq.w	8009838 <_strtod_l+0x490>
 8009a20:	9b07      	ldr	r3, [sp, #28]
 8009a22:	691a      	ldr	r2, [r3, #16]
 8009a24:	3202      	adds	r2, #2
 8009a26:	f103 010c 	add.w	r1, r3, #12
 8009a2a:	0092      	lsls	r2, r2, #2
 8009a2c:	300c      	adds	r0, #12
 8009a2e:	f7fe fde7 	bl	8008600 <memcpy>
 8009a32:	ec4b ab10 	vmov	d0, sl, fp
 8009a36:	aa1a      	add	r2, sp, #104	; 0x68
 8009a38:	a919      	add	r1, sp, #100	; 0x64
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f002 f93a 	bl	800bcb4 <__d2b>
 8009a40:	ec4b ab18 	vmov	d8, sl, fp
 8009a44:	9018      	str	r0, [sp, #96]	; 0x60
 8009a46:	2800      	cmp	r0, #0
 8009a48:	f43f aef6 	beq.w	8009838 <_strtod_l+0x490>
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f001 fe84 	bl	800b75c <__i2b>
 8009a54:	4606      	mov	r6, r0
 8009a56:	2800      	cmp	r0, #0
 8009a58:	f43f aeee 	beq.w	8009838 <_strtod_l+0x490>
 8009a5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a5e:	9904      	ldr	r1, [sp, #16]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	bfab      	itete	ge
 8009a64:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009a66:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009a68:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009a6a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009a6e:	bfac      	ite	ge
 8009a70:	eb03 0902 	addge.w	r9, r3, r2
 8009a74:	1ad7      	sublt	r7, r2, r3
 8009a76:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009a78:	eba3 0801 	sub.w	r8, r3, r1
 8009a7c:	4490      	add	r8, r2
 8009a7e:	4ba1      	ldr	r3, [pc, #644]	; (8009d04 <_strtod_l+0x95c>)
 8009a80:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a84:	4598      	cmp	r8, r3
 8009a86:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009a8a:	f280 80c7 	bge.w	8009c1c <_strtod_l+0x874>
 8009a8e:	eba3 0308 	sub.w	r3, r3, r8
 8009a92:	2b1f      	cmp	r3, #31
 8009a94:	eba2 0203 	sub.w	r2, r2, r3
 8009a98:	f04f 0101 	mov.w	r1, #1
 8009a9c:	f300 80b1 	bgt.w	8009c02 <_strtod_l+0x85a>
 8009aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8009aa4:	930d      	str	r3, [sp, #52]	; 0x34
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	9308      	str	r3, [sp, #32]
 8009aaa:	eb09 0802 	add.w	r8, r9, r2
 8009aae:	9b04      	ldr	r3, [sp, #16]
 8009ab0:	45c1      	cmp	r9, r8
 8009ab2:	4417      	add	r7, r2
 8009ab4:	441f      	add	r7, r3
 8009ab6:	464b      	mov	r3, r9
 8009ab8:	bfa8      	it	ge
 8009aba:	4643      	movge	r3, r8
 8009abc:	42bb      	cmp	r3, r7
 8009abe:	bfa8      	it	ge
 8009ac0:	463b      	movge	r3, r7
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	bfc2      	ittt	gt
 8009ac6:	eba8 0803 	subgt.w	r8, r8, r3
 8009aca:	1aff      	subgt	r7, r7, r3
 8009acc:	eba9 0903 	subgt.w	r9, r9, r3
 8009ad0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	dd17      	ble.n	8009b06 <_strtod_l+0x75e>
 8009ad6:	4631      	mov	r1, r6
 8009ad8:	461a      	mov	r2, r3
 8009ada:	4620      	mov	r0, r4
 8009adc:	f001 fefe 	bl	800b8dc <__pow5mult>
 8009ae0:	4606      	mov	r6, r0
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f43f aea8 	beq.w	8009838 <_strtod_l+0x490>
 8009ae8:	4601      	mov	r1, r0
 8009aea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009aec:	4620      	mov	r0, r4
 8009aee:	f001 fe4b 	bl	800b788 <__multiply>
 8009af2:	900b      	str	r0, [sp, #44]	; 0x2c
 8009af4:	2800      	cmp	r0, #0
 8009af6:	f43f ae9f 	beq.w	8009838 <_strtod_l+0x490>
 8009afa:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009afc:	4620      	mov	r0, r4
 8009afe:	f001 fd2b 	bl	800b558 <_Bfree>
 8009b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b04:	9318      	str	r3, [sp, #96]	; 0x60
 8009b06:	f1b8 0f00 	cmp.w	r8, #0
 8009b0a:	f300 808c 	bgt.w	8009c26 <_strtod_l+0x87e>
 8009b0e:	9b06      	ldr	r3, [sp, #24]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	dd08      	ble.n	8009b26 <_strtod_l+0x77e>
 8009b14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b16:	9905      	ldr	r1, [sp, #20]
 8009b18:	4620      	mov	r0, r4
 8009b1a:	f001 fedf 	bl	800b8dc <__pow5mult>
 8009b1e:	9005      	str	r0, [sp, #20]
 8009b20:	2800      	cmp	r0, #0
 8009b22:	f43f ae89 	beq.w	8009838 <_strtod_l+0x490>
 8009b26:	2f00      	cmp	r7, #0
 8009b28:	dd08      	ble.n	8009b3c <_strtod_l+0x794>
 8009b2a:	9905      	ldr	r1, [sp, #20]
 8009b2c:	463a      	mov	r2, r7
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f001 ff2e 	bl	800b990 <__lshift>
 8009b34:	9005      	str	r0, [sp, #20]
 8009b36:	2800      	cmp	r0, #0
 8009b38:	f43f ae7e 	beq.w	8009838 <_strtod_l+0x490>
 8009b3c:	f1b9 0f00 	cmp.w	r9, #0
 8009b40:	dd08      	ble.n	8009b54 <_strtod_l+0x7ac>
 8009b42:	4631      	mov	r1, r6
 8009b44:	464a      	mov	r2, r9
 8009b46:	4620      	mov	r0, r4
 8009b48:	f001 ff22 	bl	800b990 <__lshift>
 8009b4c:	4606      	mov	r6, r0
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	f43f ae72 	beq.w	8009838 <_strtod_l+0x490>
 8009b54:	9a05      	ldr	r2, [sp, #20]
 8009b56:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009b58:	4620      	mov	r0, r4
 8009b5a:	f001 ffa5 	bl	800baa8 <__mdiff>
 8009b5e:	4605      	mov	r5, r0
 8009b60:	2800      	cmp	r0, #0
 8009b62:	f43f ae69 	beq.w	8009838 <_strtod_l+0x490>
 8009b66:	68c3      	ldr	r3, [r0, #12]
 8009b68:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	60c3      	str	r3, [r0, #12]
 8009b6e:	4631      	mov	r1, r6
 8009b70:	f001 ff7e 	bl	800ba70 <__mcmp>
 8009b74:	2800      	cmp	r0, #0
 8009b76:	da60      	bge.n	8009c3a <_strtod_l+0x892>
 8009b78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b7a:	ea53 030a 	orrs.w	r3, r3, sl
 8009b7e:	f040 8082 	bne.w	8009c86 <_strtod_l+0x8de>
 8009b82:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d17d      	bne.n	8009c86 <_strtod_l+0x8de>
 8009b8a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b8e:	0d1b      	lsrs	r3, r3, #20
 8009b90:	051b      	lsls	r3, r3, #20
 8009b92:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009b96:	d976      	bls.n	8009c86 <_strtod_l+0x8de>
 8009b98:	696b      	ldr	r3, [r5, #20]
 8009b9a:	b913      	cbnz	r3, 8009ba2 <_strtod_l+0x7fa>
 8009b9c:	692b      	ldr	r3, [r5, #16]
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	dd71      	ble.n	8009c86 <_strtod_l+0x8de>
 8009ba2:	4629      	mov	r1, r5
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f001 fef2 	bl	800b990 <__lshift>
 8009bac:	4631      	mov	r1, r6
 8009bae:	4605      	mov	r5, r0
 8009bb0:	f001 ff5e 	bl	800ba70 <__mcmp>
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	dd66      	ble.n	8009c86 <_strtod_l+0x8de>
 8009bb8:	9904      	ldr	r1, [sp, #16]
 8009bba:	4a53      	ldr	r2, [pc, #332]	; (8009d08 <_strtod_l+0x960>)
 8009bbc:	465b      	mov	r3, fp
 8009bbe:	2900      	cmp	r1, #0
 8009bc0:	f000 8081 	beq.w	8009cc6 <_strtod_l+0x91e>
 8009bc4:	ea02 010b 	and.w	r1, r2, fp
 8009bc8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009bcc:	dc7b      	bgt.n	8009cc6 <_strtod_l+0x91e>
 8009bce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009bd2:	f77f aea9 	ble.w	8009928 <_strtod_l+0x580>
 8009bd6:	4b4d      	ldr	r3, [pc, #308]	; (8009d0c <_strtod_l+0x964>)
 8009bd8:	4650      	mov	r0, sl
 8009bda:	4659      	mov	r1, fp
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f7f6 fd2b 	bl	8000638 <__aeabi_dmul>
 8009be2:	460b      	mov	r3, r1
 8009be4:	4303      	orrs	r3, r0
 8009be6:	bf08      	it	eq
 8009be8:	2322      	moveq	r3, #34	; 0x22
 8009bea:	4682      	mov	sl, r0
 8009bec:	468b      	mov	fp, r1
 8009bee:	bf08      	it	eq
 8009bf0:	6023      	streq	r3, [r4, #0]
 8009bf2:	e62b      	b.n	800984c <_strtod_l+0x4a4>
 8009bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bfc:	ea03 0a0a 	and.w	sl, r3, sl
 8009c00:	e6e3      	b.n	80099ca <_strtod_l+0x622>
 8009c02:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009c06:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009c0a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009c0e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009c12:	fa01 f308 	lsl.w	r3, r1, r8
 8009c16:	9308      	str	r3, [sp, #32]
 8009c18:	910d      	str	r1, [sp, #52]	; 0x34
 8009c1a:	e746      	b.n	8009aaa <_strtod_l+0x702>
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	9308      	str	r3, [sp, #32]
 8009c20:	2301      	movs	r3, #1
 8009c22:	930d      	str	r3, [sp, #52]	; 0x34
 8009c24:	e741      	b.n	8009aaa <_strtod_l+0x702>
 8009c26:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c28:	4642      	mov	r2, r8
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f001 feb0 	bl	800b990 <__lshift>
 8009c30:	9018      	str	r0, [sp, #96]	; 0x60
 8009c32:	2800      	cmp	r0, #0
 8009c34:	f47f af6b 	bne.w	8009b0e <_strtod_l+0x766>
 8009c38:	e5fe      	b.n	8009838 <_strtod_l+0x490>
 8009c3a:	465f      	mov	r7, fp
 8009c3c:	d16e      	bne.n	8009d1c <_strtod_l+0x974>
 8009c3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c44:	b342      	cbz	r2, 8009c98 <_strtod_l+0x8f0>
 8009c46:	4a32      	ldr	r2, [pc, #200]	; (8009d10 <_strtod_l+0x968>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d128      	bne.n	8009c9e <_strtod_l+0x8f6>
 8009c4c:	9b04      	ldr	r3, [sp, #16]
 8009c4e:	4651      	mov	r1, sl
 8009c50:	b1eb      	cbz	r3, 8009c8e <_strtod_l+0x8e6>
 8009c52:	4b2d      	ldr	r3, [pc, #180]	; (8009d08 <_strtod_l+0x960>)
 8009c54:	403b      	ands	r3, r7
 8009c56:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c5e:	d819      	bhi.n	8009c94 <_strtod_l+0x8ec>
 8009c60:	0d1b      	lsrs	r3, r3, #20
 8009c62:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009c66:	fa02 f303 	lsl.w	r3, r2, r3
 8009c6a:	4299      	cmp	r1, r3
 8009c6c:	d117      	bne.n	8009c9e <_strtod_l+0x8f6>
 8009c6e:	4b29      	ldr	r3, [pc, #164]	; (8009d14 <_strtod_l+0x96c>)
 8009c70:	429f      	cmp	r7, r3
 8009c72:	d102      	bne.n	8009c7a <_strtod_l+0x8d2>
 8009c74:	3101      	adds	r1, #1
 8009c76:	f43f addf 	beq.w	8009838 <_strtod_l+0x490>
 8009c7a:	4b23      	ldr	r3, [pc, #140]	; (8009d08 <_strtod_l+0x960>)
 8009c7c:	403b      	ands	r3, r7
 8009c7e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009c82:	f04f 0a00 	mov.w	sl, #0
 8009c86:	9b04      	ldr	r3, [sp, #16]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d1a4      	bne.n	8009bd6 <_strtod_l+0x82e>
 8009c8c:	e5de      	b.n	800984c <_strtod_l+0x4a4>
 8009c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c92:	e7ea      	b.n	8009c6a <_strtod_l+0x8c2>
 8009c94:	4613      	mov	r3, r2
 8009c96:	e7e8      	b.n	8009c6a <_strtod_l+0x8c2>
 8009c98:	ea53 030a 	orrs.w	r3, r3, sl
 8009c9c:	d08c      	beq.n	8009bb8 <_strtod_l+0x810>
 8009c9e:	9b08      	ldr	r3, [sp, #32]
 8009ca0:	b1db      	cbz	r3, 8009cda <_strtod_l+0x932>
 8009ca2:	423b      	tst	r3, r7
 8009ca4:	d0ef      	beq.n	8009c86 <_strtod_l+0x8de>
 8009ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ca8:	9a04      	ldr	r2, [sp, #16]
 8009caa:	4650      	mov	r0, sl
 8009cac:	4659      	mov	r1, fp
 8009cae:	b1c3      	cbz	r3, 8009ce2 <_strtod_l+0x93a>
 8009cb0:	f7ff fb5c 	bl	800936c <sulp>
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	460b      	mov	r3, r1
 8009cb8:	ec51 0b18 	vmov	r0, r1, d8
 8009cbc:	f7f6 fb06 	bl	80002cc <__adddf3>
 8009cc0:	4682      	mov	sl, r0
 8009cc2:	468b      	mov	fp, r1
 8009cc4:	e7df      	b.n	8009c86 <_strtod_l+0x8de>
 8009cc6:	4013      	ands	r3, r2
 8009cc8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009ccc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009cd0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009cd4:	f04f 3aff 	mov.w	sl, #4294967295
 8009cd8:	e7d5      	b.n	8009c86 <_strtod_l+0x8de>
 8009cda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cdc:	ea13 0f0a 	tst.w	r3, sl
 8009ce0:	e7e0      	b.n	8009ca4 <_strtod_l+0x8fc>
 8009ce2:	f7ff fb43 	bl	800936c <sulp>
 8009ce6:	4602      	mov	r2, r0
 8009ce8:	460b      	mov	r3, r1
 8009cea:	ec51 0b18 	vmov	r0, r1, d8
 8009cee:	f7f6 faeb 	bl	80002c8 <__aeabi_dsub>
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	4682      	mov	sl, r0
 8009cf8:	468b      	mov	fp, r1
 8009cfa:	f7f6 ff05 	bl	8000b08 <__aeabi_dcmpeq>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d0c1      	beq.n	8009c86 <_strtod_l+0x8de>
 8009d02:	e611      	b.n	8009928 <_strtod_l+0x580>
 8009d04:	fffffc02 	.word	0xfffffc02
 8009d08:	7ff00000 	.word	0x7ff00000
 8009d0c:	39500000 	.word	0x39500000
 8009d10:	000fffff 	.word	0x000fffff
 8009d14:	7fefffff 	.word	0x7fefffff
 8009d18:	0800d1d8 	.word	0x0800d1d8
 8009d1c:	4631      	mov	r1, r6
 8009d1e:	4628      	mov	r0, r5
 8009d20:	f002 f824 	bl	800bd6c <__ratio>
 8009d24:	ec59 8b10 	vmov	r8, r9, d0
 8009d28:	ee10 0a10 	vmov	r0, s0
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009d32:	4649      	mov	r1, r9
 8009d34:	f7f6 fefc 	bl	8000b30 <__aeabi_dcmple>
 8009d38:	2800      	cmp	r0, #0
 8009d3a:	d07a      	beq.n	8009e32 <_strtod_l+0xa8a>
 8009d3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d04a      	beq.n	8009dd8 <_strtod_l+0xa30>
 8009d42:	4b95      	ldr	r3, [pc, #596]	; (8009f98 <_strtod_l+0xbf0>)
 8009d44:	2200      	movs	r2, #0
 8009d46:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d4a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009f98 <_strtod_l+0xbf0>
 8009d4e:	f04f 0800 	mov.w	r8, #0
 8009d52:	4b92      	ldr	r3, [pc, #584]	; (8009f9c <_strtod_l+0xbf4>)
 8009d54:	403b      	ands	r3, r7
 8009d56:	930d      	str	r3, [sp, #52]	; 0x34
 8009d58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d5a:	4b91      	ldr	r3, [pc, #580]	; (8009fa0 <_strtod_l+0xbf8>)
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	f040 80b0 	bne.w	8009ec2 <_strtod_l+0xb1a>
 8009d62:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d66:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009d6a:	ec4b ab10 	vmov	d0, sl, fp
 8009d6e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009d72:	f001 ff23 	bl	800bbbc <__ulp>
 8009d76:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d7a:	ec53 2b10 	vmov	r2, r3, d0
 8009d7e:	f7f6 fc5b 	bl	8000638 <__aeabi_dmul>
 8009d82:	4652      	mov	r2, sl
 8009d84:	465b      	mov	r3, fp
 8009d86:	f7f6 faa1 	bl	80002cc <__adddf3>
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	4983      	ldr	r1, [pc, #524]	; (8009f9c <_strtod_l+0xbf4>)
 8009d8e:	4a85      	ldr	r2, [pc, #532]	; (8009fa4 <_strtod_l+0xbfc>)
 8009d90:	4019      	ands	r1, r3
 8009d92:	4291      	cmp	r1, r2
 8009d94:	4682      	mov	sl, r0
 8009d96:	d960      	bls.n	8009e5a <_strtod_l+0xab2>
 8009d98:	ee18 3a90 	vmov	r3, s17
 8009d9c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d104      	bne.n	8009dae <_strtod_l+0xa06>
 8009da4:	ee18 3a10 	vmov	r3, s16
 8009da8:	3301      	adds	r3, #1
 8009daa:	f43f ad45 	beq.w	8009838 <_strtod_l+0x490>
 8009dae:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009fb0 <_strtod_l+0xc08>
 8009db2:	f04f 3aff 	mov.w	sl, #4294967295
 8009db6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009db8:	4620      	mov	r0, r4
 8009dba:	f001 fbcd 	bl	800b558 <_Bfree>
 8009dbe:	9905      	ldr	r1, [sp, #20]
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	f001 fbc9 	bl	800b558 <_Bfree>
 8009dc6:	4631      	mov	r1, r6
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f001 fbc5 	bl	800b558 <_Bfree>
 8009dce:	4629      	mov	r1, r5
 8009dd0:	4620      	mov	r0, r4
 8009dd2:	f001 fbc1 	bl	800b558 <_Bfree>
 8009dd6:	e61a      	b.n	8009a0e <_strtod_l+0x666>
 8009dd8:	f1ba 0f00 	cmp.w	sl, #0
 8009ddc:	d11b      	bne.n	8009e16 <_strtod_l+0xa6e>
 8009dde:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009de2:	b9f3      	cbnz	r3, 8009e22 <_strtod_l+0xa7a>
 8009de4:	4b6c      	ldr	r3, [pc, #432]	; (8009f98 <_strtod_l+0xbf0>)
 8009de6:	2200      	movs	r2, #0
 8009de8:	4640      	mov	r0, r8
 8009dea:	4649      	mov	r1, r9
 8009dec:	f7f6 fe96 	bl	8000b1c <__aeabi_dcmplt>
 8009df0:	b9d0      	cbnz	r0, 8009e28 <_strtod_l+0xa80>
 8009df2:	4640      	mov	r0, r8
 8009df4:	4649      	mov	r1, r9
 8009df6:	4b6c      	ldr	r3, [pc, #432]	; (8009fa8 <_strtod_l+0xc00>)
 8009df8:	2200      	movs	r2, #0
 8009dfa:	f7f6 fc1d 	bl	8000638 <__aeabi_dmul>
 8009dfe:	4680      	mov	r8, r0
 8009e00:	4689      	mov	r9, r1
 8009e02:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009e06:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009e0a:	9315      	str	r3, [sp, #84]	; 0x54
 8009e0c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009e10:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009e14:	e79d      	b.n	8009d52 <_strtod_l+0x9aa>
 8009e16:	f1ba 0f01 	cmp.w	sl, #1
 8009e1a:	d102      	bne.n	8009e22 <_strtod_l+0xa7a>
 8009e1c:	2f00      	cmp	r7, #0
 8009e1e:	f43f ad83 	beq.w	8009928 <_strtod_l+0x580>
 8009e22:	4b62      	ldr	r3, [pc, #392]	; (8009fac <_strtod_l+0xc04>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	e78e      	b.n	8009d46 <_strtod_l+0x99e>
 8009e28:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009fa8 <_strtod_l+0xc00>
 8009e2c:	f04f 0800 	mov.w	r8, #0
 8009e30:	e7e7      	b.n	8009e02 <_strtod_l+0xa5a>
 8009e32:	4b5d      	ldr	r3, [pc, #372]	; (8009fa8 <_strtod_l+0xc00>)
 8009e34:	4640      	mov	r0, r8
 8009e36:	4649      	mov	r1, r9
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f7f6 fbfd 	bl	8000638 <__aeabi_dmul>
 8009e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e40:	4680      	mov	r8, r0
 8009e42:	4689      	mov	r9, r1
 8009e44:	b933      	cbnz	r3, 8009e54 <_strtod_l+0xaac>
 8009e46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e4a:	900e      	str	r0, [sp, #56]	; 0x38
 8009e4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009e52:	e7dd      	b.n	8009e10 <_strtod_l+0xa68>
 8009e54:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009e58:	e7f9      	b.n	8009e4e <_strtod_l+0xaa6>
 8009e5a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009e5e:	9b04      	ldr	r3, [sp, #16]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1a8      	bne.n	8009db6 <_strtod_l+0xa0e>
 8009e64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009e68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e6a:	0d1b      	lsrs	r3, r3, #20
 8009e6c:	051b      	lsls	r3, r3, #20
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d1a1      	bne.n	8009db6 <_strtod_l+0xa0e>
 8009e72:	4640      	mov	r0, r8
 8009e74:	4649      	mov	r1, r9
 8009e76:	f7f6 ff3f 	bl	8000cf8 <__aeabi_d2lz>
 8009e7a:	f7f6 fbaf 	bl	80005dc <__aeabi_l2d>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	460b      	mov	r3, r1
 8009e82:	4640      	mov	r0, r8
 8009e84:	4649      	mov	r1, r9
 8009e86:	f7f6 fa1f 	bl	80002c8 <__aeabi_dsub>
 8009e8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009e8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e90:	ea43 030a 	orr.w	r3, r3, sl
 8009e94:	4313      	orrs	r3, r2
 8009e96:	4680      	mov	r8, r0
 8009e98:	4689      	mov	r9, r1
 8009e9a:	d055      	beq.n	8009f48 <_strtod_l+0xba0>
 8009e9c:	a336      	add	r3, pc, #216	; (adr r3, 8009f78 <_strtod_l+0xbd0>)
 8009e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea2:	f7f6 fe3b 	bl	8000b1c <__aeabi_dcmplt>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	f47f acd0 	bne.w	800984c <_strtod_l+0x4a4>
 8009eac:	a334      	add	r3, pc, #208	; (adr r3, 8009f80 <_strtod_l+0xbd8>)
 8009eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb2:	4640      	mov	r0, r8
 8009eb4:	4649      	mov	r1, r9
 8009eb6:	f7f6 fe4f 	bl	8000b58 <__aeabi_dcmpgt>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	f43f af7b 	beq.w	8009db6 <_strtod_l+0xa0e>
 8009ec0:	e4c4      	b.n	800984c <_strtod_l+0x4a4>
 8009ec2:	9b04      	ldr	r3, [sp, #16]
 8009ec4:	b333      	cbz	r3, 8009f14 <_strtod_l+0xb6c>
 8009ec6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ec8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009ecc:	d822      	bhi.n	8009f14 <_strtod_l+0xb6c>
 8009ece:	a32e      	add	r3, pc, #184	; (adr r3, 8009f88 <_strtod_l+0xbe0>)
 8009ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed4:	4640      	mov	r0, r8
 8009ed6:	4649      	mov	r1, r9
 8009ed8:	f7f6 fe2a 	bl	8000b30 <__aeabi_dcmple>
 8009edc:	b1a0      	cbz	r0, 8009f08 <_strtod_l+0xb60>
 8009ede:	4649      	mov	r1, r9
 8009ee0:	4640      	mov	r0, r8
 8009ee2:	f7f6 fe81 	bl	8000be8 <__aeabi_d2uiz>
 8009ee6:	2801      	cmp	r0, #1
 8009ee8:	bf38      	it	cc
 8009eea:	2001      	movcc	r0, #1
 8009eec:	f7f6 fb2a 	bl	8000544 <__aeabi_ui2d>
 8009ef0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ef2:	4680      	mov	r8, r0
 8009ef4:	4689      	mov	r9, r1
 8009ef6:	bb23      	cbnz	r3, 8009f42 <_strtod_l+0xb9a>
 8009ef8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009efc:	9010      	str	r0, [sp, #64]	; 0x40
 8009efe:	9311      	str	r3, [sp, #68]	; 0x44
 8009f00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009f04:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f0c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009f10:	1a9b      	subs	r3, r3, r2
 8009f12:	9309      	str	r3, [sp, #36]	; 0x24
 8009f14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f18:	eeb0 0a48 	vmov.f32	s0, s16
 8009f1c:	eef0 0a68 	vmov.f32	s1, s17
 8009f20:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009f24:	f001 fe4a 	bl	800bbbc <__ulp>
 8009f28:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f2c:	ec53 2b10 	vmov	r2, r3, d0
 8009f30:	f7f6 fb82 	bl	8000638 <__aeabi_dmul>
 8009f34:	ec53 2b18 	vmov	r2, r3, d8
 8009f38:	f7f6 f9c8 	bl	80002cc <__adddf3>
 8009f3c:	4682      	mov	sl, r0
 8009f3e:	468b      	mov	fp, r1
 8009f40:	e78d      	b.n	8009e5e <_strtod_l+0xab6>
 8009f42:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009f46:	e7db      	b.n	8009f00 <_strtod_l+0xb58>
 8009f48:	a311      	add	r3, pc, #68	; (adr r3, 8009f90 <_strtod_l+0xbe8>)
 8009f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4e:	f7f6 fde5 	bl	8000b1c <__aeabi_dcmplt>
 8009f52:	e7b2      	b.n	8009eba <_strtod_l+0xb12>
 8009f54:	2300      	movs	r3, #0
 8009f56:	930a      	str	r3, [sp, #40]	; 0x28
 8009f58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009f5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f5c:	6013      	str	r3, [r2, #0]
 8009f5e:	f7ff ba6b 	b.w	8009438 <_strtod_l+0x90>
 8009f62:	2a65      	cmp	r2, #101	; 0x65
 8009f64:	f43f ab5f 	beq.w	8009626 <_strtod_l+0x27e>
 8009f68:	2a45      	cmp	r2, #69	; 0x45
 8009f6a:	f43f ab5c 	beq.w	8009626 <_strtod_l+0x27e>
 8009f6e:	2301      	movs	r3, #1
 8009f70:	f7ff bb94 	b.w	800969c <_strtod_l+0x2f4>
 8009f74:	f3af 8000 	nop.w
 8009f78:	94a03595 	.word	0x94a03595
 8009f7c:	3fdfffff 	.word	0x3fdfffff
 8009f80:	35afe535 	.word	0x35afe535
 8009f84:	3fe00000 	.word	0x3fe00000
 8009f88:	ffc00000 	.word	0xffc00000
 8009f8c:	41dfffff 	.word	0x41dfffff
 8009f90:	94a03595 	.word	0x94a03595
 8009f94:	3fcfffff 	.word	0x3fcfffff
 8009f98:	3ff00000 	.word	0x3ff00000
 8009f9c:	7ff00000 	.word	0x7ff00000
 8009fa0:	7fe00000 	.word	0x7fe00000
 8009fa4:	7c9fffff 	.word	0x7c9fffff
 8009fa8:	3fe00000 	.word	0x3fe00000
 8009fac:	bff00000 	.word	0xbff00000
 8009fb0:	7fefffff 	.word	0x7fefffff

08009fb4 <_strtod_r>:
 8009fb4:	4b01      	ldr	r3, [pc, #4]	; (8009fbc <_strtod_r+0x8>)
 8009fb6:	f7ff b9f7 	b.w	80093a8 <_strtod_l>
 8009fba:	bf00      	nop
 8009fbc:	20000074 	.word	0x20000074

08009fc0 <_strtol_l.constprop.0>:
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc6:	d001      	beq.n	8009fcc <_strtol_l.constprop.0+0xc>
 8009fc8:	2b24      	cmp	r3, #36	; 0x24
 8009fca:	d906      	bls.n	8009fda <_strtol_l.constprop.0+0x1a>
 8009fcc:	f7fe faee 	bl	80085ac <__errno>
 8009fd0:	2316      	movs	r3, #22
 8009fd2:	6003      	str	r3, [r0, #0]
 8009fd4:	2000      	movs	r0, #0
 8009fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fda:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a0c0 <_strtol_l.constprop.0+0x100>
 8009fde:	460d      	mov	r5, r1
 8009fe0:	462e      	mov	r6, r5
 8009fe2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fe6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009fea:	f017 0708 	ands.w	r7, r7, #8
 8009fee:	d1f7      	bne.n	8009fe0 <_strtol_l.constprop.0+0x20>
 8009ff0:	2c2d      	cmp	r4, #45	; 0x2d
 8009ff2:	d132      	bne.n	800a05a <_strtol_l.constprop.0+0x9a>
 8009ff4:	782c      	ldrb	r4, [r5, #0]
 8009ff6:	2701      	movs	r7, #1
 8009ff8:	1cb5      	adds	r5, r6, #2
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d05b      	beq.n	800a0b6 <_strtol_l.constprop.0+0xf6>
 8009ffe:	2b10      	cmp	r3, #16
 800a000:	d109      	bne.n	800a016 <_strtol_l.constprop.0+0x56>
 800a002:	2c30      	cmp	r4, #48	; 0x30
 800a004:	d107      	bne.n	800a016 <_strtol_l.constprop.0+0x56>
 800a006:	782c      	ldrb	r4, [r5, #0]
 800a008:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a00c:	2c58      	cmp	r4, #88	; 0x58
 800a00e:	d14d      	bne.n	800a0ac <_strtol_l.constprop.0+0xec>
 800a010:	786c      	ldrb	r4, [r5, #1]
 800a012:	2310      	movs	r3, #16
 800a014:	3502      	adds	r5, #2
 800a016:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a01a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a01e:	f04f 0c00 	mov.w	ip, #0
 800a022:	fbb8 f9f3 	udiv	r9, r8, r3
 800a026:	4666      	mov	r6, ip
 800a028:	fb03 8a19 	mls	sl, r3, r9, r8
 800a02c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a030:	f1be 0f09 	cmp.w	lr, #9
 800a034:	d816      	bhi.n	800a064 <_strtol_l.constprop.0+0xa4>
 800a036:	4674      	mov	r4, lr
 800a038:	42a3      	cmp	r3, r4
 800a03a:	dd24      	ble.n	800a086 <_strtol_l.constprop.0+0xc6>
 800a03c:	f1bc 0f00 	cmp.w	ip, #0
 800a040:	db1e      	blt.n	800a080 <_strtol_l.constprop.0+0xc0>
 800a042:	45b1      	cmp	r9, r6
 800a044:	d31c      	bcc.n	800a080 <_strtol_l.constprop.0+0xc0>
 800a046:	d101      	bne.n	800a04c <_strtol_l.constprop.0+0x8c>
 800a048:	45a2      	cmp	sl, r4
 800a04a:	db19      	blt.n	800a080 <_strtol_l.constprop.0+0xc0>
 800a04c:	fb06 4603 	mla	r6, r6, r3, r4
 800a050:	f04f 0c01 	mov.w	ip, #1
 800a054:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a058:	e7e8      	b.n	800a02c <_strtol_l.constprop.0+0x6c>
 800a05a:	2c2b      	cmp	r4, #43	; 0x2b
 800a05c:	bf04      	itt	eq
 800a05e:	782c      	ldrbeq	r4, [r5, #0]
 800a060:	1cb5      	addeq	r5, r6, #2
 800a062:	e7ca      	b.n	8009ffa <_strtol_l.constprop.0+0x3a>
 800a064:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a068:	f1be 0f19 	cmp.w	lr, #25
 800a06c:	d801      	bhi.n	800a072 <_strtol_l.constprop.0+0xb2>
 800a06e:	3c37      	subs	r4, #55	; 0x37
 800a070:	e7e2      	b.n	800a038 <_strtol_l.constprop.0+0x78>
 800a072:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a076:	f1be 0f19 	cmp.w	lr, #25
 800a07a:	d804      	bhi.n	800a086 <_strtol_l.constprop.0+0xc6>
 800a07c:	3c57      	subs	r4, #87	; 0x57
 800a07e:	e7db      	b.n	800a038 <_strtol_l.constprop.0+0x78>
 800a080:	f04f 3cff 	mov.w	ip, #4294967295
 800a084:	e7e6      	b.n	800a054 <_strtol_l.constprop.0+0x94>
 800a086:	f1bc 0f00 	cmp.w	ip, #0
 800a08a:	da05      	bge.n	800a098 <_strtol_l.constprop.0+0xd8>
 800a08c:	2322      	movs	r3, #34	; 0x22
 800a08e:	6003      	str	r3, [r0, #0]
 800a090:	4646      	mov	r6, r8
 800a092:	b942      	cbnz	r2, 800a0a6 <_strtol_l.constprop.0+0xe6>
 800a094:	4630      	mov	r0, r6
 800a096:	e79e      	b.n	8009fd6 <_strtol_l.constprop.0+0x16>
 800a098:	b107      	cbz	r7, 800a09c <_strtol_l.constprop.0+0xdc>
 800a09a:	4276      	negs	r6, r6
 800a09c:	2a00      	cmp	r2, #0
 800a09e:	d0f9      	beq.n	800a094 <_strtol_l.constprop.0+0xd4>
 800a0a0:	f1bc 0f00 	cmp.w	ip, #0
 800a0a4:	d000      	beq.n	800a0a8 <_strtol_l.constprop.0+0xe8>
 800a0a6:	1e69      	subs	r1, r5, #1
 800a0a8:	6011      	str	r1, [r2, #0]
 800a0aa:	e7f3      	b.n	800a094 <_strtol_l.constprop.0+0xd4>
 800a0ac:	2430      	movs	r4, #48	; 0x30
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d1b1      	bne.n	800a016 <_strtol_l.constprop.0+0x56>
 800a0b2:	2308      	movs	r3, #8
 800a0b4:	e7af      	b.n	800a016 <_strtol_l.constprop.0+0x56>
 800a0b6:	2c30      	cmp	r4, #48	; 0x30
 800a0b8:	d0a5      	beq.n	800a006 <_strtol_l.constprop.0+0x46>
 800a0ba:	230a      	movs	r3, #10
 800a0bc:	e7ab      	b.n	800a016 <_strtol_l.constprop.0+0x56>
 800a0be:	bf00      	nop
 800a0c0:	0800d201 	.word	0x0800d201

0800a0c4 <_strtol_r>:
 800a0c4:	f7ff bf7c 	b.w	8009fc0 <_strtol_l.constprop.0>

0800a0c8 <quorem>:
 800a0c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0cc:	6903      	ldr	r3, [r0, #16]
 800a0ce:	690c      	ldr	r4, [r1, #16]
 800a0d0:	42a3      	cmp	r3, r4
 800a0d2:	4607      	mov	r7, r0
 800a0d4:	f2c0 8081 	blt.w	800a1da <quorem+0x112>
 800a0d8:	3c01      	subs	r4, #1
 800a0da:	f101 0814 	add.w	r8, r1, #20
 800a0de:	f100 0514 	add.w	r5, r0, #20
 800a0e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0e6:	9301      	str	r3, [sp, #4]
 800a0e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a0ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a0f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a0fc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a100:	d331      	bcc.n	800a166 <quorem+0x9e>
 800a102:	f04f 0e00 	mov.w	lr, #0
 800a106:	4640      	mov	r0, r8
 800a108:	46ac      	mov	ip, r5
 800a10a:	46f2      	mov	sl, lr
 800a10c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a110:	b293      	uxth	r3, r2
 800a112:	fb06 e303 	mla	r3, r6, r3, lr
 800a116:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a11a:	b29b      	uxth	r3, r3
 800a11c:	ebaa 0303 	sub.w	r3, sl, r3
 800a120:	f8dc a000 	ldr.w	sl, [ip]
 800a124:	0c12      	lsrs	r2, r2, #16
 800a126:	fa13 f38a 	uxtah	r3, r3, sl
 800a12a:	fb06 e202 	mla	r2, r6, r2, lr
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	9b00      	ldr	r3, [sp, #0]
 800a132:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a136:	b292      	uxth	r2, r2
 800a138:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a13c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a140:	f8bd 3000 	ldrh.w	r3, [sp]
 800a144:	4581      	cmp	r9, r0
 800a146:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a14a:	f84c 3b04 	str.w	r3, [ip], #4
 800a14e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a152:	d2db      	bcs.n	800a10c <quorem+0x44>
 800a154:	f855 300b 	ldr.w	r3, [r5, fp]
 800a158:	b92b      	cbnz	r3, 800a166 <quorem+0x9e>
 800a15a:	9b01      	ldr	r3, [sp, #4]
 800a15c:	3b04      	subs	r3, #4
 800a15e:	429d      	cmp	r5, r3
 800a160:	461a      	mov	r2, r3
 800a162:	d32e      	bcc.n	800a1c2 <quorem+0xfa>
 800a164:	613c      	str	r4, [r7, #16]
 800a166:	4638      	mov	r0, r7
 800a168:	f001 fc82 	bl	800ba70 <__mcmp>
 800a16c:	2800      	cmp	r0, #0
 800a16e:	db24      	blt.n	800a1ba <quorem+0xf2>
 800a170:	3601      	adds	r6, #1
 800a172:	4628      	mov	r0, r5
 800a174:	f04f 0c00 	mov.w	ip, #0
 800a178:	f858 2b04 	ldr.w	r2, [r8], #4
 800a17c:	f8d0 e000 	ldr.w	lr, [r0]
 800a180:	b293      	uxth	r3, r2
 800a182:	ebac 0303 	sub.w	r3, ip, r3
 800a186:	0c12      	lsrs	r2, r2, #16
 800a188:	fa13 f38e 	uxtah	r3, r3, lr
 800a18c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a190:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a194:	b29b      	uxth	r3, r3
 800a196:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a19a:	45c1      	cmp	r9, r8
 800a19c:	f840 3b04 	str.w	r3, [r0], #4
 800a1a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a1a4:	d2e8      	bcs.n	800a178 <quorem+0xb0>
 800a1a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1ae:	b922      	cbnz	r2, 800a1ba <quorem+0xf2>
 800a1b0:	3b04      	subs	r3, #4
 800a1b2:	429d      	cmp	r5, r3
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	d30a      	bcc.n	800a1ce <quorem+0x106>
 800a1b8:	613c      	str	r4, [r7, #16]
 800a1ba:	4630      	mov	r0, r6
 800a1bc:	b003      	add	sp, #12
 800a1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c2:	6812      	ldr	r2, [r2, #0]
 800a1c4:	3b04      	subs	r3, #4
 800a1c6:	2a00      	cmp	r2, #0
 800a1c8:	d1cc      	bne.n	800a164 <quorem+0x9c>
 800a1ca:	3c01      	subs	r4, #1
 800a1cc:	e7c7      	b.n	800a15e <quorem+0x96>
 800a1ce:	6812      	ldr	r2, [r2, #0]
 800a1d0:	3b04      	subs	r3, #4
 800a1d2:	2a00      	cmp	r2, #0
 800a1d4:	d1f0      	bne.n	800a1b8 <quorem+0xf0>
 800a1d6:	3c01      	subs	r4, #1
 800a1d8:	e7eb      	b.n	800a1b2 <quorem+0xea>
 800a1da:	2000      	movs	r0, #0
 800a1dc:	e7ee      	b.n	800a1bc <quorem+0xf4>
	...

0800a1e0 <_dtoa_r>:
 800a1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1e4:	ed2d 8b04 	vpush	{d8-d9}
 800a1e8:	ec57 6b10 	vmov	r6, r7, d0
 800a1ec:	b093      	sub	sp, #76	; 0x4c
 800a1ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a1f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a1f4:	9106      	str	r1, [sp, #24]
 800a1f6:	ee10 aa10 	vmov	sl, s0
 800a1fa:	4604      	mov	r4, r0
 800a1fc:	9209      	str	r2, [sp, #36]	; 0x24
 800a1fe:	930c      	str	r3, [sp, #48]	; 0x30
 800a200:	46bb      	mov	fp, r7
 800a202:	b975      	cbnz	r5, 800a222 <_dtoa_r+0x42>
 800a204:	2010      	movs	r0, #16
 800a206:	f001 f94d 	bl	800b4a4 <malloc>
 800a20a:	4602      	mov	r2, r0
 800a20c:	6260      	str	r0, [r4, #36]	; 0x24
 800a20e:	b920      	cbnz	r0, 800a21a <_dtoa_r+0x3a>
 800a210:	4ba7      	ldr	r3, [pc, #668]	; (800a4b0 <_dtoa_r+0x2d0>)
 800a212:	21ea      	movs	r1, #234	; 0xea
 800a214:	48a7      	ldr	r0, [pc, #668]	; (800a4b4 <_dtoa_r+0x2d4>)
 800a216:	f002 f8ad 	bl	800c374 <__assert_func>
 800a21a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a21e:	6005      	str	r5, [r0, #0]
 800a220:	60c5      	str	r5, [r0, #12]
 800a222:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a224:	6819      	ldr	r1, [r3, #0]
 800a226:	b151      	cbz	r1, 800a23e <_dtoa_r+0x5e>
 800a228:	685a      	ldr	r2, [r3, #4]
 800a22a:	604a      	str	r2, [r1, #4]
 800a22c:	2301      	movs	r3, #1
 800a22e:	4093      	lsls	r3, r2
 800a230:	608b      	str	r3, [r1, #8]
 800a232:	4620      	mov	r0, r4
 800a234:	f001 f990 	bl	800b558 <_Bfree>
 800a238:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a23a:	2200      	movs	r2, #0
 800a23c:	601a      	str	r2, [r3, #0]
 800a23e:	1e3b      	subs	r3, r7, #0
 800a240:	bfaa      	itet	ge
 800a242:	2300      	movge	r3, #0
 800a244:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a248:	f8c8 3000 	strge.w	r3, [r8]
 800a24c:	4b9a      	ldr	r3, [pc, #616]	; (800a4b8 <_dtoa_r+0x2d8>)
 800a24e:	bfbc      	itt	lt
 800a250:	2201      	movlt	r2, #1
 800a252:	f8c8 2000 	strlt.w	r2, [r8]
 800a256:	ea33 030b 	bics.w	r3, r3, fp
 800a25a:	d11b      	bne.n	800a294 <_dtoa_r+0xb4>
 800a25c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a25e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a262:	6013      	str	r3, [r2, #0]
 800a264:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a268:	4333      	orrs	r3, r6
 800a26a:	f000 8592 	beq.w	800ad92 <_dtoa_r+0xbb2>
 800a26e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a270:	b963      	cbnz	r3, 800a28c <_dtoa_r+0xac>
 800a272:	4b92      	ldr	r3, [pc, #584]	; (800a4bc <_dtoa_r+0x2dc>)
 800a274:	e022      	b.n	800a2bc <_dtoa_r+0xdc>
 800a276:	4b92      	ldr	r3, [pc, #584]	; (800a4c0 <_dtoa_r+0x2e0>)
 800a278:	9301      	str	r3, [sp, #4]
 800a27a:	3308      	adds	r3, #8
 800a27c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a27e:	6013      	str	r3, [r2, #0]
 800a280:	9801      	ldr	r0, [sp, #4]
 800a282:	b013      	add	sp, #76	; 0x4c
 800a284:	ecbd 8b04 	vpop	{d8-d9}
 800a288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a28c:	4b8b      	ldr	r3, [pc, #556]	; (800a4bc <_dtoa_r+0x2dc>)
 800a28e:	9301      	str	r3, [sp, #4]
 800a290:	3303      	adds	r3, #3
 800a292:	e7f3      	b.n	800a27c <_dtoa_r+0x9c>
 800a294:	2200      	movs	r2, #0
 800a296:	2300      	movs	r3, #0
 800a298:	4650      	mov	r0, sl
 800a29a:	4659      	mov	r1, fp
 800a29c:	f7f6 fc34 	bl	8000b08 <__aeabi_dcmpeq>
 800a2a0:	ec4b ab19 	vmov	d9, sl, fp
 800a2a4:	4680      	mov	r8, r0
 800a2a6:	b158      	cbz	r0, 800a2c0 <_dtoa_r+0xe0>
 800a2a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	6013      	str	r3, [r2, #0]
 800a2ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f000 856b 	beq.w	800ad8c <_dtoa_r+0xbac>
 800a2b6:	4883      	ldr	r0, [pc, #524]	; (800a4c4 <_dtoa_r+0x2e4>)
 800a2b8:	6018      	str	r0, [r3, #0]
 800a2ba:	1e43      	subs	r3, r0, #1
 800a2bc:	9301      	str	r3, [sp, #4]
 800a2be:	e7df      	b.n	800a280 <_dtoa_r+0xa0>
 800a2c0:	ec4b ab10 	vmov	d0, sl, fp
 800a2c4:	aa10      	add	r2, sp, #64	; 0x40
 800a2c6:	a911      	add	r1, sp, #68	; 0x44
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	f001 fcf3 	bl	800bcb4 <__d2b>
 800a2ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a2d2:	ee08 0a10 	vmov	s16, r0
 800a2d6:	2d00      	cmp	r5, #0
 800a2d8:	f000 8084 	beq.w	800a3e4 <_dtoa_r+0x204>
 800a2dc:	ee19 3a90 	vmov	r3, s19
 800a2e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a2e8:	4656      	mov	r6, sl
 800a2ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a2ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a2f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a2f6:	4b74      	ldr	r3, [pc, #464]	; (800a4c8 <_dtoa_r+0x2e8>)
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	4639      	mov	r1, r7
 800a2fe:	f7f5 ffe3 	bl	80002c8 <__aeabi_dsub>
 800a302:	a365      	add	r3, pc, #404	; (adr r3, 800a498 <_dtoa_r+0x2b8>)
 800a304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a308:	f7f6 f996 	bl	8000638 <__aeabi_dmul>
 800a30c:	a364      	add	r3, pc, #400	; (adr r3, 800a4a0 <_dtoa_r+0x2c0>)
 800a30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a312:	f7f5 ffdb 	bl	80002cc <__adddf3>
 800a316:	4606      	mov	r6, r0
 800a318:	4628      	mov	r0, r5
 800a31a:	460f      	mov	r7, r1
 800a31c:	f7f6 f922 	bl	8000564 <__aeabi_i2d>
 800a320:	a361      	add	r3, pc, #388	; (adr r3, 800a4a8 <_dtoa_r+0x2c8>)
 800a322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a326:	f7f6 f987 	bl	8000638 <__aeabi_dmul>
 800a32a:	4602      	mov	r2, r0
 800a32c:	460b      	mov	r3, r1
 800a32e:	4630      	mov	r0, r6
 800a330:	4639      	mov	r1, r7
 800a332:	f7f5 ffcb 	bl	80002cc <__adddf3>
 800a336:	4606      	mov	r6, r0
 800a338:	460f      	mov	r7, r1
 800a33a:	f7f6 fc2d 	bl	8000b98 <__aeabi_d2iz>
 800a33e:	2200      	movs	r2, #0
 800a340:	9000      	str	r0, [sp, #0]
 800a342:	2300      	movs	r3, #0
 800a344:	4630      	mov	r0, r6
 800a346:	4639      	mov	r1, r7
 800a348:	f7f6 fbe8 	bl	8000b1c <__aeabi_dcmplt>
 800a34c:	b150      	cbz	r0, 800a364 <_dtoa_r+0x184>
 800a34e:	9800      	ldr	r0, [sp, #0]
 800a350:	f7f6 f908 	bl	8000564 <__aeabi_i2d>
 800a354:	4632      	mov	r2, r6
 800a356:	463b      	mov	r3, r7
 800a358:	f7f6 fbd6 	bl	8000b08 <__aeabi_dcmpeq>
 800a35c:	b910      	cbnz	r0, 800a364 <_dtoa_r+0x184>
 800a35e:	9b00      	ldr	r3, [sp, #0]
 800a360:	3b01      	subs	r3, #1
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	9b00      	ldr	r3, [sp, #0]
 800a366:	2b16      	cmp	r3, #22
 800a368:	d85a      	bhi.n	800a420 <_dtoa_r+0x240>
 800a36a:	9a00      	ldr	r2, [sp, #0]
 800a36c:	4b57      	ldr	r3, [pc, #348]	; (800a4cc <_dtoa_r+0x2ec>)
 800a36e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a376:	ec51 0b19 	vmov	r0, r1, d9
 800a37a:	f7f6 fbcf 	bl	8000b1c <__aeabi_dcmplt>
 800a37e:	2800      	cmp	r0, #0
 800a380:	d050      	beq.n	800a424 <_dtoa_r+0x244>
 800a382:	9b00      	ldr	r3, [sp, #0]
 800a384:	3b01      	subs	r3, #1
 800a386:	9300      	str	r3, [sp, #0]
 800a388:	2300      	movs	r3, #0
 800a38a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a38c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a38e:	1b5d      	subs	r5, r3, r5
 800a390:	1e6b      	subs	r3, r5, #1
 800a392:	9305      	str	r3, [sp, #20]
 800a394:	bf45      	ittet	mi
 800a396:	f1c5 0301 	rsbmi	r3, r5, #1
 800a39a:	9304      	strmi	r3, [sp, #16]
 800a39c:	2300      	movpl	r3, #0
 800a39e:	2300      	movmi	r3, #0
 800a3a0:	bf4c      	ite	mi
 800a3a2:	9305      	strmi	r3, [sp, #20]
 800a3a4:	9304      	strpl	r3, [sp, #16]
 800a3a6:	9b00      	ldr	r3, [sp, #0]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	db3d      	blt.n	800a428 <_dtoa_r+0x248>
 800a3ac:	9b05      	ldr	r3, [sp, #20]
 800a3ae:	9a00      	ldr	r2, [sp, #0]
 800a3b0:	920a      	str	r2, [sp, #40]	; 0x28
 800a3b2:	4413      	add	r3, r2
 800a3b4:	9305      	str	r3, [sp, #20]
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	9307      	str	r3, [sp, #28]
 800a3ba:	9b06      	ldr	r3, [sp, #24]
 800a3bc:	2b09      	cmp	r3, #9
 800a3be:	f200 8089 	bhi.w	800a4d4 <_dtoa_r+0x2f4>
 800a3c2:	2b05      	cmp	r3, #5
 800a3c4:	bfc4      	itt	gt
 800a3c6:	3b04      	subgt	r3, #4
 800a3c8:	9306      	strgt	r3, [sp, #24]
 800a3ca:	9b06      	ldr	r3, [sp, #24]
 800a3cc:	f1a3 0302 	sub.w	r3, r3, #2
 800a3d0:	bfcc      	ite	gt
 800a3d2:	2500      	movgt	r5, #0
 800a3d4:	2501      	movle	r5, #1
 800a3d6:	2b03      	cmp	r3, #3
 800a3d8:	f200 8087 	bhi.w	800a4ea <_dtoa_r+0x30a>
 800a3dc:	e8df f003 	tbb	[pc, r3]
 800a3e0:	59383a2d 	.word	0x59383a2d
 800a3e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a3e8:	441d      	add	r5, r3
 800a3ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a3ee:	2b20      	cmp	r3, #32
 800a3f0:	bfc1      	itttt	gt
 800a3f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a3f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a3fa:	fa0b f303 	lslgt.w	r3, fp, r3
 800a3fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a402:	bfda      	itte	le
 800a404:	f1c3 0320 	rsble	r3, r3, #32
 800a408:	fa06 f003 	lslle.w	r0, r6, r3
 800a40c:	4318      	orrgt	r0, r3
 800a40e:	f7f6 f899 	bl	8000544 <__aeabi_ui2d>
 800a412:	2301      	movs	r3, #1
 800a414:	4606      	mov	r6, r0
 800a416:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a41a:	3d01      	subs	r5, #1
 800a41c:	930e      	str	r3, [sp, #56]	; 0x38
 800a41e:	e76a      	b.n	800a2f6 <_dtoa_r+0x116>
 800a420:	2301      	movs	r3, #1
 800a422:	e7b2      	b.n	800a38a <_dtoa_r+0x1aa>
 800a424:	900b      	str	r0, [sp, #44]	; 0x2c
 800a426:	e7b1      	b.n	800a38c <_dtoa_r+0x1ac>
 800a428:	9b04      	ldr	r3, [sp, #16]
 800a42a:	9a00      	ldr	r2, [sp, #0]
 800a42c:	1a9b      	subs	r3, r3, r2
 800a42e:	9304      	str	r3, [sp, #16]
 800a430:	4253      	negs	r3, r2
 800a432:	9307      	str	r3, [sp, #28]
 800a434:	2300      	movs	r3, #0
 800a436:	930a      	str	r3, [sp, #40]	; 0x28
 800a438:	e7bf      	b.n	800a3ba <_dtoa_r+0x1da>
 800a43a:	2300      	movs	r3, #0
 800a43c:	9308      	str	r3, [sp, #32]
 800a43e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a440:	2b00      	cmp	r3, #0
 800a442:	dc55      	bgt.n	800a4f0 <_dtoa_r+0x310>
 800a444:	2301      	movs	r3, #1
 800a446:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a44a:	461a      	mov	r2, r3
 800a44c:	9209      	str	r2, [sp, #36]	; 0x24
 800a44e:	e00c      	b.n	800a46a <_dtoa_r+0x28a>
 800a450:	2301      	movs	r3, #1
 800a452:	e7f3      	b.n	800a43c <_dtoa_r+0x25c>
 800a454:	2300      	movs	r3, #0
 800a456:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a458:	9308      	str	r3, [sp, #32]
 800a45a:	9b00      	ldr	r3, [sp, #0]
 800a45c:	4413      	add	r3, r2
 800a45e:	9302      	str	r3, [sp, #8]
 800a460:	3301      	adds	r3, #1
 800a462:	2b01      	cmp	r3, #1
 800a464:	9303      	str	r3, [sp, #12]
 800a466:	bfb8      	it	lt
 800a468:	2301      	movlt	r3, #1
 800a46a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a46c:	2200      	movs	r2, #0
 800a46e:	6042      	str	r2, [r0, #4]
 800a470:	2204      	movs	r2, #4
 800a472:	f102 0614 	add.w	r6, r2, #20
 800a476:	429e      	cmp	r6, r3
 800a478:	6841      	ldr	r1, [r0, #4]
 800a47a:	d93d      	bls.n	800a4f8 <_dtoa_r+0x318>
 800a47c:	4620      	mov	r0, r4
 800a47e:	f001 f82b 	bl	800b4d8 <_Balloc>
 800a482:	9001      	str	r0, [sp, #4]
 800a484:	2800      	cmp	r0, #0
 800a486:	d13b      	bne.n	800a500 <_dtoa_r+0x320>
 800a488:	4b11      	ldr	r3, [pc, #68]	; (800a4d0 <_dtoa_r+0x2f0>)
 800a48a:	4602      	mov	r2, r0
 800a48c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a490:	e6c0      	b.n	800a214 <_dtoa_r+0x34>
 800a492:	2301      	movs	r3, #1
 800a494:	e7df      	b.n	800a456 <_dtoa_r+0x276>
 800a496:	bf00      	nop
 800a498:	636f4361 	.word	0x636f4361
 800a49c:	3fd287a7 	.word	0x3fd287a7
 800a4a0:	8b60c8b3 	.word	0x8b60c8b3
 800a4a4:	3fc68a28 	.word	0x3fc68a28
 800a4a8:	509f79fb 	.word	0x509f79fb
 800a4ac:	3fd34413 	.word	0x3fd34413
 800a4b0:	0800d30e 	.word	0x0800d30e
 800a4b4:	0800d325 	.word	0x0800d325
 800a4b8:	7ff00000 	.word	0x7ff00000
 800a4bc:	0800d30a 	.word	0x0800d30a
 800a4c0:	0800d301 	.word	0x0800d301
 800a4c4:	0800d181 	.word	0x0800d181
 800a4c8:	3ff80000 	.word	0x3ff80000
 800a4cc:	0800d490 	.word	0x0800d490
 800a4d0:	0800d380 	.word	0x0800d380
 800a4d4:	2501      	movs	r5, #1
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	9306      	str	r3, [sp, #24]
 800a4da:	9508      	str	r5, [sp, #32]
 800a4dc:	f04f 33ff 	mov.w	r3, #4294967295
 800a4e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	2312      	movs	r3, #18
 800a4e8:	e7b0      	b.n	800a44c <_dtoa_r+0x26c>
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	9308      	str	r3, [sp, #32]
 800a4ee:	e7f5      	b.n	800a4dc <_dtoa_r+0x2fc>
 800a4f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4f6:	e7b8      	b.n	800a46a <_dtoa_r+0x28a>
 800a4f8:	3101      	adds	r1, #1
 800a4fa:	6041      	str	r1, [r0, #4]
 800a4fc:	0052      	lsls	r2, r2, #1
 800a4fe:	e7b8      	b.n	800a472 <_dtoa_r+0x292>
 800a500:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a502:	9a01      	ldr	r2, [sp, #4]
 800a504:	601a      	str	r2, [r3, #0]
 800a506:	9b03      	ldr	r3, [sp, #12]
 800a508:	2b0e      	cmp	r3, #14
 800a50a:	f200 809d 	bhi.w	800a648 <_dtoa_r+0x468>
 800a50e:	2d00      	cmp	r5, #0
 800a510:	f000 809a 	beq.w	800a648 <_dtoa_r+0x468>
 800a514:	9b00      	ldr	r3, [sp, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	dd32      	ble.n	800a580 <_dtoa_r+0x3a0>
 800a51a:	4ab7      	ldr	r2, [pc, #732]	; (800a7f8 <_dtoa_r+0x618>)
 800a51c:	f003 030f 	and.w	r3, r3, #15
 800a520:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a524:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a528:	9b00      	ldr	r3, [sp, #0]
 800a52a:	05d8      	lsls	r0, r3, #23
 800a52c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a530:	d516      	bpl.n	800a560 <_dtoa_r+0x380>
 800a532:	4bb2      	ldr	r3, [pc, #712]	; (800a7fc <_dtoa_r+0x61c>)
 800a534:	ec51 0b19 	vmov	r0, r1, d9
 800a538:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a53c:	f7f6 f9a6 	bl	800088c <__aeabi_ddiv>
 800a540:	f007 070f 	and.w	r7, r7, #15
 800a544:	4682      	mov	sl, r0
 800a546:	468b      	mov	fp, r1
 800a548:	2503      	movs	r5, #3
 800a54a:	4eac      	ldr	r6, [pc, #688]	; (800a7fc <_dtoa_r+0x61c>)
 800a54c:	b957      	cbnz	r7, 800a564 <_dtoa_r+0x384>
 800a54e:	4642      	mov	r2, r8
 800a550:	464b      	mov	r3, r9
 800a552:	4650      	mov	r0, sl
 800a554:	4659      	mov	r1, fp
 800a556:	f7f6 f999 	bl	800088c <__aeabi_ddiv>
 800a55a:	4682      	mov	sl, r0
 800a55c:	468b      	mov	fp, r1
 800a55e:	e028      	b.n	800a5b2 <_dtoa_r+0x3d2>
 800a560:	2502      	movs	r5, #2
 800a562:	e7f2      	b.n	800a54a <_dtoa_r+0x36a>
 800a564:	07f9      	lsls	r1, r7, #31
 800a566:	d508      	bpl.n	800a57a <_dtoa_r+0x39a>
 800a568:	4640      	mov	r0, r8
 800a56a:	4649      	mov	r1, r9
 800a56c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a570:	f7f6 f862 	bl	8000638 <__aeabi_dmul>
 800a574:	3501      	adds	r5, #1
 800a576:	4680      	mov	r8, r0
 800a578:	4689      	mov	r9, r1
 800a57a:	107f      	asrs	r7, r7, #1
 800a57c:	3608      	adds	r6, #8
 800a57e:	e7e5      	b.n	800a54c <_dtoa_r+0x36c>
 800a580:	f000 809b 	beq.w	800a6ba <_dtoa_r+0x4da>
 800a584:	9b00      	ldr	r3, [sp, #0]
 800a586:	4f9d      	ldr	r7, [pc, #628]	; (800a7fc <_dtoa_r+0x61c>)
 800a588:	425e      	negs	r6, r3
 800a58a:	4b9b      	ldr	r3, [pc, #620]	; (800a7f8 <_dtoa_r+0x618>)
 800a58c:	f006 020f 	and.w	r2, r6, #15
 800a590:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a598:	ec51 0b19 	vmov	r0, r1, d9
 800a59c:	f7f6 f84c 	bl	8000638 <__aeabi_dmul>
 800a5a0:	1136      	asrs	r6, r6, #4
 800a5a2:	4682      	mov	sl, r0
 800a5a4:	468b      	mov	fp, r1
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	2502      	movs	r5, #2
 800a5aa:	2e00      	cmp	r6, #0
 800a5ac:	d17a      	bne.n	800a6a4 <_dtoa_r+0x4c4>
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d1d3      	bne.n	800a55a <_dtoa_r+0x37a>
 800a5b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	f000 8082 	beq.w	800a6be <_dtoa_r+0x4de>
 800a5ba:	4b91      	ldr	r3, [pc, #580]	; (800a800 <_dtoa_r+0x620>)
 800a5bc:	2200      	movs	r2, #0
 800a5be:	4650      	mov	r0, sl
 800a5c0:	4659      	mov	r1, fp
 800a5c2:	f7f6 faab 	bl	8000b1c <__aeabi_dcmplt>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d079      	beq.n	800a6be <_dtoa_r+0x4de>
 800a5ca:	9b03      	ldr	r3, [sp, #12]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d076      	beq.n	800a6be <_dtoa_r+0x4de>
 800a5d0:	9b02      	ldr	r3, [sp, #8]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	dd36      	ble.n	800a644 <_dtoa_r+0x464>
 800a5d6:	9b00      	ldr	r3, [sp, #0]
 800a5d8:	4650      	mov	r0, sl
 800a5da:	4659      	mov	r1, fp
 800a5dc:	1e5f      	subs	r7, r3, #1
 800a5de:	2200      	movs	r2, #0
 800a5e0:	4b88      	ldr	r3, [pc, #544]	; (800a804 <_dtoa_r+0x624>)
 800a5e2:	f7f6 f829 	bl	8000638 <__aeabi_dmul>
 800a5e6:	9e02      	ldr	r6, [sp, #8]
 800a5e8:	4682      	mov	sl, r0
 800a5ea:	468b      	mov	fp, r1
 800a5ec:	3501      	adds	r5, #1
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	f7f5 ffb8 	bl	8000564 <__aeabi_i2d>
 800a5f4:	4652      	mov	r2, sl
 800a5f6:	465b      	mov	r3, fp
 800a5f8:	f7f6 f81e 	bl	8000638 <__aeabi_dmul>
 800a5fc:	4b82      	ldr	r3, [pc, #520]	; (800a808 <_dtoa_r+0x628>)
 800a5fe:	2200      	movs	r2, #0
 800a600:	f7f5 fe64 	bl	80002cc <__adddf3>
 800a604:	46d0      	mov	r8, sl
 800a606:	46d9      	mov	r9, fp
 800a608:	4682      	mov	sl, r0
 800a60a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a60e:	2e00      	cmp	r6, #0
 800a610:	d158      	bne.n	800a6c4 <_dtoa_r+0x4e4>
 800a612:	4b7e      	ldr	r3, [pc, #504]	; (800a80c <_dtoa_r+0x62c>)
 800a614:	2200      	movs	r2, #0
 800a616:	4640      	mov	r0, r8
 800a618:	4649      	mov	r1, r9
 800a61a:	f7f5 fe55 	bl	80002c8 <__aeabi_dsub>
 800a61e:	4652      	mov	r2, sl
 800a620:	465b      	mov	r3, fp
 800a622:	4680      	mov	r8, r0
 800a624:	4689      	mov	r9, r1
 800a626:	f7f6 fa97 	bl	8000b58 <__aeabi_dcmpgt>
 800a62a:	2800      	cmp	r0, #0
 800a62c:	f040 8295 	bne.w	800ab5a <_dtoa_r+0x97a>
 800a630:	4652      	mov	r2, sl
 800a632:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a636:	4640      	mov	r0, r8
 800a638:	4649      	mov	r1, r9
 800a63a:	f7f6 fa6f 	bl	8000b1c <__aeabi_dcmplt>
 800a63e:	2800      	cmp	r0, #0
 800a640:	f040 8289 	bne.w	800ab56 <_dtoa_r+0x976>
 800a644:	ec5b ab19 	vmov	sl, fp, d9
 800a648:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	f2c0 8148 	blt.w	800a8e0 <_dtoa_r+0x700>
 800a650:	9a00      	ldr	r2, [sp, #0]
 800a652:	2a0e      	cmp	r2, #14
 800a654:	f300 8144 	bgt.w	800a8e0 <_dtoa_r+0x700>
 800a658:	4b67      	ldr	r3, [pc, #412]	; (800a7f8 <_dtoa_r+0x618>)
 800a65a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a65e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a664:	2b00      	cmp	r3, #0
 800a666:	f280 80d5 	bge.w	800a814 <_dtoa_r+0x634>
 800a66a:	9b03      	ldr	r3, [sp, #12]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	f300 80d1 	bgt.w	800a814 <_dtoa_r+0x634>
 800a672:	f040 826f 	bne.w	800ab54 <_dtoa_r+0x974>
 800a676:	4b65      	ldr	r3, [pc, #404]	; (800a80c <_dtoa_r+0x62c>)
 800a678:	2200      	movs	r2, #0
 800a67a:	4640      	mov	r0, r8
 800a67c:	4649      	mov	r1, r9
 800a67e:	f7f5 ffdb 	bl	8000638 <__aeabi_dmul>
 800a682:	4652      	mov	r2, sl
 800a684:	465b      	mov	r3, fp
 800a686:	f7f6 fa5d 	bl	8000b44 <__aeabi_dcmpge>
 800a68a:	9e03      	ldr	r6, [sp, #12]
 800a68c:	4637      	mov	r7, r6
 800a68e:	2800      	cmp	r0, #0
 800a690:	f040 8245 	bne.w	800ab1e <_dtoa_r+0x93e>
 800a694:	9d01      	ldr	r5, [sp, #4]
 800a696:	2331      	movs	r3, #49	; 0x31
 800a698:	f805 3b01 	strb.w	r3, [r5], #1
 800a69c:	9b00      	ldr	r3, [sp, #0]
 800a69e:	3301      	adds	r3, #1
 800a6a0:	9300      	str	r3, [sp, #0]
 800a6a2:	e240      	b.n	800ab26 <_dtoa_r+0x946>
 800a6a4:	07f2      	lsls	r2, r6, #31
 800a6a6:	d505      	bpl.n	800a6b4 <_dtoa_r+0x4d4>
 800a6a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6ac:	f7f5 ffc4 	bl	8000638 <__aeabi_dmul>
 800a6b0:	3501      	adds	r5, #1
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	1076      	asrs	r6, r6, #1
 800a6b6:	3708      	adds	r7, #8
 800a6b8:	e777      	b.n	800a5aa <_dtoa_r+0x3ca>
 800a6ba:	2502      	movs	r5, #2
 800a6bc:	e779      	b.n	800a5b2 <_dtoa_r+0x3d2>
 800a6be:	9f00      	ldr	r7, [sp, #0]
 800a6c0:	9e03      	ldr	r6, [sp, #12]
 800a6c2:	e794      	b.n	800a5ee <_dtoa_r+0x40e>
 800a6c4:	9901      	ldr	r1, [sp, #4]
 800a6c6:	4b4c      	ldr	r3, [pc, #304]	; (800a7f8 <_dtoa_r+0x618>)
 800a6c8:	4431      	add	r1, r6
 800a6ca:	910d      	str	r1, [sp, #52]	; 0x34
 800a6cc:	9908      	ldr	r1, [sp, #32]
 800a6ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a6d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a6d6:	2900      	cmp	r1, #0
 800a6d8:	d043      	beq.n	800a762 <_dtoa_r+0x582>
 800a6da:	494d      	ldr	r1, [pc, #308]	; (800a810 <_dtoa_r+0x630>)
 800a6dc:	2000      	movs	r0, #0
 800a6de:	f7f6 f8d5 	bl	800088c <__aeabi_ddiv>
 800a6e2:	4652      	mov	r2, sl
 800a6e4:	465b      	mov	r3, fp
 800a6e6:	f7f5 fdef 	bl	80002c8 <__aeabi_dsub>
 800a6ea:	9d01      	ldr	r5, [sp, #4]
 800a6ec:	4682      	mov	sl, r0
 800a6ee:	468b      	mov	fp, r1
 800a6f0:	4649      	mov	r1, r9
 800a6f2:	4640      	mov	r0, r8
 800a6f4:	f7f6 fa50 	bl	8000b98 <__aeabi_d2iz>
 800a6f8:	4606      	mov	r6, r0
 800a6fa:	f7f5 ff33 	bl	8000564 <__aeabi_i2d>
 800a6fe:	4602      	mov	r2, r0
 800a700:	460b      	mov	r3, r1
 800a702:	4640      	mov	r0, r8
 800a704:	4649      	mov	r1, r9
 800a706:	f7f5 fddf 	bl	80002c8 <__aeabi_dsub>
 800a70a:	3630      	adds	r6, #48	; 0x30
 800a70c:	f805 6b01 	strb.w	r6, [r5], #1
 800a710:	4652      	mov	r2, sl
 800a712:	465b      	mov	r3, fp
 800a714:	4680      	mov	r8, r0
 800a716:	4689      	mov	r9, r1
 800a718:	f7f6 fa00 	bl	8000b1c <__aeabi_dcmplt>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d163      	bne.n	800a7e8 <_dtoa_r+0x608>
 800a720:	4642      	mov	r2, r8
 800a722:	464b      	mov	r3, r9
 800a724:	4936      	ldr	r1, [pc, #216]	; (800a800 <_dtoa_r+0x620>)
 800a726:	2000      	movs	r0, #0
 800a728:	f7f5 fdce 	bl	80002c8 <__aeabi_dsub>
 800a72c:	4652      	mov	r2, sl
 800a72e:	465b      	mov	r3, fp
 800a730:	f7f6 f9f4 	bl	8000b1c <__aeabi_dcmplt>
 800a734:	2800      	cmp	r0, #0
 800a736:	f040 80b5 	bne.w	800a8a4 <_dtoa_r+0x6c4>
 800a73a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a73c:	429d      	cmp	r5, r3
 800a73e:	d081      	beq.n	800a644 <_dtoa_r+0x464>
 800a740:	4b30      	ldr	r3, [pc, #192]	; (800a804 <_dtoa_r+0x624>)
 800a742:	2200      	movs	r2, #0
 800a744:	4650      	mov	r0, sl
 800a746:	4659      	mov	r1, fp
 800a748:	f7f5 ff76 	bl	8000638 <__aeabi_dmul>
 800a74c:	4b2d      	ldr	r3, [pc, #180]	; (800a804 <_dtoa_r+0x624>)
 800a74e:	4682      	mov	sl, r0
 800a750:	468b      	mov	fp, r1
 800a752:	4640      	mov	r0, r8
 800a754:	4649      	mov	r1, r9
 800a756:	2200      	movs	r2, #0
 800a758:	f7f5 ff6e 	bl	8000638 <__aeabi_dmul>
 800a75c:	4680      	mov	r8, r0
 800a75e:	4689      	mov	r9, r1
 800a760:	e7c6      	b.n	800a6f0 <_dtoa_r+0x510>
 800a762:	4650      	mov	r0, sl
 800a764:	4659      	mov	r1, fp
 800a766:	f7f5 ff67 	bl	8000638 <__aeabi_dmul>
 800a76a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a76c:	9d01      	ldr	r5, [sp, #4]
 800a76e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a770:	4682      	mov	sl, r0
 800a772:	468b      	mov	fp, r1
 800a774:	4649      	mov	r1, r9
 800a776:	4640      	mov	r0, r8
 800a778:	f7f6 fa0e 	bl	8000b98 <__aeabi_d2iz>
 800a77c:	4606      	mov	r6, r0
 800a77e:	f7f5 fef1 	bl	8000564 <__aeabi_i2d>
 800a782:	3630      	adds	r6, #48	; 0x30
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	4640      	mov	r0, r8
 800a78a:	4649      	mov	r1, r9
 800a78c:	f7f5 fd9c 	bl	80002c8 <__aeabi_dsub>
 800a790:	f805 6b01 	strb.w	r6, [r5], #1
 800a794:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a796:	429d      	cmp	r5, r3
 800a798:	4680      	mov	r8, r0
 800a79a:	4689      	mov	r9, r1
 800a79c:	f04f 0200 	mov.w	r2, #0
 800a7a0:	d124      	bne.n	800a7ec <_dtoa_r+0x60c>
 800a7a2:	4b1b      	ldr	r3, [pc, #108]	; (800a810 <_dtoa_r+0x630>)
 800a7a4:	4650      	mov	r0, sl
 800a7a6:	4659      	mov	r1, fp
 800a7a8:	f7f5 fd90 	bl	80002cc <__adddf3>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	4640      	mov	r0, r8
 800a7b2:	4649      	mov	r1, r9
 800a7b4:	f7f6 f9d0 	bl	8000b58 <__aeabi_dcmpgt>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	d173      	bne.n	800a8a4 <_dtoa_r+0x6c4>
 800a7bc:	4652      	mov	r2, sl
 800a7be:	465b      	mov	r3, fp
 800a7c0:	4913      	ldr	r1, [pc, #76]	; (800a810 <_dtoa_r+0x630>)
 800a7c2:	2000      	movs	r0, #0
 800a7c4:	f7f5 fd80 	bl	80002c8 <__aeabi_dsub>
 800a7c8:	4602      	mov	r2, r0
 800a7ca:	460b      	mov	r3, r1
 800a7cc:	4640      	mov	r0, r8
 800a7ce:	4649      	mov	r1, r9
 800a7d0:	f7f6 f9a4 	bl	8000b1c <__aeabi_dcmplt>
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	f43f af35 	beq.w	800a644 <_dtoa_r+0x464>
 800a7da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a7dc:	1e6b      	subs	r3, r5, #1
 800a7de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a7e4:	2b30      	cmp	r3, #48	; 0x30
 800a7e6:	d0f8      	beq.n	800a7da <_dtoa_r+0x5fa>
 800a7e8:	9700      	str	r7, [sp, #0]
 800a7ea:	e049      	b.n	800a880 <_dtoa_r+0x6a0>
 800a7ec:	4b05      	ldr	r3, [pc, #20]	; (800a804 <_dtoa_r+0x624>)
 800a7ee:	f7f5 ff23 	bl	8000638 <__aeabi_dmul>
 800a7f2:	4680      	mov	r8, r0
 800a7f4:	4689      	mov	r9, r1
 800a7f6:	e7bd      	b.n	800a774 <_dtoa_r+0x594>
 800a7f8:	0800d490 	.word	0x0800d490
 800a7fc:	0800d468 	.word	0x0800d468
 800a800:	3ff00000 	.word	0x3ff00000
 800a804:	40240000 	.word	0x40240000
 800a808:	401c0000 	.word	0x401c0000
 800a80c:	40140000 	.word	0x40140000
 800a810:	3fe00000 	.word	0x3fe00000
 800a814:	9d01      	ldr	r5, [sp, #4]
 800a816:	4656      	mov	r6, sl
 800a818:	465f      	mov	r7, fp
 800a81a:	4642      	mov	r2, r8
 800a81c:	464b      	mov	r3, r9
 800a81e:	4630      	mov	r0, r6
 800a820:	4639      	mov	r1, r7
 800a822:	f7f6 f833 	bl	800088c <__aeabi_ddiv>
 800a826:	f7f6 f9b7 	bl	8000b98 <__aeabi_d2iz>
 800a82a:	4682      	mov	sl, r0
 800a82c:	f7f5 fe9a 	bl	8000564 <__aeabi_i2d>
 800a830:	4642      	mov	r2, r8
 800a832:	464b      	mov	r3, r9
 800a834:	f7f5 ff00 	bl	8000638 <__aeabi_dmul>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	4630      	mov	r0, r6
 800a83e:	4639      	mov	r1, r7
 800a840:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a844:	f7f5 fd40 	bl	80002c8 <__aeabi_dsub>
 800a848:	f805 6b01 	strb.w	r6, [r5], #1
 800a84c:	9e01      	ldr	r6, [sp, #4]
 800a84e:	9f03      	ldr	r7, [sp, #12]
 800a850:	1bae      	subs	r6, r5, r6
 800a852:	42b7      	cmp	r7, r6
 800a854:	4602      	mov	r2, r0
 800a856:	460b      	mov	r3, r1
 800a858:	d135      	bne.n	800a8c6 <_dtoa_r+0x6e6>
 800a85a:	f7f5 fd37 	bl	80002cc <__adddf3>
 800a85e:	4642      	mov	r2, r8
 800a860:	464b      	mov	r3, r9
 800a862:	4606      	mov	r6, r0
 800a864:	460f      	mov	r7, r1
 800a866:	f7f6 f977 	bl	8000b58 <__aeabi_dcmpgt>
 800a86a:	b9d0      	cbnz	r0, 800a8a2 <_dtoa_r+0x6c2>
 800a86c:	4642      	mov	r2, r8
 800a86e:	464b      	mov	r3, r9
 800a870:	4630      	mov	r0, r6
 800a872:	4639      	mov	r1, r7
 800a874:	f7f6 f948 	bl	8000b08 <__aeabi_dcmpeq>
 800a878:	b110      	cbz	r0, 800a880 <_dtoa_r+0x6a0>
 800a87a:	f01a 0f01 	tst.w	sl, #1
 800a87e:	d110      	bne.n	800a8a2 <_dtoa_r+0x6c2>
 800a880:	4620      	mov	r0, r4
 800a882:	ee18 1a10 	vmov	r1, s16
 800a886:	f000 fe67 	bl	800b558 <_Bfree>
 800a88a:	2300      	movs	r3, #0
 800a88c:	9800      	ldr	r0, [sp, #0]
 800a88e:	702b      	strb	r3, [r5, #0]
 800a890:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a892:	3001      	adds	r0, #1
 800a894:	6018      	str	r0, [r3, #0]
 800a896:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a898:	2b00      	cmp	r3, #0
 800a89a:	f43f acf1 	beq.w	800a280 <_dtoa_r+0xa0>
 800a89e:	601d      	str	r5, [r3, #0]
 800a8a0:	e4ee      	b.n	800a280 <_dtoa_r+0xa0>
 800a8a2:	9f00      	ldr	r7, [sp, #0]
 800a8a4:	462b      	mov	r3, r5
 800a8a6:	461d      	mov	r5, r3
 800a8a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8ac:	2a39      	cmp	r2, #57	; 0x39
 800a8ae:	d106      	bne.n	800a8be <_dtoa_r+0x6de>
 800a8b0:	9a01      	ldr	r2, [sp, #4]
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d1f7      	bne.n	800a8a6 <_dtoa_r+0x6c6>
 800a8b6:	9901      	ldr	r1, [sp, #4]
 800a8b8:	2230      	movs	r2, #48	; 0x30
 800a8ba:	3701      	adds	r7, #1
 800a8bc:	700a      	strb	r2, [r1, #0]
 800a8be:	781a      	ldrb	r2, [r3, #0]
 800a8c0:	3201      	adds	r2, #1
 800a8c2:	701a      	strb	r2, [r3, #0]
 800a8c4:	e790      	b.n	800a7e8 <_dtoa_r+0x608>
 800a8c6:	4ba6      	ldr	r3, [pc, #664]	; (800ab60 <_dtoa_r+0x980>)
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f7f5 feb5 	bl	8000638 <__aeabi_dmul>
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	460f      	mov	r7, r1
 800a8d6:	f7f6 f917 	bl	8000b08 <__aeabi_dcmpeq>
 800a8da:	2800      	cmp	r0, #0
 800a8dc:	d09d      	beq.n	800a81a <_dtoa_r+0x63a>
 800a8de:	e7cf      	b.n	800a880 <_dtoa_r+0x6a0>
 800a8e0:	9a08      	ldr	r2, [sp, #32]
 800a8e2:	2a00      	cmp	r2, #0
 800a8e4:	f000 80d7 	beq.w	800aa96 <_dtoa_r+0x8b6>
 800a8e8:	9a06      	ldr	r2, [sp, #24]
 800a8ea:	2a01      	cmp	r2, #1
 800a8ec:	f300 80ba 	bgt.w	800aa64 <_dtoa_r+0x884>
 800a8f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a8f2:	2a00      	cmp	r2, #0
 800a8f4:	f000 80b2 	beq.w	800aa5c <_dtoa_r+0x87c>
 800a8f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a8fc:	9e07      	ldr	r6, [sp, #28]
 800a8fe:	9d04      	ldr	r5, [sp, #16]
 800a900:	9a04      	ldr	r2, [sp, #16]
 800a902:	441a      	add	r2, r3
 800a904:	9204      	str	r2, [sp, #16]
 800a906:	9a05      	ldr	r2, [sp, #20]
 800a908:	2101      	movs	r1, #1
 800a90a:	441a      	add	r2, r3
 800a90c:	4620      	mov	r0, r4
 800a90e:	9205      	str	r2, [sp, #20]
 800a910:	f000 ff24 	bl	800b75c <__i2b>
 800a914:	4607      	mov	r7, r0
 800a916:	2d00      	cmp	r5, #0
 800a918:	dd0c      	ble.n	800a934 <_dtoa_r+0x754>
 800a91a:	9b05      	ldr	r3, [sp, #20]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	dd09      	ble.n	800a934 <_dtoa_r+0x754>
 800a920:	42ab      	cmp	r3, r5
 800a922:	9a04      	ldr	r2, [sp, #16]
 800a924:	bfa8      	it	ge
 800a926:	462b      	movge	r3, r5
 800a928:	1ad2      	subs	r2, r2, r3
 800a92a:	9204      	str	r2, [sp, #16]
 800a92c:	9a05      	ldr	r2, [sp, #20]
 800a92e:	1aed      	subs	r5, r5, r3
 800a930:	1ad3      	subs	r3, r2, r3
 800a932:	9305      	str	r3, [sp, #20]
 800a934:	9b07      	ldr	r3, [sp, #28]
 800a936:	b31b      	cbz	r3, 800a980 <_dtoa_r+0x7a0>
 800a938:	9b08      	ldr	r3, [sp, #32]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f000 80af 	beq.w	800aa9e <_dtoa_r+0x8be>
 800a940:	2e00      	cmp	r6, #0
 800a942:	dd13      	ble.n	800a96c <_dtoa_r+0x78c>
 800a944:	4639      	mov	r1, r7
 800a946:	4632      	mov	r2, r6
 800a948:	4620      	mov	r0, r4
 800a94a:	f000 ffc7 	bl	800b8dc <__pow5mult>
 800a94e:	ee18 2a10 	vmov	r2, s16
 800a952:	4601      	mov	r1, r0
 800a954:	4607      	mov	r7, r0
 800a956:	4620      	mov	r0, r4
 800a958:	f000 ff16 	bl	800b788 <__multiply>
 800a95c:	ee18 1a10 	vmov	r1, s16
 800a960:	4680      	mov	r8, r0
 800a962:	4620      	mov	r0, r4
 800a964:	f000 fdf8 	bl	800b558 <_Bfree>
 800a968:	ee08 8a10 	vmov	s16, r8
 800a96c:	9b07      	ldr	r3, [sp, #28]
 800a96e:	1b9a      	subs	r2, r3, r6
 800a970:	d006      	beq.n	800a980 <_dtoa_r+0x7a0>
 800a972:	ee18 1a10 	vmov	r1, s16
 800a976:	4620      	mov	r0, r4
 800a978:	f000 ffb0 	bl	800b8dc <__pow5mult>
 800a97c:	ee08 0a10 	vmov	s16, r0
 800a980:	2101      	movs	r1, #1
 800a982:	4620      	mov	r0, r4
 800a984:	f000 feea 	bl	800b75c <__i2b>
 800a988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	4606      	mov	r6, r0
 800a98e:	f340 8088 	ble.w	800aaa2 <_dtoa_r+0x8c2>
 800a992:	461a      	mov	r2, r3
 800a994:	4601      	mov	r1, r0
 800a996:	4620      	mov	r0, r4
 800a998:	f000 ffa0 	bl	800b8dc <__pow5mult>
 800a99c:	9b06      	ldr	r3, [sp, #24]
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	4606      	mov	r6, r0
 800a9a2:	f340 8081 	ble.w	800aaa8 <_dtoa_r+0x8c8>
 800a9a6:	f04f 0800 	mov.w	r8, #0
 800a9aa:	6933      	ldr	r3, [r6, #16]
 800a9ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a9b0:	6918      	ldr	r0, [r3, #16]
 800a9b2:	f000 fe83 	bl	800b6bc <__hi0bits>
 800a9b6:	f1c0 0020 	rsb	r0, r0, #32
 800a9ba:	9b05      	ldr	r3, [sp, #20]
 800a9bc:	4418      	add	r0, r3
 800a9be:	f010 001f 	ands.w	r0, r0, #31
 800a9c2:	f000 8092 	beq.w	800aaea <_dtoa_r+0x90a>
 800a9c6:	f1c0 0320 	rsb	r3, r0, #32
 800a9ca:	2b04      	cmp	r3, #4
 800a9cc:	f340 808a 	ble.w	800aae4 <_dtoa_r+0x904>
 800a9d0:	f1c0 001c 	rsb	r0, r0, #28
 800a9d4:	9b04      	ldr	r3, [sp, #16]
 800a9d6:	4403      	add	r3, r0
 800a9d8:	9304      	str	r3, [sp, #16]
 800a9da:	9b05      	ldr	r3, [sp, #20]
 800a9dc:	4403      	add	r3, r0
 800a9de:	4405      	add	r5, r0
 800a9e0:	9305      	str	r3, [sp, #20]
 800a9e2:	9b04      	ldr	r3, [sp, #16]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	dd07      	ble.n	800a9f8 <_dtoa_r+0x818>
 800a9e8:	ee18 1a10 	vmov	r1, s16
 800a9ec:	461a      	mov	r2, r3
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f000 ffce 	bl	800b990 <__lshift>
 800a9f4:	ee08 0a10 	vmov	s16, r0
 800a9f8:	9b05      	ldr	r3, [sp, #20]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	dd05      	ble.n	800aa0a <_dtoa_r+0x82a>
 800a9fe:	4631      	mov	r1, r6
 800aa00:	461a      	mov	r2, r3
 800aa02:	4620      	mov	r0, r4
 800aa04:	f000 ffc4 	bl	800b990 <__lshift>
 800aa08:	4606      	mov	r6, r0
 800aa0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d06e      	beq.n	800aaee <_dtoa_r+0x90e>
 800aa10:	ee18 0a10 	vmov	r0, s16
 800aa14:	4631      	mov	r1, r6
 800aa16:	f001 f82b 	bl	800ba70 <__mcmp>
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	da67      	bge.n	800aaee <_dtoa_r+0x90e>
 800aa1e:	9b00      	ldr	r3, [sp, #0]
 800aa20:	3b01      	subs	r3, #1
 800aa22:	ee18 1a10 	vmov	r1, s16
 800aa26:	9300      	str	r3, [sp, #0]
 800aa28:	220a      	movs	r2, #10
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f000 fdb5 	bl	800b59c <__multadd>
 800aa32:	9b08      	ldr	r3, [sp, #32]
 800aa34:	ee08 0a10 	vmov	s16, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	f000 81b1 	beq.w	800ada0 <_dtoa_r+0xbc0>
 800aa3e:	2300      	movs	r3, #0
 800aa40:	4639      	mov	r1, r7
 800aa42:	220a      	movs	r2, #10
 800aa44:	4620      	mov	r0, r4
 800aa46:	f000 fda9 	bl	800b59c <__multadd>
 800aa4a:	9b02      	ldr	r3, [sp, #8]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	4607      	mov	r7, r0
 800aa50:	f300 808e 	bgt.w	800ab70 <_dtoa_r+0x990>
 800aa54:	9b06      	ldr	r3, [sp, #24]
 800aa56:	2b02      	cmp	r3, #2
 800aa58:	dc51      	bgt.n	800aafe <_dtoa_r+0x91e>
 800aa5a:	e089      	b.n	800ab70 <_dtoa_r+0x990>
 800aa5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa62:	e74b      	b.n	800a8fc <_dtoa_r+0x71c>
 800aa64:	9b03      	ldr	r3, [sp, #12]
 800aa66:	1e5e      	subs	r6, r3, #1
 800aa68:	9b07      	ldr	r3, [sp, #28]
 800aa6a:	42b3      	cmp	r3, r6
 800aa6c:	bfbf      	itttt	lt
 800aa6e:	9b07      	ldrlt	r3, [sp, #28]
 800aa70:	9607      	strlt	r6, [sp, #28]
 800aa72:	1af2      	sublt	r2, r6, r3
 800aa74:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aa76:	bfb6      	itet	lt
 800aa78:	189b      	addlt	r3, r3, r2
 800aa7a:	1b9e      	subge	r6, r3, r6
 800aa7c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aa7e:	9b03      	ldr	r3, [sp, #12]
 800aa80:	bfb8      	it	lt
 800aa82:	2600      	movlt	r6, #0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	bfb7      	itett	lt
 800aa88:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aa8c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800aa90:	1a9d      	sublt	r5, r3, r2
 800aa92:	2300      	movlt	r3, #0
 800aa94:	e734      	b.n	800a900 <_dtoa_r+0x720>
 800aa96:	9e07      	ldr	r6, [sp, #28]
 800aa98:	9d04      	ldr	r5, [sp, #16]
 800aa9a:	9f08      	ldr	r7, [sp, #32]
 800aa9c:	e73b      	b.n	800a916 <_dtoa_r+0x736>
 800aa9e:	9a07      	ldr	r2, [sp, #28]
 800aaa0:	e767      	b.n	800a972 <_dtoa_r+0x792>
 800aaa2:	9b06      	ldr	r3, [sp, #24]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	dc18      	bgt.n	800aada <_dtoa_r+0x8fa>
 800aaa8:	f1ba 0f00 	cmp.w	sl, #0
 800aaac:	d115      	bne.n	800aada <_dtoa_r+0x8fa>
 800aaae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aab2:	b993      	cbnz	r3, 800aada <_dtoa_r+0x8fa>
 800aab4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aab8:	0d1b      	lsrs	r3, r3, #20
 800aaba:	051b      	lsls	r3, r3, #20
 800aabc:	b183      	cbz	r3, 800aae0 <_dtoa_r+0x900>
 800aabe:	9b04      	ldr	r3, [sp, #16]
 800aac0:	3301      	adds	r3, #1
 800aac2:	9304      	str	r3, [sp, #16]
 800aac4:	9b05      	ldr	r3, [sp, #20]
 800aac6:	3301      	adds	r3, #1
 800aac8:	9305      	str	r3, [sp, #20]
 800aaca:	f04f 0801 	mov.w	r8, #1
 800aace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f47f af6a 	bne.w	800a9aa <_dtoa_r+0x7ca>
 800aad6:	2001      	movs	r0, #1
 800aad8:	e76f      	b.n	800a9ba <_dtoa_r+0x7da>
 800aada:	f04f 0800 	mov.w	r8, #0
 800aade:	e7f6      	b.n	800aace <_dtoa_r+0x8ee>
 800aae0:	4698      	mov	r8, r3
 800aae2:	e7f4      	b.n	800aace <_dtoa_r+0x8ee>
 800aae4:	f43f af7d 	beq.w	800a9e2 <_dtoa_r+0x802>
 800aae8:	4618      	mov	r0, r3
 800aaea:	301c      	adds	r0, #28
 800aaec:	e772      	b.n	800a9d4 <_dtoa_r+0x7f4>
 800aaee:	9b03      	ldr	r3, [sp, #12]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	dc37      	bgt.n	800ab64 <_dtoa_r+0x984>
 800aaf4:	9b06      	ldr	r3, [sp, #24]
 800aaf6:	2b02      	cmp	r3, #2
 800aaf8:	dd34      	ble.n	800ab64 <_dtoa_r+0x984>
 800aafa:	9b03      	ldr	r3, [sp, #12]
 800aafc:	9302      	str	r3, [sp, #8]
 800aafe:	9b02      	ldr	r3, [sp, #8]
 800ab00:	b96b      	cbnz	r3, 800ab1e <_dtoa_r+0x93e>
 800ab02:	4631      	mov	r1, r6
 800ab04:	2205      	movs	r2, #5
 800ab06:	4620      	mov	r0, r4
 800ab08:	f000 fd48 	bl	800b59c <__multadd>
 800ab0c:	4601      	mov	r1, r0
 800ab0e:	4606      	mov	r6, r0
 800ab10:	ee18 0a10 	vmov	r0, s16
 800ab14:	f000 ffac 	bl	800ba70 <__mcmp>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	f73f adbb 	bgt.w	800a694 <_dtoa_r+0x4b4>
 800ab1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab20:	9d01      	ldr	r5, [sp, #4]
 800ab22:	43db      	mvns	r3, r3
 800ab24:	9300      	str	r3, [sp, #0]
 800ab26:	f04f 0800 	mov.w	r8, #0
 800ab2a:	4631      	mov	r1, r6
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	f000 fd13 	bl	800b558 <_Bfree>
 800ab32:	2f00      	cmp	r7, #0
 800ab34:	f43f aea4 	beq.w	800a880 <_dtoa_r+0x6a0>
 800ab38:	f1b8 0f00 	cmp.w	r8, #0
 800ab3c:	d005      	beq.n	800ab4a <_dtoa_r+0x96a>
 800ab3e:	45b8      	cmp	r8, r7
 800ab40:	d003      	beq.n	800ab4a <_dtoa_r+0x96a>
 800ab42:	4641      	mov	r1, r8
 800ab44:	4620      	mov	r0, r4
 800ab46:	f000 fd07 	bl	800b558 <_Bfree>
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	4620      	mov	r0, r4
 800ab4e:	f000 fd03 	bl	800b558 <_Bfree>
 800ab52:	e695      	b.n	800a880 <_dtoa_r+0x6a0>
 800ab54:	2600      	movs	r6, #0
 800ab56:	4637      	mov	r7, r6
 800ab58:	e7e1      	b.n	800ab1e <_dtoa_r+0x93e>
 800ab5a:	9700      	str	r7, [sp, #0]
 800ab5c:	4637      	mov	r7, r6
 800ab5e:	e599      	b.n	800a694 <_dtoa_r+0x4b4>
 800ab60:	40240000 	.word	0x40240000
 800ab64:	9b08      	ldr	r3, [sp, #32]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	f000 80ca 	beq.w	800ad00 <_dtoa_r+0xb20>
 800ab6c:	9b03      	ldr	r3, [sp, #12]
 800ab6e:	9302      	str	r3, [sp, #8]
 800ab70:	2d00      	cmp	r5, #0
 800ab72:	dd05      	ble.n	800ab80 <_dtoa_r+0x9a0>
 800ab74:	4639      	mov	r1, r7
 800ab76:	462a      	mov	r2, r5
 800ab78:	4620      	mov	r0, r4
 800ab7a:	f000 ff09 	bl	800b990 <__lshift>
 800ab7e:	4607      	mov	r7, r0
 800ab80:	f1b8 0f00 	cmp.w	r8, #0
 800ab84:	d05b      	beq.n	800ac3e <_dtoa_r+0xa5e>
 800ab86:	6879      	ldr	r1, [r7, #4]
 800ab88:	4620      	mov	r0, r4
 800ab8a:	f000 fca5 	bl	800b4d8 <_Balloc>
 800ab8e:	4605      	mov	r5, r0
 800ab90:	b928      	cbnz	r0, 800ab9e <_dtoa_r+0x9be>
 800ab92:	4b87      	ldr	r3, [pc, #540]	; (800adb0 <_dtoa_r+0xbd0>)
 800ab94:	4602      	mov	r2, r0
 800ab96:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ab9a:	f7ff bb3b 	b.w	800a214 <_dtoa_r+0x34>
 800ab9e:	693a      	ldr	r2, [r7, #16]
 800aba0:	3202      	adds	r2, #2
 800aba2:	0092      	lsls	r2, r2, #2
 800aba4:	f107 010c 	add.w	r1, r7, #12
 800aba8:	300c      	adds	r0, #12
 800abaa:	f7fd fd29 	bl	8008600 <memcpy>
 800abae:	2201      	movs	r2, #1
 800abb0:	4629      	mov	r1, r5
 800abb2:	4620      	mov	r0, r4
 800abb4:	f000 feec 	bl	800b990 <__lshift>
 800abb8:	9b01      	ldr	r3, [sp, #4]
 800abba:	f103 0901 	add.w	r9, r3, #1
 800abbe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800abc2:	4413      	add	r3, r2
 800abc4:	9305      	str	r3, [sp, #20]
 800abc6:	f00a 0301 	and.w	r3, sl, #1
 800abca:	46b8      	mov	r8, r7
 800abcc:	9304      	str	r3, [sp, #16]
 800abce:	4607      	mov	r7, r0
 800abd0:	4631      	mov	r1, r6
 800abd2:	ee18 0a10 	vmov	r0, s16
 800abd6:	f7ff fa77 	bl	800a0c8 <quorem>
 800abda:	4641      	mov	r1, r8
 800abdc:	9002      	str	r0, [sp, #8]
 800abde:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800abe2:	ee18 0a10 	vmov	r0, s16
 800abe6:	f000 ff43 	bl	800ba70 <__mcmp>
 800abea:	463a      	mov	r2, r7
 800abec:	9003      	str	r0, [sp, #12]
 800abee:	4631      	mov	r1, r6
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 ff59 	bl	800baa8 <__mdiff>
 800abf6:	68c2      	ldr	r2, [r0, #12]
 800abf8:	f109 3bff 	add.w	fp, r9, #4294967295
 800abfc:	4605      	mov	r5, r0
 800abfe:	bb02      	cbnz	r2, 800ac42 <_dtoa_r+0xa62>
 800ac00:	4601      	mov	r1, r0
 800ac02:	ee18 0a10 	vmov	r0, s16
 800ac06:	f000 ff33 	bl	800ba70 <__mcmp>
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	4629      	mov	r1, r5
 800ac0e:	4620      	mov	r0, r4
 800ac10:	9207      	str	r2, [sp, #28]
 800ac12:	f000 fca1 	bl	800b558 <_Bfree>
 800ac16:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac1a:	ea43 0102 	orr.w	r1, r3, r2
 800ac1e:	9b04      	ldr	r3, [sp, #16]
 800ac20:	430b      	orrs	r3, r1
 800ac22:	464d      	mov	r5, r9
 800ac24:	d10f      	bne.n	800ac46 <_dtoa_r+0xa66>
 800ac26:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac2a:	d02a      	beq.n	800ac82 <_dtoa_r+0xaa2>
 800ac2c:	9b03      	ldr	r3, [sp, #12]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	dd02      	ble.n	800ac38 <_dtoa_r+0xa58>
 800ac32:	9b02      	ldr	r3, [sp, #8]
 800ac34:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ac38:	f88b a000 	strb.w	sl, [fp]
 800ac3c:	e775      	b.n	800ab2a <_dtoa_r+0x94a>
 800ac3e:	4638      	mov	r0, r7
 800ac40:	e7ba      	b.n	800abb8 <_dtoa_r+0x9d8>
 800ac42:	2201      	movs	r2, #1
 800ac44:	e7e2      	b.n	800ac0c <_dtoa_r+0xa2c>
 800ac46:	9b03      	ldr	r3, [sp, #12]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	db04      	blt.n	800ac56 <_dtoa_r+0xa76>
 800ac4c:	9906      	ldr	r1, [sp, #24]
 800ac4e:	430b      	orrs	r3, r1
 800ac50:	9904      	ldr	r1, [sp, #16]
 800ac52:	430b      	orrs	r3, r1
 800ac54:	d122      	bne.n	800ac9c <_dtoa_r+0xabc>
 800ac56:	2a00      	cmp	r2, #0
 800ac58:	ddee      	ble.n	800ac38 <_dtoa_r+0xa58>
 800ac5a:	ee18 1a10 	vmov	r1, s16
 800ac5e:	2201      	movs	r2, #1
 800ac60:	4620      	mov	r0, r4
 800ac62:	f000 fe95 	bl	800b990 <__lshift>
 800ac66:	4631      	mov	r1, r6
 800ac68:	ee08 0a10 	vmov	s16, r0
 800ac6c:	f000 ff00 	bl	800ba70 <__mcmp>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	dc03      	bgt.n	800ac7c <_dtoa_r+0xa9c>
 800ac74:	d1e0      	bne.n	800ac38 <_dtoa_r+0xa58>
 800ac76:	f01a 0f01 	tst.w	sl, #1
 800ac7a:	d0dd      	beq.n	800ac38 <_dtoa_r+0xa58>
 800ac7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac80:	d1d7      	bne.n	800ac32 <_dtoa_r+0xa52>
 800ac82:	2339      	movs	r3, #57	; 0x39
 800ac84:	f88b 3000 	strb.w	r3, [fp]
 800ac88:	462b      	mov	r3, r5
 800ac8a:	461d      	mov	r5, r3
 800ac8c:	3b01      	subs	r3, #1
 800ac8e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ac92:	2a39      	cmp	r2, #57	; 0x39
 800ac94:	d071      	beq.n	800ad7a <_dtoa_r+0xb9a>
 800ac96:	3201      	adds	r2, #1
 800ac98:	701a      	strb	r2, [r3, #0]
 800ac9a:	e746      	b.n	800ab2a <_dtoa_r+0x94a>
 800ac9c:	2a00      	cmp	r2, #0
 800ac9e:	dd07      	ble.n	800acb0 <_dtoa_r+0xad0>
 800aca0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aca4:	d0ed      	beq.n	800ac82 <_dtoa_r+0xaa2>
 800aca6:	f10a 0301 	add.w	r3, sl, #1
 800acaa:	f88b 3000 	strb.w	r3, [fp]
 800acae:	e73c      	b.n	800ab2a <_dtoa_r+0x94a>
 800acb0:	9b05      	ldr	r3, [sp, #20]
 800acb2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800acb6:	4599      	cmp	r9, r3
 800acb8:	d047      	beq.n	800ad4a <_dtoa_r+0xb6a>
 800acba:	ee18 1a10 	vmov	r1, s16
 800acbe:	2300      	movs	r3, #0
 800acc0:	220a      	movs	r2, #10
 800acc2:	4620      	mov	r0, r4
 800acc4:	f000 fc6a 	bl	800b59c <__multadd>
 800acc8:	45b8      	cmp	r8, r7
 800acca:	ee08 0a10 	vmov	s16, r0
 800acce:	f04f 0300 	mov.w	r3, #0
 800acd2:	f04f 020a 	mov.w	r2, #10
 800acd6:	4641      	mov	r1, r8
 800acd8:	4620      	mov	r0, r4
 800acda:	d106      	bne.n	800acea <_dtoa_r+0xb0a>
 800acdc:	f000 fc5e 	bl	800b59c <__multadd>
 800ace0:	4680      	mov	r8, r0
 800ace2:	4607      	mov	r7, r0
 800ace4:	f109 0901 	add.w	r9, r9, #1
 800ace8:	e772      	b.n	800abd0 <_dtoa_r+0x9f0>
 800acea:	f000 fc57 	bl	800b59c <__multadd>
 800acee:	4639      	mov	r1, r7
 800acf0:	4680      	mov	r8, r0
 800acf2:	2300      	movs	r3, #0
 800acf4:	220a      	movs	r2, #10
 800acf6:	4620      	mov	r0, r4
 800acf8:	f000 fc50 	bl	800b59c <__multadd>
 800acfc:	4607      	mov	r7, r0
 800acfe:	e7f1      	b.n	800ace4 <_dtoa_r+0xb04>
 800ad00:	9b03      	ldr	r3, [sp, #12]
 800ad02:	9302      	str	r3, [sp, #8]
 800ad04:	9d01      	ldr	r5, [sp, #4]
 800ad06:	ee18 0a10 	vmov	r0, s16
 800ad0a:	4631      	mov	r1, r6
 800ad0c:	f7ff f9dc 	bl	800a0c8 <quorem>
 800ad10:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad14:	9b01      	ldr	r3, [sp, #4]
 800ad16:	f805 ab01 	strb.w	sl, [r5], #1
 800ad1a:	1aea      	subs	r2, r5, r3
 800ad1c:	9b02      	ldr	r3, [sp, #8]
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	dd09      	ble.n	800ad36 <_dtoa_r+0xb56>
 800ad22:	ee18 1a10 	vmov	r1, s16
 800ad26:	2300      	movs	r3, #0
 800ad28:	220a      	movs	r2, #10
 800ad2a:	4620      	mov	r0, r4
 800ad2c:	f000 fc36 	bl	800b59c <__multadd>
 800ad30:	ee08 0a10 	vmov	s16, r0
 800ad34:	e7e7      	b.n	800ad06 <_dtoa_r+0xb26>
 800ad36:	9b02      	ldr	r3, [sp, #8]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	bfc8      	it	gt
 800ad3c:	461d      	movgt	r5, r3
 800ad3e:	9b01      	ldr	r3, [sp, #4]
 800ad40:	bfd8      	it	le
 800ad42:	2501      	movle	r5, #1
 800ad44:	441d      	add	r5, r3
 800ad46:	f04f 0800 	mov.w	r8, #0
 800ad4a:	ee18 1a10 	vmov	r1, s16
 800ad4e:	2201      	movs	r2, #1
 800ad50:	4620      	mov	r0, r4
 800ad52:	f000 fe1d 	bl	800b990 <__lshift>
 800ad56:	4631      	mov	r1, r6
 800ad58:	ee08 0a10 	vmov	s16, r0
 800ad5c:	f000 fe88 	bl	800ba70 <__mcmp>
 800ad60:	2800      	cmp	r0, #0
 800ad62:	dc91      	bgt.n	800ac88 <_dtoa_r+0xaa8>
 800ad64:	d102      	bne.n	800ad6c <_dtoa_r+0xb8c>
 800ad66:	f01a 0f01 	tst.w	sl, #1
 800ad6a:	d18d      	bne.n	800ac88 <_dtoa_r+0xaa8>
 800ad6c:	462b      	mov	r3, r5
 800ad6e:	461d      	mov	r5, r3
 800ad70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad74:	2a30      	cmp	r2, #48	; 0x30
 800ad76:	d0fa      	beq.n	800ad6e <_dtoa_r+0xb8e>
 800ad78:	e6d7      	b.n	800ab2a <_dtoa_r+0x94a>
 800ad7a:	9a01      	ldr	r2, [sp, #4]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d184      	bne.n	800ac8a <_dtoa_r+0xaaa>
 800ad80:	9b00      	ldr	r3, [sp, #0]
 800ad82:	3301      	adds	r3, #1
 800ad84:	9300      	str	r3, [sp, #0]
 800ad86:	2331      	movs	r3, #49	; 0x31
 800ad88:	7013      	strb	r3, [r2, #0]
 800ad8a:	e6ce      	b.n	800ab2a <_dtoa_r+0x94a>
 800ad8c:	4b09      	ldr	r3, [pc, #36]	; (800adb4 <_dtoa_r+0xbd4>)
 800ad8e:	f7ff ba95 	b.w	800a2bc <_dtoa_r+0xdc>
 800ad92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f47f aa6e 	bne.w	800a276 <_dtoa_r+0x96>
 800ad9a:	4b07      	ldr	r3, [pc, #28]	; (800adb8 <_dtoa_r+0xbd8>)
 800ad9c:	f7ff ba8e 	b.w	800a2bc <_dtoa_r+0xdc>
 800ada0:	9b02      	ldr	r3, [sp, #8]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	dcae      	bgt.n	800ad04 <_dtoa_r+0xb24>
 800ada6:	9b06      	ldr	r3, [sp, #24]
 800ada8:	2b02      	cmp	r3, #2
 800adaa:	f73f aea8 	bgt.w	800aafe <_dtoa_r+0x91e>
 800adae:	e7a9      	b.n	800ad04 <_dtoa_r+0xb24>
 800adb0:	0800d380 	.word	0x0800d380
 800adb4:	0800d180 	.word	0x0800d180
 800adb8:	0800d301 	.word	0x0800d301

0800adbc <rshift>:
 800adbc:	6903      	ldr	r3, [r0, #16]
 800adbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800adc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800adc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800adca:	f100 0414 	add.w	r4, r0, #20
 800adce:	dd45      	ble.n	800ae5c <rshift+0xa0>
 800add0:	f011 011f 	ands.w	r1, r1, #31
 800add4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800add8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800addc:	d10c      	bne.n	800adf8 <rshift+0x3c>
 800adde:	f100 0710 	add.w	r7, r0, #16
 800ade2:	4629      	mov	r1, r5
 800ade4:	42b1      	cmp	r1, r6
 800ade6:	d334      	bcc.n	800ae52 <rshift+0x96>
 800ade8:	1a9b      	subs	r3, r3, r2
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	1eea      	subs	r2, r5, #3
 800adee:	4296      	cmp	r6, r2
 800adf0:	bf38      	it	cc
 800adf2:	2300      	movcc	r3, #0
 800adf4:	4423      	add	r3, r4
 800adf6:	e015      	b.n	800ae24 <rshift+0x68>
 800adf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800adfc:	f1c1 0820 	rsb	r8, r1, #32
 800ae00:	40cf      	lsrs	r7, r1
 800ae02:	f105 0e04 	add.w	lr, r5, #4
 800ae06:	46a1      	mov	r9, r4
 800ae08:	4576      	cmp	r6, lr
 800ae0a:	46f4      	mov	ip, lr
 800ae0c:	d815      	bhi.n	800ae3a <rshift+0x7e>
 800ae0e:	1a9a      	subs	r2, r3, r2
 800ae10:	0092      	lsls	r2, r2, #2
 800ae12:	3a04      	subs	r2, #4
 800ae14:	3501      	adds	r5, #1
 800ae16:	42ae      	cmp	r6, r5
 800ae18:	bf38      	it	cc
 800ae1a:	2200      	movcc	r2, #0
 800ae1c:	18a3      	adds	r3, r4, r2
 800ae1e:	50a7      	str	r7, [r4, r2]
 800ae20:	b107      	cbz	r7, 800ae24 <rshift+0x68>
 800ae22:	3304      	adds	r3, #4
 800ae24:	1b1a      	subs	r2, r3, r4
 800ae26:	42a3      	cmp	r3, r4
 800ae28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ae2c:	bf08      	it	eq
 800ae2e:	2300      	moveq	r3, #0
 800ae30:	6102      	str	r2, [r0, #16]
 800ae32:	bf08      	it	eq
 800ae34:	6143      	streq	r3, [r0, #20]
 800ae36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae3a:	f8dc c000 	ldr.w	ip, [ip]
 800ae3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ae42:	ea4c 0707 	orr.w	r7, ip, r7
 800ae46:	f849 7b04 	str.w	r7, [r9], #4
 800ae4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ae4e:	40cf      	lsrs	r7, r1
 800ae50:	e7da      	b.n	800ae08 <rshift+0x4c>
 800ae52:	f851 cb04 	ldr.w	ip, [r1], #4
 800ae56:	f847 cf04 	str.w	ip, [r7, #4]!
 800ae5a:	e7c3      	b.n	800ade4 <rshift+0x28>
 800ae5c:	4623      	mov	r3, r4
 800ae5e:	e7e1      	b.n	800ae24 <rshift+0x68>

0800ae60 <__hexdig_fun>:
 800ae60:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ae64:	2b09      	cmp	r3, #9
 800ae66:	d802      	bhi.n	800ae6e <__hexdig_fun+0xe>
 800ae68:	3820      	subs	r0, #32
 800ae6a:	b2c0      	uxtb	r0, r0
 800ae6c:	4770      	bx	lr
 800ae6e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ae72:	2b05      	cmp	r3, #5
 800ae74:	d801      	bhi.n	800ae7a <__hexdig_fun+0x1a>
 800ae76:	3847      	subs	r0, #71	; 0x47
 800ae78:	e7f7      	b.n	800ae6a <__hexdig_fun+0xa>
 800ae7a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ae7e:	2b05      	cmp	r3, #5
 800ae80:	d801      	bhi.n	800ae86 <__hexdig_fun+0x26>
 800ae82:	3827      	subs	r0, #39	; 0x27
 800ae84:	e7f1      	b.n	800ae6a <__hexdig_fun+0xa>
 800ae86:	2000      	movs	r0, #0
 800ae88:	4770      	bx	lr
	...

0800ae8c <__gethex>:
 800ae8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae90:	ed2d 8b02 	vpush	{d8}
 800ae94:	b089      	sub	sp, #36	; 0x24
 800ae96:	ee08 0a10 	vmov	s16, r0
 800ae9a:	9304      	str	r3, [sp, #16]
 800ae9c:	4bb4      	ldr	r3, [pc, #720]	; (800b170 <__gethex+0x2e4>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	9301      	str	r3, [sp, #4]
 800aea2:	4618      	mov	r0, r3
 800aea4:	468b      	mov	fp, r1
 800aea6:	4690      	mov	r8, r2
 800aea8:	f7f5 f9b2 	bl	8000210 <strlen>
 800aeac:	9b01      	ldr	r3, [sp, #4]
 800aeae:	f8db 2000 	ldr.w	r2, [fp]
 800aeb2:	4403      	add	r3, r0
 800aeb4:	4682      	mov	sl, r0
 800aeb6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800aeba:	9305      	str	r3, [sp, #20]
 800aebc:	1c93      	adds	r3, r2, #2
 800aebe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aec2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aec6:	32fe      	adds	r2, #254	; 0xfe
 800aec8:	18d1      	adds	r1, r2, r3
 800aeca:	461f      	mov	r7, r3
 800aecc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aed0:	9100      	str	r1, [sp, #0]
 800aed2:	2830      	cmp	r0, #48	; 0x30
 800aed4:	d0f8      	beq.n	800aec8 <__gethex+0x3c>
 800aed6:	f7ff ffc3 	bl	800ae60 <__hexdig_fun>
 800aeda:	4604      	mov	r4, r0
 800aedc:	2800      	cmp	r0, #0
 800aede:	d13a      	bne.n	800af56 <__gethex+0xca>
 800aee0:	9901      	ldr	r1, [sp, #4]
 800aee2:	4652      	mov	r2, sl
 800aee4:	4638      	mov	r0, r7
 800aee6:	f001 fa23 	bl	800c330 <strncmp>
 800aeea:	4605      	mov	r5, r0
 800aeec:	2800      	cmp	r0, #0
 800aeee:	d168      	bne.n	800afc2 <__gethex+0x136>
 800aef0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800aef4:	eb07 060a 	add.w	r6, r7, sl
 800aef8:	f7ff ffb2 	bl	800ae60 <__hexdig_fun>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	d062      	beq.n	800afc6 <__gethex+0x13a>
 800af00:	4633      	mov	r3, r6
 800af02:	7818      	ldrb	r0, [r3, #0]
 800af04:	2830      	cmp	r0, #48	; 0x30
 800af06:	461f      	mov	r7, r3
 800af08:	f103 0301 	add.w	r3, r3, #1
 800af0c:	d0f9      	beq.n	800af02 <__gethex+0x76>
 800af0e:	f7ff ffa7 	bl	800ae60 <__hexdig_fun>
 800af12:	2301      	movs	r3, #1
 800af14:	fab0 f480 	clz	r4, r0
 800af18:	0964      	lsrs	r4, r4, #5
 800af1a:	4635      	mov	r5, r6
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	463a      	mov	r2, r7
 800af20:	4616      	mov	r6, r2
 800af22:	3201      	adds	r2, #1
 800af24:	7830      	ldrb	r0, [r6, #0]
 800af26:	f7ff ff9b 	bl	800ae60 <__hexdig_fun>
 800af2a:	2800      	cmp	r0, #0
 800af2c:	d1f8      	bne.n	800af20 <__gethex+0x94>
 800af2e:	9901      	ldr	r1, [sp, #4]
 800af30:	4652      	mov	r2, sl
 800af32:	4630      	mov	r0, r6
 800af34:	f001 f9fc 	bl	800c330 <strncmp>
 800af38:	b980      	cbnz	r0, 800af5c <__gethex+0xd0>
 800af3a:	b94d      	cbnz	r5, 800af50 <__gethex+0xc4>
 800af3c:	eb06 050a 	add.w	r5, r6, sl
 800af40:	462a      	mov	r2, r5
 800af42:	4616      	mov	r6, r2
 800af44:	3201      	adds	r2, #1
 800af46:	7830      	ldrb	r0, [r6, #0]
 800af48:	f7ff ff8a 	bl	800ae60 <__hexdig_fun>
 800af4c:	2800      	cmp	r0, #0
 800af4e:	d1f8      	bne.n	800af42 <__gethex+0xb6>
 800af50:	1bad      	subs	r5, r5, r6
 800af52:	00ad      	lsls	r5, r5, #2
 800af54:	e004      	b.n	800af60 <__gethex+0xd4>
 800af56:	2400      	movs	r4, #0
 800af58:	4625      	mov	r5, r4
 800af5a:	e7e0      	b.n	800af1e <__gethex+0x92>
 800af5c:	2d00      	cmp	r5, #0
 800af5e:	d1f7      	bne.n	800af50 <__gethex+0xc4>
 800af60:	7833      	ldrb	r3, [r6, #0]
 800af62:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800af66:	2b50      	cmp	r3, #80	; 0x50
 800af68:	d13b      	bne.n	800afe2 <__gethex+0x156>
 800af6a:	7873      	ldrb	r3, [r6, #1]
 800af6c:	2b2b      	cmp	r3, #43	; 0x2b
 800af6e:	d02c      	beq.n	800afca <__gethex+0x13e>
 800af70:	2b2d      	cmp	r3, #45	; 0x2d
 800af72:	d02e      	beq.n	800afd2 <__gethex+0x146>
 800af74:	1c71      	adds	r1, r6, #1
 800af76:	f04f 0900 	mov.w	r9, #0
 800af7a:	7808      	ldrb	r0, [r1, #0]
 800af7c:	f7ff ff70 	bl	800ae60 <__hexdig_fun>
 800af80:	1e43      	subs	r3, r0, #1
 800af82:	b2db      	uxtb	r3, r3
 800af84:	2b18      	cmp	r3, #24
 800af86:	d82c      	bhi.n	800afe2 <__gethex+0x156>
 800af88:	f1a0 0210 	sub.w	r2, r0, #16
 800af8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800af90:	f7ff ff66 	bl	800ae60 <__hexdig_fun>
 800af94:	1e43      	subs	r3, r0, #1
 800af96:	b2db      	uxtb	r3, r3
 800af98:	2b18      	cmp	r3, #24
 800af9a:	d91d      	bls.n	800afd8 <__gethex+0x14c>
 800af9c:	f1b9 0f00 	cmp.w	r9, #0
 800afa0:	d000      	beq.n	800afa4 <__gethex+0x118>
 800afa2:	4252      	negs	r2, r2
 800afa4:	4415      	add	r5, r2
 800afa6:	f8cb 1000 	str.w	r1, [fp]
 800afaa:	b1e4      	cbz	r4, 800afe6 <__gethex+0x15a>
 800afac:	9b00      	ldr	r3, [sp, #0]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	bf14      	ite	ne
 800afb2:	2700      	movne	r7, #0
 800afb4:	2706      	moveq	r7, #6
 800afb6:	4638      	mov	r0, r7
 800afb8:	b009      	add	sp, #36	; 0x24
 800afba:	ecbd 8b02 	vpop	{d8}
 800afbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afc2:	463e      	mov	r6, r7
 800afc4:	4625      	mov	r5, r4
 800afc6:	2401      	movs	r4, #1
 800afc8:	e7ca      	b.n	800af60 <__gethex+0xd4>
 800afca:	f04f 0900 	mov.w	r9, #0
 800afce:	1cb1      	adds	r1, r6, #2
 800afd0:	e7d3      	b.n	800af7a <__gethex+0xee>
 800afd2:	f04f 0901 	mov.w	r9, #1
 800afd6:	e7fa      	b.n	800afce <__gethex+0x142>
 800afd8:	230a      	movs	r3, #10
 800afda:	fb03 0202 	mla	r2, r3, r2, r0
 800afde:	3a10      	subs	r2, #16
 800afe0:	e7d4      	b.n	800af8c <__gethex+0x100>
 800afe2:	4631      	mov	r1, r6
 800afe4:	e7df      	b.n	800afa6 <__gethex+0x11a>
 800afe6:	1bf3      	subs	r3, r6, r7
 800afe8:	3b01      	subs	r3, #1
 800afea:	4621      	mov	r1, r4
 800afec:	2b07      	cmp	r3, #7
 800afee:	dc0b      	bgt.n	800b008 <__gethex+0x17c>
 800aff0:	ee18 0a10 	vmov	r0, s16
 800aff4:	f000 fa70 	bl	800b4d8 <_Balloc>
 800aff8:	4604      	mov	r4, r0
 800affa:	b940      	cbnz	r0, 800b00e <__gethex+0x182>
 800affc:	4b5d      	ldr	r3, [pc, #372]	; (800b174 <__gethex+0x2e8>)
 800affe:	4602      	mov	r2, r0
 800b000:	21de      	movs	r1, #222	; 0xde
 800b002:	485d      	ldr	r0, [pc, #372]	; (800b178 <__gethex+0x2ec>)
 800b004:	f001 f9b6 	bl	800c374 <__assert_func>
 800b008:	3101      	adds	r1, #1
 800b00a:	105b      	asrs	r3, r3, #1
 800b00c:	e7ee      	b.n	800afec <__gethex+0x160>
 800b00e:	f100 0914 	add.w	r9, r0, #20
 800b012:	f04f 0b00 	mov.w	fp, #0
 800b016:	f1ca 0301 	rsb	r3, sl, #1
 800b01a:	f8cd 9008 	str.w	r9, [sp, #8]
 800b01e:	f8cd b000 	str.w	fp, [sp]
 800b022:	9306      	str	r3, [sp, #24]
 800b024:	42b7      	cmp	r7, r6
 800b026:	d340      	bcc.n	800b0aa <__gethex+0x21e>
 800b028:	9802      	ldr	r0, [sp, #8]
 800b02a:	9b00      	ldr	r3, [sp, #0]
 800b02c:	f840 3b04 	str.w	r3, [r0], #4
 800b030:	eba0 0009 	sub.w	r0, r0, r9
 800b034:	1080      	asrs	r0, r0, #2
 800b036:	0146      	lsls	r6, r0, #5
 800b038:	6120      	str	r0, [r4, #16]
 800b03a:	4618      	mov	r0, r3
 800b03c:	f000 fb3e 	bl	800b6bc <__hi0bits>
 800b040:	1a30      	subs	r0, r6, r0
 800b042:	f8d8 6000 	ldr.w	r6, [r8]
 800b046:	42b0      	cmp	r0, r6
 800b048:	dd63      	ble.n	800b112 <__gethex+0x286>
 800b04a:	1b87      	subs	r7, r0, r6
 800b04c:	4639      	mov	r1, r7
 800b04e:	4620      	mov	r0, r4
 800b050:	f000 fee2 	bl	800be18 <__any_on>
 800b054:	4682      	mov	sl, r0
 800b056:	b1a8      	cbz	r0, 800b084 <__gethex+0x1f8>
 800b058:	1e7b      	subs	r3, r7, #1
 800b05a:	1159      	asrs	r1, r3, #5
 800b05c:	f003 021f 	and.w	r2, r3, #31
 800b060:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b064:	f04f 0a01 	mov.w	sl, #1
 800b068:	fa0a f202 	lsl.w	r2, sl, r2
 800b06c:	420a      	tst	r2, r1
 800b06e:	d009      	beq.n	800b084 <__gethex+0x1f8>
 800b070:	4553      	cmp	r3, sl
 800b072:	dd05      	ble.n	800b080 <__gethex+0x1f4>
 800b074:	1eb9      	subs	r1, r7, #2
 800b076:	4620      	mov	r0, r4
 800b078:	f000 fece 	bl	800be18 <__any_on>
 800b07c:	2800      	cmp	r0, #0
 800b07e:	d145      	bne.n	800b10c <__gethex+0x280>
 800b080:	f04f 0a02 	mov.w	sl, #2
 800b084:	4639      	mov	r1, r7
 800b086:	4620      	mov	r0, r4
 800b088:	f7ff fe98 	bl	800adbc <rshift>
 800b08c:	443d      	add	r5, r7
 800b08e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b092:	42ab      	cmp	r3, r5
 800b094:	da4c      	bge.n	800b130 <__gethex+0x2a4>
 800b096:	ee18 0a10 	vmov	r0, s16
 800b09a:	4621      	mov	r1, r4
 800b09c:	f000 fa5c 	bl	800b558 <_Bfree>
 800b0a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	6013      	str	r3, [r2, #0]
 800b0a6:	27a3      	movs	r7, #163	; 0xa3
 800b0a8:	e785      	b.n	800afb6 <__gethex+0x12a>
 800b0aa:	1e73      	subs	r3, r6, #1
 800b0ac:	9a05      	ldr	r2, [sp, #20]
 800b0ae:	9303      	str	r3, [sp, #12]
 800b0b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d019      	beq.n	800b0ec <__gethex+0x260>
 800b0b8:	f1bb 0f20 	cmp.w	fp, #32
 800b0bc:	d107      	bne.n	800b0ce <__gethex+0x242>
 800b0be:	9b02      	ldr	r3, [sp, #8]
 800b0c0:	9a00      	ldr	r2, [sp, #0]
 800b0c2:	f843 2b04 	str.w	r2, [r3], #4
 800b0c6:	9302      	str	r3, [sp, #8]
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	9300      	str	r3, [sp, #0]
 800b0cc:	469b      	mov	fp, r3
 800b0ce:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b0d2:	f7ff fec5 	bl	800ae60 <__hexdig_fun>
 800b0d6:	9b00      	ldr	r3, [sp, #0]
 800b0d8:	f000 000f 	and.w	r0, r0, #15
 800b0dc:	fa00 f00b 	lsl.w	r0, r0, fp
 800b0e0:	4303      	orrs	r3, r0
 800b0e2:	9300      	str	r3, [sp, #0]
 800b0e4:	f10b 0b04 	add.w	fp, fp, #4
 800b0e8:	9b03      	ldr	r3, [sp, #12]
 800b0ea:	e00d      	b.n	800b108 <__gethex+0x27c>
 800b0ec:	9b03      	ldr	r3, [sp, #12]
 800b0ee:	9a06      	ldr	r2, [sp, #24]
 800b0f0:	4413      	add	r3, r2
 800b0f2:	42bb      	cmp	r3, r7
 800b0f4:	d3e0      	bcc.n	800b0b8 <__gethex+0x22c>
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	9901      	ldr	r1, [sp, #4]
 800b0fa:	9307      	str	r3, [sp, #28]
 800b0fc:	4652      	mov	r2, sl
 800b0fe:	f001 f917 	bl	800c330 <strncmp>
 800b102:	9b07      	ldr	r3, [sp, #28]
 800b104:	2800      	cmp	r0, #0
 800b106:	d1d7      	bne.n	800b0b8 <__gethex+0x22c>
 800b108:	461e      	mov	r6, r3
 800b10a:	e78b      	b.n	800b024 <__gethex+0x198>
 800b10c:	f04f 0a03 	mov.w	sl, #3
 800b110:	e7b8      	b.n	800b084 <__gethex+0x1f8>
 800b112:	da0a      	bge.n	800b12a <__gethex+0x29e>
 800b114:	1a37      	subs	r7, r6, r0
 800b116:	4621      	mov	r1, r4
 800b118:	ee18 0a10 	vmov	r0, s16
 800b11c:	463a      	mov	r2, r7
 800b11e:	f000 fc37 	bl	800b990 <__lshift>
 800b122:	1bed      	subs	r5, r5, r7
 800b124:	4604      	mov	r4, r0
 800b126:	f100 0914 	add.w	r9, r0, #20
 800b12a:	f04f 0a00 	mov.w	sl, #0
 800b12e:	e7ae      	b.n	800b08e <__gethex+0x202>
 800b130:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b134:	42a8      	cmp	r0, r5
 800b136:	dd72      	ble.n	800b21e <__gethex+0x392>
 800b138:	1b45      	subs	r5, r0, r5
 800b13a:	42ae      	cmp	r6, r5
 800b13c:	dc36      	bgt.n	800b1ac <__gethex+0x320>
 800b13e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b142:	2b02      	cmp	r3, #2
 800b144:	d02a      	beq.n	800b19c <__gethex+0x310>
 800b146:	2b03      	cmp	r3, #3
 800b148:	d02c      	beq.n	800b1a4 <__gethex+0x318>
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	d11c      	bne.n	800b188 <__gethex+0x2fc>
 800b14e:	42ae      	cmp	r6, r5
 800b150:	d11a      	bne.n	800b188 <__gethex+0x2fc>
 800b152:	2e01      	cmp	r6, #1
 800b154:	d112      	bne.n	800b17c <__gethex+0x2f0>
 800b156:	9a04      	ldr	r2, [sp, #16]
 800b158:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b15c:	6013      	str	r3, [r2, #0]
 800b15e:	2301      	movs	r3, #1
 800b160:	6123      	str	r3, [r4, #16]
 800b162:	f8c9 3000 	str.w	r3, [r9]
 800b166:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b168:	2762      	movs	r7, #98	; 0x62
 800b16a:	601c      	str	r4, [r3, #0]
 800b16c:	e723      	b.n	800afb6 <__gethex+0x12a>
 800b16e:	bf00      	nop
 800b170:	0800d3f8 	.word	0x0800d3f8
 800b174:	0800d380 	.word	0x0800d380
 800b178:	0800d391 	.word	0x0800d391
 800b17c:	1e71      	subs	r1, r6, #1
 800b17e:	4620      	mov	r0, r4
 800b180:	f000 fe4a 	bl	800be18 <__any_on>
 800b184:	2800      	cmp	r0, #0
 800b186:	d1e6      	bne.n	800b156 <__gethex+0x2ca>
 800b188:	ee18 0a10 	vmov	r0, s16
 800b18c:	4621      	mov	r1, r4
 800b18e:	f000 f9e3 	bl	800b558 <_Bfree>
 800b192:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b194:	2300      	movs	r3, #0
 800b196:	6013      	str	r3, [r2, #0]
 800b198:	2750      	movs	r7, #80	; 0x50
 800b19a:	e70c      	b.n	800afb6 <__gethex+0x12a>
 800b19c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d1f2      	bne.n	800b188 <__gethex+0x2fc>
 800b1a2:	e7d8      	b.n	800b156 <__gethex+0x2ca>
 800b1a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d1d5      	bne.n	800b156 <__gethex+0x2ca>
 800b1aa:	e7ed      	b.n	800b188 <__gethex+0x2fc>
 800b1ac:	1e6f      	subs	r7, r5, #1
 800b1ae:	f1ba 0f00 	cmp.w	sl, #0
 800b1b2:	d131      	bne.n	800b218 <__gethex+0x38c>
 800b1b4:	b127      	cbz	r7, 800b1c0 <__gethex+0x334>
 800b1b6:	4639      	mov	r1, r7
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	f000 fe2d 	bl	800be18 <__any_on>
 800b1be:	4682      	mov	sl, r0
 800b1c0:	117b      	asrs	r3, r7, #5
 800b1c2:	2101      	movs	r1, #1
 800b1c4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b1c8:	f007 071f 	and.w	r7, r7, #31
 800b1cc:	fa01 f707 	lsl.w	r7, r1, r7
 800b1d0:	421f      	tst	r7, r3
 800b1d2:	4629      	mov	r1, r5
 800b1d4:	4620      	mov	r0, r4
 800b1d6:	bf18      	it	ne
 800b1d8:	f04a 0a02 	orrne.w	sl, sl, #2
 800b1dc:	1b76      	subs	r6, r6, r5
 800b1de:	f7ff fded 	bl	800adbc <rshift>
 800b1e2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b1e6:	2702      	movs	r7, #2
 800b1e8:	f1ba 0f00 	cmp.w	sl, #0
 800b1ec:	d048      	beq.n	800b280 <__gethex+0x3f4>
 800b1ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b1f2:	2b02      	cmp	r3, #2
 800b1f4:	d015      	beq.n	800b222 <__gethex+0x396>
 800b1f6:	2b03      	cmp	r3, #3
 800b1f8:	d017      	beq.n	800b22a <__gethex+0x39e>
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d109      	bne.n	800b212 <__gethex+0x386>
 800b1fe:	f01a 0f02 	tst.w	sl, #2
 800b202:	d006      	beq.n	800b212 <__gethex+0x386>
 800b204:	f8d9 0000 	ldr.w	r0, [r9]
 800b208:	ea4a 0a00 	orr.w	sl, sl, r0
 800b20c:	f01a 0f01 	tst.w	sl, #1
 800b210:	d10e      	bne.n	800b230 <__gethex+0x3a4>
 800b212:	f047 0710 	orr.w	r7, r7, #16
 800b216:	e033      	b.n	800b280 <__gethex+0x3f4>
 800b218:	f04f 0a01 	mov.w	sl, #1
 800b21c:	e7d0      	b.n	800b1c0 <__gethex+0x334>
 800b21e:	2701      	movs	r7, #1
 800b220:	e7e2      	b.n	800b1e8 <__gethex+0x35c>
 800b222:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b224:	f1c3 0301 	rsb	r3, r3, #1
 800b228:	9315      	str	r3, [sp, #84]	; 0x54
 800b22a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d0f0      	beq.n	800b212 <__gethex+0x386>
 800b230:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b234:	f104 0314 	add.w	r3, r4, #20
 800b238:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b23c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b240:	f04f 0c00 	mov.w	ip, #0
 800b244:	4618      	mov	r0, r3
 800b246:	f853 2b04 	ldr.w	r2, [r3], #4
 800b24a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b24e:	d01c      	beq.n	800b28a <__gethex+0x3fe>
 800b250:	3201      	adds	r2, #1
 800b252:	6002      	str	r2, [r0, #0]
 800b254:	2f02      	cmp	r7, #2
 800b256:	f104 0314 	add.w	r3, r4, #20
 800b25a:	d13f      	bne.n	800b2dc <__gethex+0x450>
 800b25c:	f8d8 2000 	ldr.w	r2, [r8]
 800b260:	3a01      	subs	r2, #1
 800b262:	42b2      	cmp	r2, r6
 800b264:	d10a      	bne.n	800b27c <__gethex+0x3f0>
 800b266:	1171      	asrs	r1, r6, #5
 800b268:	2201      	movs	r2, #1
 800b26a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b26e:	f006 061f 	and.w	r6, r6, #31
 800b272:	fa02 f606 	lsl.w	r6, r2, r6
 800b276:	421e      	tst	r6, r3
 800b278:	bf18      	it	ne
 800b27a:	4617      	movne	r7, r2
 800b27c:	f047 0720 	orr.w	r7, r7, #32
 800b280:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b282:	601c      	str	r4, [r3, #0]
 800b284:	9b04      	ldr	r3, [sp, #16]
 800b286:	601d      	str	r5, [r3, #0]
 800b288:	e695      	b.n	800afb6 <__gethex+0x12a>
 800b28a:	4299      	cmp	r1, r3
 800b28c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b290:	d8d8      	bhi.n	800b244 <__gethex+0x3b8>
 800b292:	68a3      	ldr	r3, [r4, #8]
 800b294:	459b      	cmp	fp, r3
 800b296:	db19      	blt.n	800b2cc <__gethex+0x440>
 800b298:	6861      	ldr	r1, [r4, #4]
 800b29a:	ee18 0a10 	vmov	r0, s16
 800b29e:	3101      	adds	r1, #1
 800b2a0:	f000 f91a 	bl	800b4d8 <_Balloc>
 800b2a4:	4681      	mov	r9, r0
 800b2a6:	b918      	cbnz	r0, 800b2b0 <__gethex+0x424>
 800b2a8:	4b1a      	ldr	r3, [pc, #104]	; (800b314 <__gethex+0x488>)
 800b2aa:	4602      	mov	r2, r0
 800b2ac:	2184      	movs	r1, #132	; 0x84
 800b2ae:	e6a8      	b.n	800b002 <__gethex+0x176>
 800b2b0:	6922      	ldr	r2, [r4, #16]
 800b2b2:	3202      	adds	r2, #2
 800b2b4:	f104 010c 	add.w	r1, r4, #12
 800b2b8:	0092      	lsls	r2, r2, #2
 800b2ba:	300c      	adds	r0, #12
 800b2bc:	f7fd f9a0 	bl	8008600 <memcpy>
 800b2c0:	4621      	mov	r1, r4
 800b2c2:	ee18 0a10 	vmov	r0, s16
 800b2c6:	f000 f947 	bl	800b558 <_Bfree>
 800b2ca:	464c      	mov	r4, r9
 800b2cc:	6923      	ldr	r3, [r4, #16]
 800b2ce:	1c5a      	adds	r2, r3, #1
 800b2d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b2d4:	6122      	str	r2, [r4, #16]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	615a      	str	r2, [r3, #20]
 800b2da:	e7bb      	b.n	800b254 <__gethex+0x3c8>
 800b2dc:	6922      	ldr	r2, [r4, #16]
 800b2de:	455a      	cmp	r2, fp
 800b2e0:	dd0b      	ble.n	800b2fa <__gethex+0x46e>
 800b2e2:	2101      	movs	r1, #1
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	f7ff fd69 	bl	800adbc <rshift>
 800b2ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b2ee:	3501      	adds	r5, #1
 800b2f0:	42ab      	cmp	r3, r5
 800b2f2:	f6ff aed0 	blt.w	800b096 <__gethex+0x20a>
 800b2f6:	2701      	movs	r7, #1
 800b2f8:	e7c0      	b.n	800b27c <__gethex+0x3f0>
 800b2fa:	f016 061f 	ands.w	r6, r6, #31
 800b2fe:	d0fa      	beq.n	800b2f6 <__gethex+0x46a>
 800b300:	4453      	add	r3, sl
 800b302:	f1c6 0620 	rsb	r6, r6, #32
 800b306:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b30a:	f000 f9d7 	bl	800b6bc <__hi0bits>
 800b30e:	42b0      	cmp	r0, r6
 800b310:	dbe7      	blt.n	800b2e2 <__gethex+0x456>
 800b312:	e7f0      	b.n	800b2f6 <__gethex+0x46a>
 800b314:	0800d380 	.word	0x0800d380

0800b318 <L_shift>:
 800b318:	f1c2 0208 	rsb	r2, r2, #8
 800b31c:	0092      	lsls	r2, r2, #2
 800b31e:	b570      	push	{r4, r5, r6, lr}
 800b320:	f1c2 0620 	rsb	r6, r2, #32
 800b324:	6843      	ldr	r3, [r0, #4]
 800b326:	6804      	ldr	r4, [r0, #0]
 800b328:	fa03 f506 	lsl.w	r5, r3, r6
 800b32c:	432c      	orrs	r4, r5
 800b32e:	40d3      	lsrs	r3, r2
 800b330:	6004      	str	r4, [r0, #0]
 800b332:	f840 3f04 	str.w	r3, [r0, #4]!
 800b336:	4288      	cmp	r0, r1
 800b338:	d3f4      	bcc.n	800b324 <L_shift+0xc>
 800b33a:	bd70      	pop	{r4, r5, r6, pc}

0800b33c <__match>:
 800b33c:	b530      	push	{r4, r5, lr}
 800b33e:	6803      	ldr	r3, [r0, #0]
 800b340:	3301      	adds	r3, #1
 800b342:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b346:	b914      	cbnz	r4, 800b34e <__match+0x12>
 800b348:	6003      	str	r3, [r0, #0]
 800b34a:	2001      	movs	r0, #1
 800b34c:	bd30      	pop	{r4, r5, pc}
 800b34e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b352:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b356:	2d19      	cmp	r5, #25
 800b358:	bf98      	it	ls
 800b35a:	3220      	addls	r2, #32
 800b35c:	42a2      	cmp	r2, r4
 800b35e:	d0f0      	beq.n	800b342 <__match+0x6>
 800b360:	2000      	movs	r0, #0
 800b362:	e7f3      	b.n	800b34c <__match+0x10>

0800b364 <__hexnan>:
 800b364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b368:	680b      	ldr	r3, [r1, #0]
 800b36a:	115e      	asrs	r6, r3, #5
 800b36c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b370:	f013 031f 	ands.w	r3, r3, #31
 800b374:	b087      	sub	sp, #28
 800b376:	bf18      	it	ne
 800b378:	3604      	addne	r6, #4
 800b37a:	2500      	movs	r5, #0
 800b37c:	1f37      	subs	r7, r6, #4
 800b37e:	4690      	mov	r8, r2
 800b380:	6802      	ldr	r2, [r0, #0]
 800b382:	9301      	str	r3, [sp, #4]
 800b384:	4682      	mov	sl, r0
 800b386:	f846 5c04 	str.w	r5, [r6, #-4]
 800b38a:	46b9      	mov	r9, r7
 800b38c:	463c      	mov	r4, r7
 800b38e:	9502      	str	r5, [sp, #8]
 800b390:	46ab      	mov	fp, r5
 800b392:	7851      	ldrb	r1, [r2, #1]
 800b394:	1c53      	adds	r3, r2, #1
 800b396:	9303      	str	r3, [sp, #12]
 800b398:	b341      	cbz	r1, 800b3ec <__hexnan+0x88>
 800b39a:	4608      	mov	r0, r1
 800b39c:	9205      	str	r2, [sp, #20]
 800b39e:	9104      	str	r1, [sp, #16]
 800b3a0:	f7ff fd5e 	bl	800ae60 <__hexdig_fun>
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	d14f      	bne.n	800b448 <__hexnan+0xe4>
 800b3a8:	9904      	ldr	r1, [sp, #16]
 800b3aa:	9a05      	ldr	r2, [sp, #20]
 800b3ac:	2920      	cmp	r1, #32
 800b3ae:	d818      	bhi.n	800b3e2 <__hexnan+0x7e>
 800b3b0:	9b02      	ldr	r3, [sp, #8]
 800b3b2:	459b      	cmp	fp, r3
 800b3b4:	dd13      	ble.n	800b3de <__hexnan+0x7a>
 800b3b6:	454c      	cmp	r4, r9
 800b3b8:	d206      	bcs.n	800b3c8 <__hexnan+0x64>
 800b3ba:	2d07      	cmp	r5, #7
 800b3bc:	dc04      	bgt.n	800b3c8 <__hexnan+0x64>
 800b3be:	462a      	mov	r2, r5
 800b3c0:	4649      	mov	r1, r9
 800b3c2:	4620      	mov	r0, r4
 800b3c4:	f7ff ffa8 	bl	800b318 <L_shift>
 800b3c8:	4544      	cmp	r4, r8
 800b3ca:	d950      	bls.n	800b46e <__hexnan+0x10a>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	f1a4 0904 	sub.w	r9, r4, #4
 800b3d2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b3d6:	f8cd b008 	str.w	fp, [sp, #8]
 800b3da:	464c      	mov	r4, r9
 800b3dc:	461d      	mov	r5, r3
 800b3de:	9a03      	ldr	r2, [sp, #12]
 800b3e0:	e7d7      	b.n	800b392 <__hexnan+0x2e>
 800b3e2:	2929      	cmp	r1, #41	; 0x29
 800b3e4:	d156      	bne.n	800b494 <__hexnan+0x130>
 800b3e6:	3202      	adds	r2, #2
 800b3e8:	f8ca 2000 	str.w	r2, [sl]
 800b3ec:	f1bb 0f00 	cmp.w	fp, #0
 800b3f0:	d050      	beq.n	800b494 <__hexnan+0x130>
 800b3f2:	454c      	cmp	r4, r9
 800b3f4:	d206      	bcs.n	800b404 <__hexnan+0xa0>
 800b3f6:	2d07      	cmp	r5, #7
 800b3f8:	dc04      	bgt.n	800b404 <__hexnan+0xa0>
 800b3fa:	462a      	mov	r2, r5
 800b3fc:	4649      	mov	r1, r9
 800b3fe:	4620      	mov	r0, r4
 800b400:	f7ff ff8a 	bl	800b318 <L_shift>
 800b404:	4544      	cmp	r4, r8
 800b406:	d934      	bls.n	800b472 <__hexnan+0x10e>
 800b408:	f1a8 0204 	sub.w	r2, r8, #4
 800b40c:	4623      	mov	r3, r4
 800b40e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b412:	f842 1f04 	str.w	r1, [r2, #4]!
 800b416:	429f      	cmp	r7, r3
 800b418:	d2f9      	bcs.n	800b40e <__hexnan+0xaa>
 800b41a:	1b3b      	subs	r3, r7, r4
 800b41c:	f023 0303 	bic.w	r3, r3, #3
 800b420:	3304      	adds	r3, #4
 800b422:	3401      	adds	r4, #1
 800b424:	3e03      	subs	r6, #3
 800b426:	42b4      	cmp	r4, r6
 800b428:	bf88      	it	hi
 800b42a:	2304      	movhi	r3, #4
 800b42c:	4443      	add	r3, r8
 800b42e:	2200      	movs	r2, #0
 800b430:	f843 2b04 	str.w	r2, [r3], #4
 800b434:	429f      	cmp	r7, r3
 800b436:	d2fb      	bcs.n	800b430 <__hexnan+0xcc>
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	b91b      	cbnz	r3, 800b444 <__hexnan+0xe0>
 800b43c:	4547      	cmp	r7, r8
 800b43e:	d127      	bne.n	800b490 <__hexnan+0x12c>
 800b440:	2301      	movs	r3, #1
 800b442:	603b      	str	r3, [r7, #0]
 800b444:	2005      	movs	r0, #5
 800b446:	e026      	b.n	800b496 <__hexnan+0x132>
 800b448:	3501      	adds	r5, #1
 800b44a:	2d08      	cmp	r5, #8
 800b44c:	f10b 0b01 	add.w	fp, fp, #1
 800b450:	dd06      	ble.n	800b460 <__hexnan+0xfc>
 800b452:	4544      	cmp	r4, r8
 800b454:	d9c3      	bls.n	800b3de <__hexnan+0x7a>
 800b456:	2300      	movs	r3, #0
 800b458:	f844 3c04 	str.w	r3, [r4, #-4]
 800b45c:	2501      	movs	r5, #1
 800b45e:	3c04      	subs	r4, #4
 800b460:	6822      	ldr	r2, [r4, #0]
 800b462:	f000 000f 	and.w	r0, r0, #15
 800b466:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b46a:	6022      	str	r2, [r4, #0]
 800b46c:	e7b7      	b.n	800b3de <__hexnan+0x7a>
 800b46e:	2508      	movs	r5, #8
 800b470:	e7b5      	b.n	800b3de <__hexnan+0x7a>
 800b472:	9b01      	ldr	r3, [sp, #4]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d0df      	beq.n	800b438 <__hexnan+0xd4>
 800b478:	f04f 32ff 	mov.w	r2, #4294967295
 800b47c:	f1c3 0320 	rsb	r3, r3, #32
 800b480:	fa22 f303 	lsr.w	r3, r2, r3
 800b484:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b488:	401a      	ands	r2, r3
 800b48a:	f846 2c04 	str.w	r2, [r6, #-4]
 800b48e:	e7d3      	b.n	800b438 <__hexnan+0xd4>
 800b490:	3f04      	subs	r7, #4
 800b492:	e7d1      	b.n	800b438 <__hexnan+0xd4>
 800b494:	2004      	movs	r0, #4
 800b496:	b007      	add	sp, #28
 800b498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b49c <_localeconv_r>:
 800b49c:	4800      	ldr	r0, [pc, #0]	; (800b4a0 <_localeconv_r+0x4>)
 800b49e:	4770      	bx	lr
 800b4a0:	20000164 	.word	0x20000164

0800b4a4 <malloc>:
 800b4a4:	4b02      	ldr	r3, [pc, #8]	; (800b4b0 <malloc+0xc>)
 800b4a6:	4601      	mov	r1, r0
 800b4a8:	6818      	ldr	r0, [r3, #0]
 800b4aa:	f000 bd59 	b.w	800bf60 <_malloc_r>
 800b4ae:	bf00      	nop
 800b4b0:	2000000c 	.word	0x2000000c

0800b4b4 <__ascii_mbtowc>:
 800b4b4:	b082      	sub	sp, #8
 800b4b6:	b901      	cbnz	r1, 800b4ba <__ascii_mbtowc+0x6>
 800b4b8:	a901      	add	r1, sp, #4
 800b4ba:	b142      	cbz	r2, 800b4ce <__ascii_mbtowc+0x1a>
 800b4bc:	b14b      	cbz	r3, 800b4d2 <__ascii_mbtowc+0x1e>
 800b4be:	7813      	ldrb	r3, [r2, #0]
 800b4c0:	600b      	str	r3, [r1, #0]
 800b4c2:	7812      	ldrb	r2, [r2, #0]
 800b4c4:	1e10      	subs	r0, r2, #0
 800b4c6:	bf18      	it	ne
 800b4c8:	2001      	movne	r0, #1
 800b4ca:	b002      	add	sp, #8
 800b4cc:	4770      	bx	lr
 800b4ce:	4610      	mov	r0, r2
 800b4d0:	e7fb      	b.n	800b4ca <__ascii_mbtowc+0x16>
 800b4d2:	f06f 0001 	mvn.w	r0, #1
 800b4d6:	e7f8      	b.n	800b4ca <__ascii_mbtowc+0x16>

0800b4d8 <_Balloc>:
 800b4d8:	b570      	push	{r4, r5, r6, lr}
 800b4da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b4dc:	4604      	mov	r4, r0
 800b4de:	460d      	mov	r5, r1
 800b4e0:	b976      	cbnz	r6, 800b500 <_Balloc+0x28>
 800b4e2:	2010      	movs	r0, #16
 800b4e4:	f7ff ffde 	bl	800b4a4 <malloc>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	6260      	str	r0, [r4, #36]	; 0x24
 800b4ec:	b920      	cbnz	r0, 800b4f8 <_Balloc+0x20>
 800b4ee:	4b18      	ldr	r3, [pc, #96]	; (800b550 <_Balloc+0x78>)
 800b4f0:	4818      	ldr	r0, [pc, #96]	; (800b554 <_Balloc+0x7c>)
 800b4f2:	2166      	movs	r1, #102	; 0x66
 800b4f4:	f000 ff3e 	bl	800c374 <__assert_func>
 800b4f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4fc:	6006      	str	r6, [r0, #0]
 800b4fe:	60c6      	str	r6, [r0, #12]
 800b500:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b502:	68f3      	ldr	r3, [r6, #12]
 800b504:	b183      	cbz	r3, 800b528 <_Balloc+0x50>
 800b506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b508:	68db      	ldr	r3, [r3, #12]
 800b50a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b50e:	b9b8      	cbnz	r0, 800b540 <_Balloc+0x68>
 800b510:	2101      	movs	r1, #1
 800b512:	fa01 f605 	lsl.w	r6, r1, r5
 800b516:	1d72      	adds	r2, r6, #5
 800b518:	0092      	lsls	r2, r2, #2
 800b51a:	4620      	mov	r0, r4
 800b51c:	f000 fc9d 	bl	800be5a <_calloc_r>
 800b520:	b160      	cbz	r0, 800b53c <_Balloc+0x64>
 800b522:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b526:	e00e      	b.n	800b546 <_Balloc+0x6e>
 800b528:	2221      	movs	r2, #33	; 0x21
 800b52a:	2104      	movs	r1, #4
 800b52c:	4620      	mov	r0, r4
 800b52e:	f000 fc94 	bl	800be5a <_calloc_r>
 800b532:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b534:	60f0      	str	r0, [r6, #12]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d1e4      	bne.n	800b506 <_Balloc+0x2e>
 800b53c:	2000      	movs	r0, #0
 800b53e:	bd70      	pop	{r4, r5, r6, pc}
 800b540:	6802      	ldr	r2, [r0, #0]
 800b542:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b546:	2300      	movs	r3, #0
 800b548:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b54c:	e7f7      	b.n	800b53e <_Balloc+0x66>
 800b54e:	bf00      	nop
 800b550:	0800d30e 	.word	0x0800d30e
 800b554:	0800d40c 	.word	0x0800d40c

0800b558 <_Bfree>:
 800b558:	b570      	push	{r4, r5, r6, lr}
 800b55a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b55c:	4605      	mov	r5, r0
 800b55e:	460c      	mov	r4, r1
 800b560:	b976      	cbnz	r6, 800b580 <_Bfree+0x28>
 800b562:	2010      	movs	r0, #16
 800b564:	f7ff ff9e 	bl	800b4a4 <malloc>
 800b568:	4602      	mov	r2, r0
 800b56a:	6268      	str	r0, [r5, #36]	; 0x24
 800b56c:	b920      	cbnz	r0, 800b578 <_Bfree+0x20>
 800b56e:	4b09      	ldr	r3, [pc, #36]	; (800b594 <_Bfree+0x3c>)
 800b570:	4809      	ldr	r0, [pc, #36]	; (800b598 <_Bfree+0x40>)
 800b572:	218a      	movs	r1, #138	; 0x8a
 800b574:	f000 fefe 	bl	800c374 <__assert_func>
 800b578:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b57c:	6006      	str	r6, [r0, #0]
 800b57e:	60c6      	str	r6, [r0, #12]
 800b580:	b13c      	cbz	r4, 800b592 <_Bfree+0x3a>
 800b582:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b584:	6862      	ldr	r2, [r4, #4]
 800b586:	68db      	ldr	r3, [r3, #12]
 800b588:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b58c:	6021      	str	r1, [r4, #0]
 800b58e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b592:	bd70      	pop	{r4, r5, r6, pc}
 800b594:	0800d30e 	.word	0x0800d30e
 800b598:	0800d40c 	.word	0x0800d40c

0800b59c <__multadd>:
 800b59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a0:	690d      	ldr	r5, [r1, #16]
 800b5a2:	4607      	mov	r7, r0
 800b5a4:	460c      	mov	r4, r1
 800b5a6:	461e      	mov	r6, r3
 800b5a8:	f101 0c14 	add.w	ip, r1, #20
 800b5ac:	2000      	movs	r0, #0
 800b5ae:	f8dc 3000 	ldr.w	r3, [ip]
 800b5b2:	b299      	uxth	r1, r3
 800b5b4:	fb02 6101 	mla	r1, r2, r1, r6
 800b5b8:	0c1e      	lsrs	r6, r3, #16
 800b5ba:	0c0b      	lsrs	r3, r1, #16
 800b5bc:	fb02 3306 	mla	r3, r2, r6, r3
 800b5c0:	b289      	uxth	r1, r1
 800b5c2:	3001      	adds	r0, #1
 800b5c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b5c8:	4285      	cmp	r5, r0
 800b5ca:	f84c 1b04 	str.w	r1, [ip], #4
 800b5ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b5d2:	dcec      	bgt.n	800b5ae <__multadd+0x12>
 800b5d4:	b30e      	cbz	r6, 800b61a <__multadd+0x7e>
 800b5d6:	68a3      	ldr	r3, [r4, #8]
 800b5d8:	42ab      	cmp	r3, r5
 800b5da:	dc19      	bgt.n	800b610 <__multadd+0x74>
 800b5dc:	6861      	ldr	r1, [r4, #4]
 800b5de:	4638      	mov	r0, r7
 800b5e0:	3101      	adds	r1, #1
 800b5e2:	f7ff ff79 	bl	800b4d8 <_Balloc>
 800b5e6:	4680      	mov	r8, r0
 800b5e8:	b928      	cbnz	r0, 800b5f6 <__multadd+0x5a>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	4b0c      	ldr	r3, [pc, #48]	; (800b620 <__multadd+0x84>)
 800b5ee:	480d      	ldr	r0, [pc, #52]	; (800b624 <__multadd+0x88>)
 800b5f0:	21b5      	movs	r1, #181	; 0xb5
 800b5f2:	f000 febf 	bl	800c374 <__assert_func>
 800b5f6:	6922      	ldr	r2, [r4, #16]
 800b5f8:	3202      	adds	r2, #2
 800b5fa:	f104 010c 	add.w	r1, r4, #12
 800b5fe:	0092      	lsls	r2, r2, #2
 800b600:	300c      	adds	r0, #12
 800b602:	f7fc fffd 	bl	8008600 <memcpy>
 800b606:	4621      	mov	r1, r4
 800b608:	4638      	mov	r0, r7
 800b60a:	f7ff ffa5 	bl	800b558 <_Bfree>
 800b60e:	4644      	mov	r4, r8
 800b610:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b614:	3501      	adds	r5, #1
 800b616:	615e      	str	r6, [r3, #20]
 800b618:	6125      	str	r5, [r4, #16]
 800b61a:	4620      	mov	r0, r4
 800b61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b620:	0800d380 	.word	0x0800d380
 800b624:	0800d40c 	.word	0x0800d40c

0800b628 <__s2b>:
 800b628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b62c:	460c      	mov	r4, r1
 800b62e:	4615      	mov	r5, r2
 800b630:	461f      	mov	r7, r3
 800b632:	2209      	movs	r2, #9
 800b634:	3308      	adds	r3, #8
 800b636:	4606      	mov	r6, r0
 800b638:	fb93 f3f2 	sdiv	r3, r3, r2
 800b63c:	2100      	movs	r1, #0
 800b63e:	2201      	movs	r2, #1
 800b640:	429a      	cmp	r2, r3
 800b642:	db09      	blt.n	800b658 <__s2b+0x30>
 800b644:	4630      	mov	r0, r6
 800b646:	f7ff ff47 	bl	800b4d8 <_Balloc>
 800b64a:	b940      	cbnz	r0, 800b65e <__s2b+0x36>
 800b64c:	4602      	mov	r2, r0
 800b64e:	4b19      	ldr	r3, [pc, #100]	; (800b6b4 <__s2b+0x8c>)
 800b650:	4819      	ldr	r0, [pc, #100]	; (800b6b8 <__s2b+0x90>)
 800b652:	21ce      	movs	r1, #206	; 0xce
 800b654:	f000 fe8e 	bl	800c374 <__assert_func>
 800b658:	0052      	lsls	r2, r2, #1
 800b65a:	3101      	adds	r1, #1
 800b65c:	e7f0      	b.n	800b640 <__s2b+0x18>
 800b65e:	9b08      	ldr	r3, [sp, #32]
 800b660:	6143      	str	r3, [r0, #20]
 800b662:	2d09      	cmp	r5, #9
 800b664:	f04f 0301 	mov.w	r3, #1
 800b668:	6103      	str	r3, [r0, #16]
 800b66a:	dd16      	ble.n	800b69a <__s2b+0x72>
 800b66c:	f104 0909 	add.w	r9, r4, #9
 800b670:	46c8      	mov	r8, r9
 800b672:	442c      	add	r4, r5
 800b674:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b678:	4601      	mov	r1, r0
 800b67a:	3b30      	subs	r3, #48	; 0x30
 800b67c:	220a      	movs	r2, #10
 800b67e:	4630      	mov	r0, r6
 800b680:	f7ff ff8c 	bl	800b59c <__multadd>
 800b684:	45a0      	cmp	r8, r4
 800b686:	d1f5      	bne.n	800b674 <__s2b+0x4c>
 800b688:	f1a5 0408 	sub.w	r4, r5, #8
 800b68c:	444c      	add	r4, r9
 800b68e:	1b2d      	subs	r5, r5, r4
 800b690:	1963      	adds	r3, r4, r5
 800b692:	42bb      	cmp	r3, r7
 800b694:	db04      	blt.n	800b6a0 <__s2b+0x78>
 800b696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b69a:	340a      	adds	r4, #10
 800b69c:	2509      	movs	r5, #9
 800b69e:	e7f6      	b.n	800b68e <__s2b+0x66>
 800b6a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b6a4:	4601      	mov	r1, r0
 800b6a6:	3b30      	subs	r3, #48	; 0x30
 800b6a8:	220a      	movs	r2, #10
 800b6aa:	4630      	mov	r0, r6
 800b6ac:	f7ff ff76 	bl	800b59c <__multadd>
 800b6b0:	e7ee      	b.n	800b690 <__s2b+0x68>
 800b6b2:	bf00      	nop
 800b6b4:	0800d380 	.word	0x0800d380
 800b6b8:	0800d40c 	.word	0x0800d40c

0800b6bc <__hi0bits>:
 800b6bc:	0c03      	lsrs	r3, r0, #16
 800b6be:	041b      	lsls	r3, r3, #16
 800b6c0:	b9d3      	cbnz	r3, 800b6f8 <__hi0bits+0x3c>
 800b6c2:	0400      	lsls	r0, r0, #16
 800b6c4:	2310      	movs	r3, #16
 800b6c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b6ca:	bf04      	itt	eq
 800b6cc:	0200      	lsleq	r0, r0, #8
 800b6ce:	3308      	addeq	r3, #8
 800b6d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b6d4:	bf04      	itt	eq
 800b6d6:	0100      	lsleq	r0, r0, #4
 800b6d8:	3304      	addeq	r3, #4
 800b6da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b6de:	bf04      	itt	eq
 800b6e0:	0080      	lsleq	r0, r0, #2
 800b6e2:	3302      	addeq	r3, #2
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	db05      	blt.n	800b6f4 <__hi0bits+0x38>
 800b6e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b6ec:	f103 0301 	add.w	r3, r3, #1
 800b6f0:	bf08      	it	eq
 800b6f2:	2320      	moveq	r3, #32
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	4770      	bx	lr
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	e7e4      	b.n	800b6c6 <__hi0bits+0xa>

0800b6fc <__lo0bits>:
 800b6fc:	6803      	ldr	r3, [r0, #0]
 800b6fe:	f013 0207 	ands.w	r2, r3, #7
 800b702:	4601      	mov	r1, r0
 800b704:	d00b      	beq.n	800b71e <__lo0bits+0x22>
 800b706:	07da      	lsls	r2, r3, #31
 800b708:	d423      	bmi.n	800b752 <__lo0bits+0x56>
 800b70a:	0798      	lsls	r0, r3, #30
 800b70c:	bf49      	itett	mi
 800b70e:	085b      	lsrmi	r3, r3, #1
 800b710:	089b      	lsrpl	r3, r3, #2
 800b712:	2001      	movmi	r0, #1
 800b714:	600b      	strmi	r3, [r1, #0]
 800b716:	bf5c      	itt	pl
 800b718:	600b      	strpl	r3, [r1, #0]
 800b71a:	2002      	movpl	r0, #2
 800b71c:	4770      	bx	lr
 800b71e:	b298      	uxth	r0, r3
 800b720:	b9a8      	cbnz	r0, 800b74e <__lo0bits+0x52>
 800b722:	0c1b      	lsrs	r3, r3, #16
 800b724:	2010      	movs	r0, #16
 800b726:	b2da      	uxtb	r2, r3
 800b728:	b90a      	cbnz	r2, 800b72e <__lo0bits+0x32>
 800b72a:	3008      	adds	r0, #8
 800b72c:	0a1b      	lsrs	r3, r3, #8
 800b72e:	071a      	lsls	r2, r3, #28
 800b730:	bf04      	itt	eq
 800b732:	091b      	lsreq	r3, r3, #4
 800b734:	3004      	addeq	r0, #4
 800b736:	079a      	lsls	r2, r3, #30
 800b738:	bf04      	itt	eq
 800b73a:	089b      	lsreq	r3, r3, #2
 800b73c:	3002      	addeq	r0, #2
 800b73e:	07da      	lsls	r2, r3, #31
 800b740:	d403      	bmi.n	800b74a <__lo0bits+0x4e>
 800b742:	085b      	lsrs	r3, r3, #1
 800b744:	f100 0001 	add.w	r0, r0, #1
 800b748:	d005      	beq.n	800b756 <__lo0bits+0x5a>
 800b74a:	600b      	str	r3, [r1, #0]
 800b74c:	4770      	bx	lr
 800b74e:	4610      	mov	r0, r2
 800b750:	e7e9      	b.n	800b726 <__lo0bits+0x2a>
 800b752:	2000      	movs	r0, #0
 800b754:	4770      	bx	lr
 800b756:	2020      	movs	r0, #32
 800b758:	4770      	bx	lr
	...

0800b75c <__i2b>:
 800b75c:	b510      	push	{r4, lr}
 800b75e:	460c      	mov	r4, r1
 800b760:	2101      	movs	r1, #1
 800b762:	f7ff feb9 	bl	800b4d8 <_Balloc>
 800b766:	4602      	mov	r2, r0
 800b768:	b928      	cbnz	r0, 800b776 <__i2b+0x1a>
 800b76a:	4b05      	ldr	r3, [pc, #20]	; (800b780 <__i2b+0x24>)
 800b76c:	4805      	ldr	r0, [pc, #20]	; (800b784 <__i2b+0x28>)
 800b76e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b772:	f000 fdff 	bl	800c374 <__assert_func>
 800b776:	2301      	movs	r3, #1
 800b778:	6144      	str	r4, [r0, #20]
 800b77a:	6103      	str	r3, [r0, #16]
 800b77c:	bd10      	pop	{r4, pc}
 800b77e:	bf00      	nop
 800b780:	0800d380 	.word	0x0800d380
 800b784:	0800d40c 	.word	0x0800d40c

0800b788 <__multiply>:
 800b788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b78c:	4691      	mov	r9, r2
 800b78e:	690a      	ldr	r2, [r1, #16]
 800b790:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b794:	429a      	cmp	r2, r3
 800b796:	bfb8      	it	lt
 800b798:	460b      	movlt	r3, r1
 800b79a:	460c      	mov	r4, r1
 800b79c:	bfbc      	itt	lt
 800b79e:	464c      	movlt	r4, r9
 800b7a0:	4699      	movlt	r9, r3
 800b7a2:	6927      	ldr	r7, [r4, #16]
 800b7a4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b7a8:	68a3      	ldr	r3, [r4, #8]
 800b7aa:	6861      	ldr	r1, [r4, #4]
 800b7ac:	eb07 060a 	add.w	r6, r7, sl
 800b7b0:	42b3      	cmp	r3, r6
 800b7b2:	b085      	sub	sp, #20
 800b7b4:	bfb8      	it	lt
 800b7b6:	3101      	addlt	r1, #1
 800b7b8:	f7ff fe8e 	bl	800b4d8 <_Balloc>
 800b7bc:	b930      	cbnz	r0, 800b7cc <__multiply+0x44>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	4b44      	ldr	r3, [pc, #272]	; (800b8d4 <__multiply+0x14c>)
 800b7c2:	4845      	ldr	r0, [pc, #276]	; (800b8d8 <__multiply+0x150>)
 800b7c4:	f240 115d 	movw	r1, #349	; 0x15d
 800b7c8:	f000 fdd4 	bl	800c374 <__assert_func>
 800b7cc:	f100 0514 	add.w	r5, r0, #20
 800b7d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b7d4:	462b      	mov	r3, r5
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	4543      	cmp	r3, r8
 800b7da:	d321      	bcc.n	800b820 <__multiply+0x98>
 800b7dc:	f104 0314 	add.w	r3, r4, #20
 800b7e0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b7e4:	f109 0314 	add.w	r3, r9, #20
 800b7e8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b7ec:	9202      	str	r2, [sp, #8]
 800b7ee:	1b3a      	subs	r2, r7, r4
 800b7f0:	3a15      	subs	r2, #21
 800b7f2:	f022 0203 	bic.w	r2, r2, #3
 800b7f6:	3204      	adds	r2, #4
 800b7f8:	f104 0115 	add.w	r1, r4, #21
 800b7fc:	428f      	cmp	r7, r1
 800b7fe:	bf38      	it	cc
 800b800:	2204      	movcc	r2, #4
 800b802:	9201      	str	r2, [sp, #4]
 800b804:	9a02      	ldr	r2, [sp, #8]
 800b806:	9303      	str	r3, [sp, #12]
 800b808:	429a      	cmp	r2, r3
 800b80a:	d80c      	bhi.n	800b826 <__multiply+0x9e>
 800b80c:	2e00      	cmp	r6, #0
 800b80e:	dd03      	ble.n	800b818 <__multiply+0x90>
 800b810:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b814:	2b00      	cmp	r3, #0
 800b816:	d05a      	beq.n	800b8ce <__multiply+0x146>
 800b818:	6106      	str	r6, [r0, #16]
 800b81a:	b005      	add	sp, #20
 800b81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b820:	f843 2b04 	str.w	r2, [r3], #4
 800b824:	e7d8      	b.n	800b7d8 <__multiply+0x50>
 800b826:	f8b3 a000 	ldrh.w	sl, [r3]
 800b82a:	f1ba 0f00 	cmp.w	sl, #0
 800b82e:	d024      	beq.n	800b87a <__multiply+0xf2>
 800b830:	f104 0e14 	add.w	lr, r4, #20
 800b834:	46a9      	mov	r9, r5
 800b836:	f04f 0c00 	mov.w	ip, #0
 800b83a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b83e:	f8d9 1000 	ldr.w	r1, [r9]
 800b842:	fa1f fb82 	uxth.w	fp, r2
 800b846:	b289      	uxth	r1, r1
 800b848:	fb0a 110b 	mla	r1, sl, fp, r1
 800b84c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b850:	f8d9 2000 	ldr.w	r2, [r9]
 800b854:	4461      	add	r1, ip
 800b856:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b85a:	fb0a c20b 	mla	r2, sl, fp, ip
 800b85e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b862:	b289      	uxth	r1, r1
 800b864:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b868:	4577      	cmp	r7, lr
 800b86a:	f849 1b04 	str.w	r1, [r9], #4
 800b86e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b872:	d8e2      	bhi.n	800b83a <__multiply+0xb2>
 800b874:	9a01      	ldr	r2, [sp, #4]
 800b876:	f845 c002 	str.w	ip, [r5, r2]
 800b87a:	9a03      	ldr	r2, [sp, #12]
 800b87c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b880:	3304      	adds	r3, #4
 800b882:	f1b9 0f00 	cmp.w	r9, #0
 800b886:	d020      	beq.n	800b8ca <__multiply+0x142>
 800b888:	6829      	ldr	r1, [r5, #0]
 800b88a:	f104 0c14 	add.w	ip, r4, #20
 800b88e:	46ae      	mov	lr, r5
 800b890:	f04f 0a00 	mov.w	sl, #0
 800b894:	f8bc b000 	ldrh.w	fp, [ip]
 800b898:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b89c:	fb09 220b 	mla	r2, r9, fp, r2
 800b8a0:	4492      	add	sl, r2
 800b8a2:	b289      	uxth	r1, r1
 800b8a4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b8a8:	f84e 1b04 	str.w	r1, [lr], #4
 800b8ac:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b8b0:	f8be 1000 	ldrh.w	r1, [lr]
 800b8b4:	0c12      	lsrs	r2, r2, #16
 800b8b6:	fb09 1102 	mla	r1, r9, r2, r1
 800b8ba:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b8be:	4567      	cmp	r7, ip
 800b8c0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b8c4:	d8e6      	bhi.n	800b894 <__multiply+0x10c>
 800b8c6:	9a01      	ldr	r2, [sp, #4]
 800b8c8:	50a9      	str	r1, [r5, r2]
 800b8ca:	3504      	adds	r5, #4
 800b8cc:	e79a      	b.n	800b804 <__multiply+0x7c>
 800b8ce:	3e01      	subs	r6, #1
 800b8d0:	e79c      	b.n	800b80c <__multiply+0x84>
 800b8d2:	bf00      	nop
 800b8d4:	0800d380 	.word	0x0800d380
 800b8d8:	0800d40c 	.word	0x0800d40c

0800b8dc <__pow5mult>:
 800b8dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8e0:	4615      	mov	r5, r2
 800b8e2:	f012 0203 	ands.w	r2, r2, #3
 800b8e6:	4606      	mov	r6, r0
 800b8e8:	460f      	mov	r7, r1
 800b8ea:	d007      	beq.n	800b8fc <__pow5mult+0x20>
 800b8ec:	4c25      	ldr	r4, [pc, #148]	; (800b984 <__pow5mult+0xa8>)
 800b8ee:	3a01      	subs	r2, #1
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b8f6:	f7ff fe51 	bl	800b59c <__multadd>
 800b8fa:	4607      	mov	r7, r0
 800b8fc:	10ad      	asrs	r5, r5, #2
 800b8fe:	d03d      	beq.n	800b97c <__pow5mult+0xa0>
 800b900:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b902:	b97c      	cbnz	r4, 800b924 <__pow5mult+0x48>
 800b904:	2010      	movs	r0, #16
 800b906:	f7ff fdcd 	bl	800b4a4 <malloc>
 800b90a:	4602      	mov	r2, r0
 800b90c:	6270      	str	r0, [r6, #36]	; 0x24
 800b90e:	b928      	cbnz	r0, 800b91c <__pow5mult+0x40>
 800b910:	4b1d      	ldr	r3, [pc, #116]	; (800b988 <__pow5mult+0xac>)
 800b912:	481e      	ldr	r0, [pc, #120]	; (800b98c <__pow5mult+0xb0>)
 800b914:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b918:	f000 fd2c 	bl	800c374 <__assert_func>
 800b91c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b920:	6004      	str	r4, [r0, #0]
 800b922:	60c4      	str	r4, [r0, #12]
 800b924:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b928:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b92c:	b94c      	cbnz	r4, 800b942 <__pow5mult+0x66>
 800b92e:	f240 2171 	movw	r1, #625	; 0x271
 800b932:	4630      	mov	r0, r6
 800b934:	f7ff ff12 	bl	800b75c <__i2b>
 800b938:	2300      	movs	r3, #0
 800b93a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b93e:	4604      	mov	r4, r0
 800b940:	6003      	str	r3, [r0, #0]
 800b942:	f04f 0900 	mov.w	r9, #0
 800b946:	07eb      	lsls	r3, r5, #31
 800b948:	d50a      	bpl.n	800b960 <__pow5mult+0x84>
 800b94a:	4639      	mov	r1, r7
 800b94c:	4622      	mov	r2, r4
 800b94e:	4630      	mov	r0, r6
 800b950:	f7ff ff1a 	bl	800b788 <__multiply>
 800b954:	4639      	mov	r1, r7
 800b956:	4680      	mov	r8, r0
 800b958:	4630      	mov	r0, r6
 800b95a:	f7ff fdfd 	bl	800b558 <_Bfree>
 800b95e:	4647      	mov	r7, r8
 800b960:	106d      	asrs	r5, r5, #1
 800b962:	d00b      	beq.n	800b97c <__pow5mult+0xa0>
 800b964:	6820      	ldr	r0, [r4, #0]
 800b966:	b938      	cbnz	r0, 800b978 <__pow5mult+0x9c>
 800b968:	4622      	mov	r2, r4
 800b96a:	4621      	mov	r1, r4
 800b96c:	4630      	mov	r0, r6
 800b96e:	f7ff ff0b 	bl	800b788 <__multiply>
 800b972:	6020      	str	r0, [r4, #0]
 800b974:	f8c0 9000 	str.w	r9, [r0]
 800b978:	4604      	mov	r4, r0
 800b97a:	e7e4      	b.n	800b946 <__pow5mult+0x6a>
 800b97c:	4638      	mov	r0, r7
 800b97e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b982:	bf00      	nop
 800b984:	0800d558 	.word	0x0800d558
 800b988:	0800d30e 	.word	0x0800d30e
 800b98c:	0800d40c 	.word	0x0800d40c

0800b990 <__lshift>:
 800b990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b994:	460c      	mov	r4, r1
 800b996:	6849      	ldr	r1, [r1, #4]
 800b998:	6923      	ldr	r3, [r4, #16]
 800b99a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b99e:	68a3      	ldr	r3, [r4, #8]
 800b9a0:	4607      	mov	r7, r0
 800b9a2:	4691      	mov	r9, r2
 800b9a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b9a8:	f108 0601 	add.w	r6, r8, #1
 800b9ac:	42b3      	cmp	r3, r6
 800b9ae:	db0b      	blt.n	800b9c8 <__lshift+0x38>
 800b9b0:	4638      	mov	r0, r7
 800b9b2:	f7ff fd91 	bl	800b4d8 <_Balloc>
 800b9b6:	4605      	mov	r5, r0
 800b9b8:	b948      	cbnz	r0, 800b9ce <__lshift+0x3e>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	4b2a      	ldr	r3, [pc, #168]	; (800ba68 <__lshift+0xd8>)
 800b9be:	482b      	ldr	r0, [pc, #172]	; (800ba6c <__lshift+0xdc>)
 800b9c0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b9c4:	f000 fcd6 	bl	800c374 <__assert_func>
 800b9c8:	3101      	adds	r1, #1
 800b9ca:	005b      	lsls	r3, r3, #1
 800b9cc:	e7ee      	b.n	800b9ac <__lshift+0x1c>
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	f100 0114 	add.w	r1, r0, #20
 800b9d4:	f100 0210 	add.w	r2, r0, #16
 800b9d8:	4618      	mov	r0, r3
 800b9da:	4553      	cmp	r3, sl
 800b9dc:	db37      	blt.n	800ba4e <__lshift+0xbe>
 800b9de:	6920      	ldr	r0, [r4, #16]
 800b9e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b9e4:	f104 0314 	add.w	r3, r4, #20
 800b9e8:	f019 091f 	ands.w	r9, r9, #31
 800b9ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b9f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b9f4:	d02f      	beq.n	800ba56 <__lshift+0xc6>
 800b9f6:	f1c9 0e20 	rsb	lr, r9, #32
 800b9fa:	468a      	mov	sl, r1
 800b9fc:	f04f 0c00 	mov.w	ip, #0
 800ba00:	681a      	ldr	r2, [r3, #0]
 800ba02:	fa02 f209 	lsl.w	r2, r2, r9
 800ba06:	ea42 020c 	orr.w	r2, r2, ip
 800ba0a:	f84a 2b04 	str.w	r2, [sl], #4
 800ba0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba12:	4298      	cmp	r0, r3
 800ba14:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ba18:	d8f2      	bhi.n	800ba00 <__lshift+0x70>
 800ba1a:	1b03      	subs	r3, r0, r4
 800ba1c:	3b15      	subs	r3, #21
 800ba1e:	f023 0303 	bic.w	r3, r3, #3
 800ba22:	3304      	adds	r3, #4
 800ba24:	f104 0215 	add.w	r2, r4, #21
 800ba28:	4290      	cmp	r0, r2
 800ba2a:	bf38      	it	cc
 800ba2c:	2304      	movcc	r3, #4
 800ba2e:	f841 c003 	str.w	ip, [r1, r3]
 800ba32:	f1bc 0f00 	cmp.w	ip, #0
 800ba36:	d001      	beq.n	800ba3c <__lshift+0xac>
 800ba38:	f108 0602 	add.w	r6, r8, #2
 800ba3c:	3e01      	subs	r6, #1
 800ba3e:	4638      	mov	r0, r7
 800ba40:	612e      	str	r6, [r5, #16]
 800ba42:	4621      	mov	r1, r4
 800ba44:	f7ff fd88 	bl	800b558 <_Bfree>
 800ba48:	4628      	mov	r0, r5
 800ba4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba4e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba52:	3301      	adds	r3, #1
 800ba54:	e7c1      	b.n	800b9da <__lshift+0x4a>
 800ba56:	3904      	subs	r1, #4
 800ba58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba5c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba60:	4298      	cmp	r0, r3
 800ba62:	d8f9      	bhi.n	800ba58 <__lshift+0xc8>
 800ba64:	e7ea      	b.n	800ba3c <__lshift+0xac>
 800ba66:	bf00      	nop
 800ba68:	0800d380 	.word	0x0800d380
 800ba6c:	0800d40c 	.word	0x0800d40c

0800ba70 <__mcmp>:
 800ba70:	b530      	push	{r4, r5, lr}
 800ba72:	6902      	ldr	r2, [r0, #16]
 800ba74:	690c      	ldr	r4, [r1, #16]
 800ba76:	1b12      	subs	r2, r2, r4
 800ba78:	d10e      	bne.n	800ba98 <__mcmp+0x28>
 800ba7a:	f100 0314 	add.w	r3, r0, #20
 800ba7e:	3114      	adds	r1, #20
 800ba80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ba84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ba88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ba8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ba90:	42a5      	cmp	r5, r4
 800ba92:	d003      	beq.n	800ba9c <__mcmp+0x2c>
 800ba94:	d305      	bcc.n	800baa2 <__mcmp+0x32>
 800ba96:	2201      	movs	r2, #1
 800ba98:	4610      	mov	r0, r2
 800ba9a:	bd30      	pop	{r4, r5, pc}
 800ba9c:	4283      	cmp	r3, r0
 800ba9e:	d3f3      	bcc.n	800ba88 <__mcmp+0x18>
 800baa0:	e7fa      	b.n	800ba98 <__mcmp+0x28>
 800baa2:	f04f 32ff 	mov.w	r2, #4294967295
 800baa6:	e7f7      	b.n	800ba98 <__mcmp+0x28>

0800baa8 <__mdiff>:
 800baa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baac:	460c      	mov	r4, r1
 800baae:	4606      	mov	r6, r0
 800bab0:	4611      	mov	r1, r2
 800bab2:	4620      	mov	r0, r4
 800bab4:	4690      	mov	r8, r2
 800bab6:	f7ff ffdb 	bl	800ba70 <__mcmp>
 800baba:	1e05      	subs	r5, r0, #0
 800babc:	d110      	bne.n	800bae0 <__mdiff+0x38>
 800babe:	4629      	mov	r1, r5
 800bac0:	4630      	mov	r0, r6
 800bac2:	f7ff fd09 	bl	800b4d8 <_Balloc>
 800bac6:	b930      	cbnz	r0, 800bad6 <__mdiff+0x2e>
 800bac8:	4b3a      	ldr	r3, [pc, #232]	; (800bbb4 <__mdiff+0x10c>)
 800baca:	4602      	mov	r2, r0
 800bacc:	f240 2132 	movw	r1, #562	; 0x232
 800bad0:	4839      	ldr	r0, [pc, #228]	; (800bbb8 <__mdiff+0x110>)
 800bad2:	f000 fc4f 	bl	800c374 <__assert_func>
 800bad6:	2301      	movs	r3, #1
 800bad8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800badc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bae0:	bfa4      	itt	ge
 800bae2:	4643      	movge	r3, r8
 800bae4:	46a0      	movge	r8, r4
 800bae6:	4630      	mov	r0, r6
 800bae8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800baec:	bfa6      	itte	ge
 800baee:	461c      	movge	r4, r3
 800baf0:	2500      	movge	r5, #0
 800baf2:	2501      	movlt	r5, #1
 800baf4:	f7ff fcf0 	bl	800b4d8 <_Balloc>
 800baf8:	b920      	cbnz	r0, 800bb04 <__mdiff+0x5c>
 800bafa:	4b2e      	ldr	r3, [pc, #184]	; (800bbb4 <__mdiff+0x10c>)
 800bafc:	4602      	mov	r2, r0
 800bafe:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bb02:	e7e5      	b.n	800bad0 <__mdiff+0x28>
 800bb04:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bb08:	6926      	ldr	r6, [r4, #16]
 800bb0a:	60c5      	str	r5, [r0, #12]
 800bb0c:	f104 0914 	add.w	r9, r4, #20
 800bb10:	f108 0514 	add.w	r5, r8, #20
 800bb14:	f100 0e14 	add.w	lr, r0, #20
 800bb18:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bb1c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bb20:	f108 0210 	add.w	r2, r8, #16
 800bb24:	46f2      	mov	sl, lr
 800bb26:	2100      	movs	r1, #0
 800bb28:	f859 3b04 	ldr.w	r3, [r9], #4
 800bb2c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bb30:	fa1f f883 	uxth.w	r8, r3
 800bb34:	fa11 f18b 	uxtah	r1, r1, fp
 800bb38:	0c1b      	lsrs	r3, r3, #16
 800bb3a:	eba1 0808 	sub.w	r8, r1, r8
 800bb3e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bb42:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bb46:	fa1f f888 	uxth.w	r8, r8
 800bb4a:	1419      	asrs	r1, r3, #16
 800bb4c:	454e      	cmp	r6, r9
 800bb4e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bb52:	f84a 3b04 	str.w	r3, [sl], #4
 800bb56:	d8e7      	bhi.n	800bb28 <__mdiff+0x80>
 800bb58:	1b33      	subs	r3, r6, r4
 800bb5a:	3b15      	subs	r3, #21
 800bb5c:	f023 0303 	bic.w	r3, r3, #3
 800bb60:	3304      	adds	r3, #4
 800bb62:	3415      	adds	r4, #21
 800bb64:	42a6      	cmp	r6, r4
 800bb66:	bf38      	it	cc
 800bb68:	2304      	movcc	r3, #4
 800bb6a:	441d      	add	r5, r3
 800bb6c:	4473      	add	r3, lr
 800bb6e:	469e      	mov	lr, r3
 800bb70:	462e      	mov	r6, r5
 800bb72:	4566      	cmp	r6, ip
 800bb74:	d30e      	bcc.n	800bb94 <__mdiff+0xec>
 800bb76:	f10c 0203 	add.w	r2, ip, #3
 800bb7a:	1b52      	subs	r2, r2, r5
 800bb7c:	f022 0203 	bic.w	r2, r2, #3
 800bb80:	3d03      	subs	r5, #3
 800bb82:	45ac      	cmp	ip, r5
 800bb84:	bf38      	it	cc
 800bb86:	2200      	movcc	r2, #0
 800bb88:	441a      	add	r2, r3
 800bb8a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bb8e:	b17b      	cbz	r3, 800bbb0 <__mdiff+0x108>
 800bb90:	6107      	str	r7, [r0, #16]
 800bb92:	e7a3      	b.n	800badc <__mdiff+0x34>
 800bb94:	f856 8b04 	ldr.w	r8, [r6], #4
 800bb98:	fa11 f288 	uxtah	r2, r1, r8
 800bb9c:	1414      	asrs	r4, r2, #16
 800bb9e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bba2:	b292      	uxth	r2, r2
 800bba4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bba8:	f84e 2b04 	str.w	r2, [lr], #4
 800bbac:	1421      	asrs	r1, r4, #16
 800bbae:	e7e0      	b.n	800bb72 <__mdiff+0xca>
 800bbb0:	3f01      	subs	r7, #1
 800bbb2:	e7ea      	b.n	800bb8a <__mdiff+0xe2>
 800bbb4:	0800d380 	.word	0x0800d380
 800bbb8:	0800d40c 	.word	0x0800d40c

0800bbbc <__ulp>:
 800bbbc:	b082      	sub	sp, #8
 800bbbe:	ed8d 0b00 	vstr	d0, [sp]
 800bbc2:	9b01      	ldr	r3, [sp, #4]
 800bbc4:	4912      	ldr	r1, [pc, #72]	; (800bc10 <__ulp+0x54>)
 800bbc6:	4019      	ands	r1, r3
 800bbc8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bbcc:	2900      	cmp	r1, #0
 800bbce:	dd05      	ble.n	800bbdc <__ulp+0x20>
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	460b      	mov	r3, r1
 800bbd4:	ec43 2b10 	vmov	d0, r2, r3
 800bbd8:	b002      	add	sp, #8
 800bbda:	4770      	bx	lr
 800bbdc:	4249      	negs	r1, r1
 800bbde:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bbe2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bbe6:	f04f 0200 	mov.w	r2, #0
 800bbea:	f04f 0300 	mov.w	r3, #0
 800bbee:	da04      	bge.n	800bbfa <__ulp+0x3e>
 800bbf0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bbf4:	fa41 f300 	asr.w	r3, r1, r0
 800bbf8:	e7ec      	b.n	800bbd4 <__ulp+0x18>
 800bbfa:	f1a0 0114 	sub.w	r1, r0, #20
 800bbfe:	291e      	cmp	r1, #30
 800bc00:	bfda      	itte	le
 800bc02:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bc06:	fa20 f101 	lsrle.w	r1, r0, r1
 800bc0a:	2101      	movgt	r1, #1
 800bc0c:	460a      	mov	r2, r1
 800bc0e:	e7e1      	b.n	800bbd4 <__ulp+0x18>
 800bc10:	7ff00000 	.word	0x7ff00000

0800bc14 <__b2d>:
 800bc14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc16:	6905      	ldr	r5, [r0, #16]
 800bc18:	f100 0714 	add.w	r7, r0, #20
 800bc1c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bc20:	1f2e      	subs	r6, r5, #4
 800bc22:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bc26:	4620      	mov	r0, r4
 800bc28:	f7ff fd48 	bl	800b6bc <__hi0bits>
 800bc2c:	f1c0 0320 	rsb	r3, r0, #32
 800bc30:	280a      	cmp	r0, #10
 800bc32:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bcb0 <__b2d+0x9c>
 800bc36:	600b      	str	r3, [r1, #0]
 800bc38:	dc14      	bgt.n	800bc64 <__b2d+0x50>
 800bc3a:	f1c0 0e0b 	rsb	lr, r0, #11
 800bc3e:	fa24 f10e 	lsr.w	r1, r4, lr
 800bc42:	42b7      	cmp	r7, r6
 800bc44:	ea41 030c 	orr.w	r3, r1, ip
 800bc48:	bf34      	ite	cc
 800bc4a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bc4e:	2100      	movcs	r1, #0
 800bc50:	3015      	adds	r0, #21
 800bc52:	fa04 f000 	lsl.w	r0, r4, r0
 800bc56:	fa21 f10e 	lsr.w	r1, r1, lr
 800bc5a:	ea40 0201 	orr.w	r2, r0, r1
 800bc5e:	ec43 2b10 	vmov	d0, r2, r3
 800bc62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc64:	42b7      	cmp	r7, r6
 800bc66:	bf3a      	itte	cc
 800bc68:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bc6c:	f1a5 0608 	subcc.w	r6, r5, #8
 800bc70:	2100      	movcs	r1, #0
 800bc72:	380b      	subs	r0, #11
 800bc74:	d017      	beq.n	800bca6 <__b2d+0x92>
 800bc76:	f1c0 0c20 	rsb	ip, r0, #32
 800bc7a:	fa04 f500 	lsl.w	r5, r4, r0
 800bc7e:	42be      	cmp	r6, r7
 800bc80:	fa21 f40c 	lsr.w	r4, r1, ip
 800bc84:	ea45 0504 	orr.w	r5, r5, r4
 800bc88:	bf8c      	ite	hi
 800bc8a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bc8e:	2400      	movls	r4, #0
 800bc90:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bc94:	fa01 f000 	lsl.w	r0, r1, r0
 800bc98:	fa24 f40c 	lsr.w	r4, r4, ip
 800bc9c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bca0:	ea40 0204 	orr.w	r2, r0, r4
 800bca4:	e7db      	b.n	800bc5e <__b2d+0x4a>
 800bca6:	ea44 030c 	orr.w	r3, r4, ip
 800bcaa:	460a      	mov	r2, r1
 800bcac:	e7d7      	b.n	800bc5e <__b2d+0x4a>
 800bcae:	bf00      	nop
 800bcb0:	3ff00000 	.word	0x3ff00000

0800bcb4 <__d2b>:
 800bcb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bcb8:	4689      	mov	r9, r1
 800bcba:	2101      	movs	r1, #1
 800bcbc:	ec57 6b10 	vmov	r6, r7, d0
 800bcc0:	4690      	mov	r8, r2
 800bcc2:	f7ff fc09 	bl	800b4d8 <_Balloc>
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	b930      	cbnz	r0, 800bcd8 <__d2b+0x24>
 800bcca:	4602      	mov	r2, r0
 800bccc:	4b25      	ldr	r3, [pc, #148]	; (800bd64 <__d2b+0xb0>)
 800bcce:	4826      	ldr	r0, [pc, #152]	; (800bd68 <__d2b+0xb4>)
 800bcd0:	f240 310a 	movw	r1, #778	; 0x30a
 800bcd4:	f000 fb4e 	bl	800c374 <__assert_func>
 800bcd8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bcdc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bce0:	bb35      	cbnz	r5, 800bd30 <__d2b+0x7c>
 800bce2:	2e00      	cmp	r6, #0
 800bce4:	9301      	str	r3, [sp, #4]
 800bce6:	d028      	beq.n	800bd3a <__d2b+0x86>
 800bce8:	4668      	mov	r0, sp
 800bcea:	9600      	str	r6, [sp, #0]
 800bcec:	f7ff fd06 	bl	800b6fc <__lo0bits>
 800bcf0:	9900      	ldr	r1, [sp, #0]
 800bcf2:	b300      	cbz	r0, 800bd36 <__d2b+0x82>
 800bcf4:	9a01      	ldr	r2, [sp, #4]
 800bcf6:	f1c0 0320 	rsb	r3, r0, #32
 800bcfa:	fa02 f303 	lsl.w	r3, r2, r3
 800bcfe:	430b      	orrs	r3, r1
 800bd00:	40c2      	lsrs	r2, r0
 800bd02:	6163      	str	r3, [r4, #20]
 800bd04:	9201      	str	r2, [sp, #4]
 800bd06:	9b01      	ldr	r3, [sp, #4]
 800bd08:	61a3      	str	r3, [r4, #24]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	bf14      	ite	ne
 800bd0e:	2202      	movne	r2, #2
 800bd10:	2201      	moveq	r2, #1
 800bd12:	6122      	str	r2, [r4, #16]
 800bd14:	b1d5      	cbz	r5, 800bd4c <__d2b+0x98>
 800bd16:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bd1a:	4405      	add	r5, r0
 800bd1c:	f8c9 5000 	str.w	r5, [r9]
 800bd20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bd24:	f8c8 0000 	str.w	r0, [r8]
 800bd28:	4620      	mov	r0, r4
 800bd2a:	b003      	add	sp, #12
 800bd2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd34:	e7d5      	b.n	800bce2 <__d2b+0x2e>
 800bd36:	6161      	str	r1, [r4, #20]
 800bd38:	e7e5      	b.n	800bd06 <__d2b+0x52>
 800bd3a:	a801      	add	r0, sp, #4
 800bd3c:	f7ff fcde 	bl	800b6fc <__lo0bits>
 800bd40:	9b01      	ldr	r3, [sp, #4]
 800bd42:	6163      	str	r3, [r4, #20]
 800bd44:	2201      	movs	r2, #1
 800bd46:	6122      	str	r2, [r4, #16]
 800bd48:	3020      	adds	r0, #32
 800bd4a:	e7e3      	b.n	800bd14 <__d2b+0x60>
 800bd4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bd50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bd54:	f8c9 0000 	str.w	r0, [r9]
 800bd58:	6918      	ldr	r0, [r3, #16]
 800bd5a:	f7ff fcaf 	bl	800b6bc <__hi0bits>
 800bd5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd62:	e7df      	b.n	800bd24 <__d2b+0x70>
 800bd64:	0800d380 	.word	0x0800d380
 800bd68:	0800d40c 	.word	0x0800d40c

0800bd6c <__ratio>:
 800bd6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd70:	4688      	mov	r8, r1
 800bd72:	4669      	mov	r1, sp
 800bd74:	4681      	mov	r9, r0
 800bd76:	f7ff ff4d 	bl	800bc14 <__b2d>
 800bd7a:	a901      	add	r1, sp, #4
 800bd7c:	4640      	mov	r0, r8
 800bd7e:	ec55 4b10 	vmov	r4, r5, d0
 800bd82:	f7ff ff47 	bl	800bc14 <__b2d>
 800bd86:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bd8a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bd8e:	eba3 0c02 	sub.w	ip, r3, r2
 800bd92:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bd96:	1a9b      	subs	r3, r3, r2
 800bd98:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bd9c:	ec51 0b10 	vmov	r0, r1, d0
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	bfd6      	itet	le
 800bda4:	460a      	movle	r2, r1
 800bda6:	462a      	movgt	r2, r5
 800bda8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bdac:	468b      	mov	fp, r1
 800bdae:	462f      	mov	r7, r5
 800bdb0:	bfd4      	ite	le
 800bdb2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bdb6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bdba:	4620      	mov	r0, r4
 800bdbc:	ee10 2a10 	vmov	r2, s0
 800bdc0:	465b      	mov	r3, fp
 800bdc2:	4639      	mov	r1, r7
 800bdc4:	f7f4 fd62 	bl	800088c <__aeabi_ddiv>
 800bdc8:	ec41 0b10 	vmov	d0, r0, r1
 800bdcc:	b003      	add	sp, #12
 800bdce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bdd2 <__copybits>:
 800bdd2:	3901      	subs	r1, #1
 800bdd4:	b570      	push	{r4, r5, r6, lr}
 800bdd6:	1149      	asrs	r1, r1, #5
 800bdd8:	6914      	ldr	r4, [r2, #16]
 800bdda:	3101      	adds	r1, #1
 800bddc:	f102 0314 	add.w	r3, r2, #20
 800bde0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bde4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bde8:	1f05      	subs	r5, r0, #4
 800bdea:	42a3      	cmp	r3, r4
 800bdec:	d30c      	bcc.n	800be08 <__copybits+0x36>
 800bdee:	1aa3      	subs	r3, r4, r2
 800bdf0:	3b11      	subs	r3, #17
 800bdf2:	f023 0303 	bic.w	r3, r3, #3
 800bdf6:	3211      	adds	r2, #17
 800bdf8:	42a2      	cmp	r2, r4
 800bdfa:	bf88      	it	hi
 800bdfc:	2300      	movhi	r3, #0
 800bdfe:	4418      	add	r0, r3
 800be00:	2300      	movs	r3, #0
 800be02:	4288      	cmp	r0, r1
 800be04:	d305      	bcc.n	800be12 <__copybits+0x40>
 800be06:	bd70      	pop	{r4, r5, r6, pc}
 800be08:	f853 6b04 	ldr.w	r6, [r3], #4
 800be0c:	f845 6f04 	str.w	r6, [r5, #4]!
 800be10:	e7eb      	b.n	800bdea <__copybits+0x18>
 800be12:	f840 3b04 	str.w	r3, [r0], #4
 800be16:	e7f4      	b.n	800be02 <__copybits+0x30>

0800be18 <__any_on>:
 800be18:	f100 0214 	add.w	r2, r0, #20
 800be1c:	6900      	ldr	r0, [r0, #16]
 800be1e:	114b      	asrs	r3, r1, #5
 800be20:	4298      	cmp	r0, r3
 800be22:	b510      	push	{r4, lr}
 800be24:	db11      	blt.n	800be4a <__any_on+0x32>
 800be26:	dd0a      	ble.n	800be3e <__any_on+0x26>
 800be28:	f011 011f 	ands.w	r1, r1, #31
 800be2c:	d007      	beq.n	800be3e <__any_on+0x26>
 800be2e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800be32:	fa24 f001 	lsr.w	r0, r4, r1
 800be36:	fa00 f101 	lsl.w	r1, r0, r1
 800be3a:	428c      	cmp	r4, r1
 800be3c:	d10b      	bne.n	800be56 <__any_on+0x3e>
 800be3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800be42:	4293      	cmp	r3, r2
 800be44:	d803      	bhi.n	800be4e <__any_on+0x36>
 800be46:	2000      	movs	r0, #0
 800be48:	bd10      	pop	{r4, pc}
 800be4a:	4603      	mov	r3, r0
 800be4c:	e7f7      	b.n	800be3e <__any_on+0x26>
 800be4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800be52:	2900      	cmp	r1, #0
 800be54:	d0f5      	beq.n	800be42 <__any_on+0x2a>
 800be56:	2001      	movs	r0, #1
 800be58:	e7f6      	b.n	800be48 <__any_on+0x30>

0800be5a <_calloc_r>:
 800be5a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be5c:	fba1 2402 	umull	r2, r4, r1, r2
 800be60:	b94c      	cbnz	r4, 800be76 <_calloc_r+0x1c>
 800be62:	4611      	mov	r1, r2
 800be64:	9201      	str	r2, [sp, #4]
 800be66:	f000 f87b 	bl	800bf60 <_malloc_r>
 800be6a:	9a01      	ldr	r2, [sp, #4]
 800be6c:	4605      	mov	r5, r0
 800be6e:	b930      	cbnz	r0, 800be7e <_calloc_r+0x24>
 800be70:	4628      	mov	r0, r5
 800be72:	b003      	add	sp, #12
 800be74:	bd30      	pop	{r4, r5, pc}
 800be76:	220c      	movs	r2, #12
 800be78:	6002      	str	r2, [r0, #0]
 800be7a:	2500      	movs	r5, #0
 800be7c:	e7f8      	b.n	800be70 <_calloc_r+0x16>
 800be7e:	4621      	mov	r1, r4
 800be80:	f7fc fbcc 	bl	800861c <memset>
 800be84:	e7f4      	b.n	800be70 <_calloc_r+0x16>
	...

0800be88 <_free_r>:
 800be88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be8a:	2900      	cmp	r1, #0
 800be8c:	d044      	beq.n	800bf18 <_free_r+0x90>
 800be8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be92:	9001      	str	r0, [sp, #4]
 800be94:	2b00      	cmp	r3, #0
 800be96:	f1a1 0404 	sub.w	r4, r1, #4
 800be9a:	bfb8      	it	lt
 800be9c:	18e4      	addlt	r4, r4, r3
 800be9e:	f000 fab3 	bl	800c408 <__malloc_lock>
 800bea2:	4a1e      	ldr	r2, [pc, #120]	; (800bf1c <_free_r+0x94>)
 800bea4:	9801      	ldr	r0, [sp, #4]
 800bea6:	6813      	ldr	r3, [r2, #0]
 800bea8:	b933      	cbnz	r3, 800beb8 <_free_r+0x30>
 800beaa:	6063      	str	r3, [r4, #4]
 800beac:	6014      	str	r4, [r2, #0]
 800beae:	b003      	add	sp, #12
 800beb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800beb4:	f000 baae 	b.w	800c414 <__malloc_unlock>
 800beb8:	42a3      	cmp	r3, r4
 800beba:	d908      	bls.n	800bece <_free_r+0x46>
 800bebc:	6825      	ldr	r5, [r4, #0]
 800bebe:	1961      	adds	r1, r4, r5
 800bec0:	428b      	cmp	r3, r1
 800bec2:	bf01      	itttt	eq
 800bec4:	6819      	ldreq	r1, [r3, #0]
 800bec6:	685b      	ldreq	r3, [r3, #4]
 800bec8:	1949      	addeq	r1, r1, r5
 800beca:	6021      	streq	r1, [r4, #0]
 800becc:	e7ed      	b.n	800beaa <_free_r+0x22>
 800bece:	461a      	mov	r2, r3
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	b10b      	cbz	r3, 800bed8 <_free_r+0x50>
 800bed4:	42a3      	cmp	r3, r4
 800bed6:	d9fa      	bls.n	800bece <_free_r+0x46>
 800bed8:	6811      	ldr	r1, [r2, #0]
 800beda:	1855      	adds	r5, r2, r1
 800bedc:	42a5      	cmp	r5, r4
 800bede:	d10b      	bne.n	800bef8 <_free_r+0x70>
 800bee0:	6824      	ldr	r4, [r4, #0]
 800bee2:	4421      	add	r1, r4
 800bee4:	1854      	adds	r4, r2, r1
 800bee6:	42a3      	cmp	r3, r4
 800bee8:	6011      	str	r1, [r2, #0]
 800beea:	d1e0      	bne.n	800beae <_free_r+0x26>
 800beec:	681c      	ldr	r4, [r3, #0]
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	6053      	str	r3, [r2, #4]
 800bef2:	4421      	add	r1, r4
 800bef4:	6011      	str	r1, [r2, #0]
 800bef6:	e7da      	b.n	800beae <_free_r+0x26>
 800bef8:	d902      	bls.n	800bf00 <_free_r+0x78>
 800befa:	230c      	movs	r3, #12
 800befc:	6003      	str	r3, [r0, #0]
 800befe:	e7d6      	b.n	800beae <_free_r+0x26>
 800bf00:	6825      	ldr	r5, [r4, #0]
 800bf02:	1961      	adds	r1, r4, r5
 800bf04:	428b      	cmp	r3, r1
 800bf06:	bf04      	itt	eq
 800bf08:	6819      	ldreq	r1, [r3, #0]
 800bf0a:	685b      	ldreq	r3, [r3, #4]
 800bf0c:	6063      	str	r3, [r4, #4]
 800bf0e:	bf04      	itt	eq
 800bf10:	1949      	addeq	r1, r1, r5
 800bf12:	6021      	streq	r1, [r4, #0]
 800bf14:	6054      	str	r4, [r2, #4]
 800bf16:	e7ca      	b.n	800beae <_free_r+0x26>
 800bf18:	b003      	add	sp, #12
 800bf1a:	bd30      	pop	{r4, r5, pc}
 800bf1c:	20000444 	.word	0x20000444

0800bf20 <sbrk_aligned>:
 800bf20:	b570      	push	{r4, r5, r6, lr}
 800bf22:	4e0e      	ldr	r6, [pc, #56]	; (800bf5c <sbrk_aligned+0x3c>)
 800bf24:	460c      	mov	r4, r1
 800bf26:	6831      	ldr	r1, [r6, #0]
 800bf28:	4605      	mov	r5, r0
 800bf2a:	b911      	cbnz	r1, 800bf32 <sbrk_aligned+0x12>
 800bf2c:	f000 f9f0 	bl	800c310 <_sbrk_r>
 800bf30:	6030      	str	r0, [r6, #0]
 800bf32:	4621      	mov	r1, r4
 800bf34:	4628      	mov	r0, r5
 800bf36:	f000 f9eb 	bl	800c310 <_sbrk_r>
 800bf3a:	1c43      	adds	r3, r0, #1
 800bf3c:	d00a      	beq.n	800bf54 <sbrk_aligned+0x34>
 800bf3e:	1cc4      	adds	r4, r0, #3
 800bf40:	f024 0403 	bic.w	r4, r4, #3
 800bf44:	42a0      	cmp	r0, r4
 800bf46:	d007      	beq.n	800bf58 <sbrk_aligned+0x38>
 800bf48:	1a21      	subs	r1, r4, r0
 800bf4a:	4628      	mov	r0, r5
 800bf4c:	f000 f9e0 	bl	800c310 <_sbrk_r>
 800bf50:	3001      	adds	r0, #1
 800bf52:	d101      	bne.n	800bf58 <sbrk_aligned+0x38>
 800bf54:	f04f 34ff 	mov.w	r4, #4294967295
 800bf58:	4620      	mov	r0, r4
 800bf5a:	bd70      	pop	{r4, r5, r6, pc}
 800bf5c:	20000448 	.word	0x20000448

0800bf60 <_malloc_r>:
 800bf60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf64:	1ccd      	adds	r5, r1, #3
 800bf66:	f025 0503 	bic.w	r5, r5, #3
 800bf6a:	3508      	adds	r5, #8
 800bf6c:	2d0c      	cmp	r5, #12
 800bf6e:	bf38      	it	cc
 800bf70:	250c      	movcc	r5, #12
 800bf72:	2d00      	cmp	r5, #0
 800bf74:	4607      	mov	r7, r0
 800bf76:	db01      	blt.n	800bf7c <_malloc_r+0x1c>
 800bf78:	42a9      	cmp	r1, r5
 800bf7a:	d905      	bls.n	800bf88 <_malloc_r+0x28>
 800bf7c:	230c      	movs	r3, #12
 800bf7e:	603b      	str	r3, [r7, #0]
 800bf80:	2600      	movs	r6, #0
 800bf82:	4630      	mov	r0, r6
 800bf84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf88:	4e2e      	ldr	r6, [pc, #184]	; (800c044 <_malloc_r+0xe4>)
 800bf8a:	f000 fa3d 	bl	800c408 <__malloc_lock>
 800bf8e:	6833      	ldr	r3, [r6, #0]
 800bf90:	461c      	mov	r4, r3
 800bf92:	bb34      	cbnz	r4, 800bfe2 <_malloc_r+0x82>
 800bf94:	4629      	mov	r1, r5
 800bf96:	4638      	mov	r0, r7
 800bf98:	f7ff ffc2 	bl	800bf20 <sbrk_aligned>
 800bf9c:	1c43      	adds	r3, r0, #1
 800bf9e:	4604      	mov	r4, r0
 800bfa0:	d14d      	bne.n	800c03e <_malloc_r+0xde>
 800bfa2:	6834      	ldr	r4, [r6, #0]
 800bfa4:	4626      	mov	r6, r4
 800bfa6:	2e00      	cmp	r6, #0
 800bfa8:	d140      	bne.n	800c02c <_malloc_r+0xcc>
 800bfaa:	6823      	ldr	r3, [r4, #0]
 800bfac:	4631      	mov	r1, r6
 800bfae:	4638      	mov	r0, r7
 800bfb0:	eb04 0803 	add.w	r8, r4, r3
 800bfb4:	f000 f9ac 	bl	800c310 <_sbrk_r>
 800bfb8:	4580      	cmp	r8, r0
 800bfba:	d13a      	bne.n	800c032 <_malloc_r+0xd2>
 800bfbc:	6821      	ldr	r1, [r4, #0]
 800bfbe:	3503      	adds	r5, #3
 800bfc0:	1a6d      	subs	r5, r5, r1
 800bfc2:	f025 0503 	bic.w	r5, r5, #3
 800bfc6:	3508      	adds	r5, #8
 800bfc8:	2d0c      	cmp	r5, #12
 800bfca:	bf38      	it	cc
 800bfcc:	250c      	movcc	r5, #12
 800bfce:	4629      	mov	r1, r5
 800bfd0:	4638      	mov	r0, r7
 800bfd2:	f7ff ffa5 	bl	800bf20 <sbrk_aligned>
 800bfd6:	3001      	adds	r0, #1
 800bfd8:	d02b      	beq.n	800c032 <_malloc_r+0xd2>
 800bfda:	6823      	ldr	r3, [r4, #0]
 800bfdc:	442b      	add	r3, r5
 800bfde:	6023      	str	r3, [r4, #0]
 800bfe0:	e00e      	b.n	800c000 <_malloc_r+0xa0>
 800bfe2:	6822      	ldr	r2, [r4, #0]
 800bfe4:	1b52      	subs	r2, r2, r5
 800bfe6:	d41e      	bmi.n	800c026 <_malloc_r+0xc6>
 800bfe8:	2a0b      	cmp	r2, #11
 800bfea:	d916      	bls.n	800c01a <_malloc_r+0xba>
 800bfec:	1961      	adds	r1, r4, r5
 800bfee:	42a3      	cmp	r3, r4
 800bff0:	6025      	str	r5, [r4, #0]
 800bff2:	bf18      	it	ne
 800bff4:	6059      	strne	r1, [r3, #4]
 800bff6:	6863      	ldr	r3, [r4, #4]
 800bff8:	bf08      	it	eq
 800bffa:	6031      	streq	r1, [r6, #0]
 800bffc:	5162      	str	r2, [r4, r5]
 800bffe:	604b      	str	r3, [r1, #4]
 800c000:	4638      	mov	r0, r7
 800c002:	f104 060b 	add.w	r6, r4, #11
 800c006:	f000 fa05 	bl	800c414 <__malloc_unlock>
 800c00a:	f026 0607 	bic.w	r6, r6, #7
 800c00e:	1d23      	adds	r3, r4, #4
 800c010:	1af2      	subs	r2, r6, r3
 800c012:	d0b6      	beq.n	800bf82 <_malloc_r+0x22>
 800c014:	1b9b      	subs	r3, r3, r6
 800c016:	50a3      	str	r3, [r4, r2]
 800c018:	e7b3      	b.n	800bf82 <_malloc_r+0x22>
 800c01a:	6862      	ldr	r2, [r4, #4]
 800c01c:	42a3      	cmp	r3, r4
 800c01e:	bf0c      	ite	eq
 800c020:	6032      	streq	r2, [r6, #0]
 800c022:	605a      	strne	r2, [r3, #4]
 800c024:	e7ec      	b.n	800c000 <_malloc_r+0xa0>
 800c026:	4623      	mov	r3, r4
 800c028:	6864      	ldr	r4, [r4, #4]
 800c02a:	e7b2      	b.n	800bf92 <_malloc_r+0x32>
 800c02c:	4634      	mov	r4, r6
 800c02e:	6876      	ldr	r6, [r6, #4]
 800c030:	e7b9      	b.n	800bfa6 <_malloc_r+0x46>
 800c032:	230c      	movs	r3, #12
 800c034:	603b      	str	r3, [r7, #0]
 800c036:	4638      	mov	r0, r7
 800c038:	f000 f9ec 	bl	800c414 <__malloc_unlock>
 800c03c:	e7a1      	b.n	800bf82 <_malloc_r+0x22>
 800c03e:	6025      	str	r5, [r4, #0]
 800c040:	e7de      	b.n	800c000 <_malloc_r+0xa0>
 800c042:	bf00      	nop
 800c044:	20000444 	.word	0x20000444

0800c048 <__ssputs_r>:
 800c048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c04c:	688e      	ldr	r6, [r1, #8]
 800c04e:	429e      	cmp	r6, r3
 800c050:	4682      	mov	sl, r0
 800c052:	460c      	mov	r4, r1
 800c054:	4690      	mov	r8, r2
 800c056:	461f      	mov	r7, r3
 800c058:	d838      	bhi.n	800c0cc <__ssputs_r+0x84>
 800c05a:	898a      	ldrh	r2, [r1, #12]
 800c05c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c060:	d032      	beq.n	800c0c8 <__ssputs_r+0x80>
 800c062:	6825      	ldr	r5, [r4, #0]
 800c064:	6909      	ldr	r1, [r1, #16]
 800c066:	eba5 0901 	sub.w	r9, r5, r1
 800c06a:	6965      	ldr	r5, [r4, #20]
 800c06c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c070:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c074:	3301      	adds	r3, #1
 800c076:	444b      	add	r3, r9
 800c078:	106d      	asrs	r5, r5, #1
 800c07a:	429d      	cmp	r5, r3
 800c07c:	bf38      	it	cc
 800c07e:	461d      	movcc	r5, r3
 800c080:	0553      	lsls	r3, r2, #21
 800c082:	d531      	bpl.n	800c0e8 <__ssputs_r+0xa0>
 800c084:	4629      	mov	r1, r5
 800c086:	f7ff ff6b 	bl	800bf60 <_malloc_r>
 800c08a:	4606      	mov	r6, r0
 800c08c:	b950      	cbnz	r0, 800c0a4 <__ssputs_r+0x5c>
 800c08e:	230c      	movs	r3, #12
 800c090:	f8ca 3000 	str.w	r3, [sl]
 800c094:	89a3      	ldrh	r3, [r4, #12]
 800c096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c09a:	81a3      	strh	r3, [r4, #12]
 800c09c:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0a4:	6921      	ldr	r1, [r4, #16]
 800c0a6:	464a      	mov	r2, r9
 800c0a8:	f7fc faaa 	bl	8008600 <memcpy>
 800c0ac:	89a3      	ldrh	r3, [r4, #12]
 800c0ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c0b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0b6:	81a3      	strh	r3, [r4, #12]
 800c0b8:	6126      	str	r6, [r4, #16]
 800c0ba:	6165      	str	r5, [r4, #20]
 800c0bc:	444e      	add	r6, r9
 800c0be:	eba5 0509 	sub.w	r5, r5, r9
 800c0c2:	6026      	str	r6, [r4, #0]
 800c0c4:	60a5      	str	r5, [r4, #8]
 800c0c6:	463e      	mov	r6, r7
 800c0c8:	42be      	cmp	r6, r7
 800c0ca:	d900      	bls.n	800c0ce <__ssputs_r+0x86>
 800c0cc:	463e      	mov	r6, r7
 800c0ce:	6820      	ldr	r0, [r4, #0]
 800c0d0:	4632      	mov	r2, r6
 800c0d2:	4641      	mov	r1, r8
 800c0d4:	f000 f97e 	bl	800c3d4 <memmove>
 800c0d8:	68a3      	ldr	r3, [r4, #8]
 800c0da:	1b9b      	subs	r3, r3, r6
 800c0dc:	60a3      	str	r3, [r4, #8]
 800c0de:	6823      	ldr	r3, [r4, #0]
 800c0e0:	4433      	add	r3, r6
 800c0e2:	6023      	str	r3, [r4, #0]
 800c0e4:	2000      	movs	r0, #0
 800c0e6:	e7db      	b.n	800c0a0 <__ssputs_r+0x58>
 800c0e8:	462a      	mov	r2, r5
 800c0ea:	f000 f999 	bl	800c420 <_realloc_r>
 800c0ee:	4606      	mov	r6, r0
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	d1e1      	bne.n	800c0b8 <__ssputs_r+0x70>
 800c0f4:	6921      	ldr	r1, [r4, #16]
 800c0f6:	4650      	mov	r0, sl
 800c0f8:	f7ff fec6 	bl	800be88 <_free_r>
 800c0fc:	e7c7      	b.n	800c08e <__ssputs_r+0x46>
	...

0800c100 <_svfiprintf_r>:
 800c100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c104:	4698      	mov	r8, r3
 800c106:	898b      	ldrh	r3, [r1, #12]
 800c108:	061b      	lsls	r3, r3, #24
 800c10a:	b09d      	sub	sp, #116	; 0x74
 800c10c:	4607      	mov	r7, r0
 800c10e:	460d      	mov	r5, r1
 800c110:	4614      	mov	r4, r2
 800c112:	d50e      	bpl.n	800c132 <_svfiprintf_r+0x32>
 800c114:	690b      	ldr	r3, [r1, #16]
 800c116:	b963      	cbnz	r3, 800c132 <_svfiprintf_r+0x32>
 800c118:	2140      	movs	r1, #64	; 0x40
 800c11a:	f7ff ff21 	bl	800bf60 <_malloc_r>
 800c11e:	6028      	str	r0, [r5, #0]
 800c120:	6128      	str	r0, [r5, #16]
 800c122:	b920      	cbnz	r0, 800c12e <_svfiprintf_r+0x2e>
 800c124:	230c      	movs	r3, #12
 800c126:	603b      	str	r3, [r7, #0]
 800c128:	f04f 30ff 	mov.w	r0, #4294967295
 800c12c:	e0d1      	b.n	800c2d2 <_svfiprintf_r+0x1d2>
 800c12e:	2340      	movs	r3, #64	; 0x40
 800c130:	616b      	str	r3, [r5, #20]
 800c132:	2300      	movs	r3, #0
 800c134:	9309      	str	r3, [sp, #36]	; 0x24
 800c136:	2320      	movs	r3, #32
 800c138:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c13c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c140:	2330      	movs	r3, #48	; 0x30
 800c142:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c2ec <_svfiprintf_r+0x1ec>
 800c146:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c14a:	f04f 0901 	mov.w	r9, #1
 800c14e:	4623      	mov	r3, r4
 800c150:	469a      	mov	sl, r3
 800c152:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c156:	b10a      	cbz	r2, 800c15c <_svfiprintf_r+0x5c>
 800c158:	2a25      	cmp	r2, #37	; 0x25
 800c15a:	d1f9      	bne.n	800c150 <_svfiprintf_r+0x50>
 800c15c:	ebba 0b04 	subs.w	fp, sl, r4
 800c160:	d00b      	beq.n	800c17a <_svfiprintf_r+0x7a>
 800c162:	465b      	mov	r3, fp
 800c164:	4622      	mov	r2, r4
 800c166:	4629      	mov	r1, r5
 800c168:	4638      	mov	r0, r7
 800c16a:	f7ff ff6d 	bl	800c048 <__ssputs_r>
 800c16e:	3001      	adds	r0, #1
 800c170:	f000 80aa 	beq.w	800c2c8 <_svfiprintf_r+0x1c8>
 800c174:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c176:	445a      	add	r2, fp
 800c178:	9209      	str	r2, [sp, #36]	; 0x24
 800c17a:	f89a 3000 	ldrb.w	r3, [sl]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	f000 80a2 	beq.w	800c2c8 <_svfiprintf_r+0x1c8>
 800c184:	2300      	movs	r3, #0
 800c186:	f04f 32ff 	mov.w	r2, #4294967295
 800c18a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c18e:	f10a 0a01 	add.w	sl, sl, #1
 800c192:	9304      	str	r3, [sp, #16]
 800c194:	9307      	str	r3, [sp, #28]
 800c196:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c19a:	931a      	str	r3, [sp, #104]	; 0x68
 800c19c:	4654      	mov	r4, sl
 800c19e:	2205      	movs	r2, #5
 800c1a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1a4:	4851      	ldr	r0, [pc, #324]	; (800c2ec <_svfiprintf_r+0x1ec>)
 800c1a6:	f7f4 f83b 	bl	8000220 <memchr>
 800c1aa:	9a04      	ldr	r2, [sp, #16]
 800c1ac:	b9d8      	cbnz	r0, 800c1e6 <_svfiprintf_r+0xe6>
 800c1ae:	06d0      	lsls	r0, r2, #27
 800c1b0:	bf44      	itt	mi
 800c1b2:	2320      	movmi	r3, #32
 800c1b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1b8:	0711      	lsls	r1, r2, #28
 800c1ba:	bf44      	itt	mi
 800c1bc:	232b      	movmi	r3, #43	; 0x2b
 800c1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1c2:	f89a 3000 	ldrb.w	r3, [sl]
 800c1c6:	2b2a      	cmp	r3, #42	; 0x2a
 800c1c8:	d015      	beq.n	800c1f6 <_svfiprintf_r+0xf6>
 800c1ca:	9a07      	ldr	r2, [sp, #28]
 800c1cc:	4654      	mov	r4, sl
 800c1ce:	2000      	movs	r0, #0
 800c1d0:	f04f 0c0a 	mov.w	ip, #10
 800c1d4:	4621      	mov	r1, r4
 800c1d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1da:	3b30      	subs	r3, #48	; 0x30
 800c1dc:	2b09      	cmp	r3, #9
 800c1de:	d94e      	bls.n	800c27e <_svfiprintf_r+0x17e>
 800c1e0:	b1b0      	cbz	r0, 800c210 <_svfiprintf_r+0x110>
 800c1e2:	9207      	str	r2, [sp, #28]
 800c1e4:	e014      	b.n	800c210 <_svfiprintf_r+0x110>
 800c1e6:	eba0 0308 	sub.w	r3, r0, r8
 800c1ea:	fa09 f303 	lsl.w	r3, r9, r3
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	9304      	str	r3, [sp, #16]
 800c1f2:	46a2      	mov	sl, r4
 800c1f4:	e7d2      	b.n	800c19c <_svfiprintf_r+0x9c>
 800c1f6:	9b03      	ldr	r3, [sp, #12]
 800c1f8:	1d19      	adds	r1, r3, #4
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	9103      	str	r1, [sp, #12]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	bfbb      	ittet	lt
 800c202:	425b      	neglt	r3, r3
 800c204:	f042 0202 	orrlt.w	r2, r2, #2
 800c208:	9307      	strge	r3, [sp, #28]
 800c20a:	9307      	strlt	r3, [sp, #28]
 800c20c:	bfb8      	it	lt
 800c20e:	9204      	strlt	r2, [sp, #16]
 800c210:	7823      	ldrb	r3, [r4, #0]
 800c212:	2b2e      	cmp	r3, #46	; 0x2e
 800c214:	d10c      	bne.n	800c230 <_svfiprintf_r+0x130>
 800c216:	7863      	ldrb	r3, [r4, #1]
 800c218:	2b2a      	cmp	r3, #42	; 0x2a
 800c21a:	d135      	bne.n	800c288 <_svfiprintf_r+0x188>
 800c21c:	9b03      	ldr	r3, [sp, #12]
 800c21e:	1d1a      	adds	r2, r3, #4
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	9203      	str	r2, [sp, #12]
 800c224:	2b00      	cmp	r3, #0
 800c226:	bfb8      	it	lt
 800c228:	f04f 33ff 	movlt.w	r3, #4294967295
 800c22c:	3402      	adds	r4, #2
 800c22e:	9305      	str	r3, [sp, #20]
 800c230:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c2fc <_svfiprintf_r+0x1fc>
 800c234:	7821      	ldrb	r1, [r4, #0]
 800c236:	2203      	movs	r2, #3
 800c238:	4650      	mov	r0, sl
 800c23a:	f7f3 fff1 	bl	8000220 <memchr>
 800c23e:	b140      	cbz	r0, 800c252 <_svfiprintf_r+0x152>
 800c240:	2340      	movs	r3, #64	; 0x40
 800c242:	eba0 000a 	sub.w	r0, r0, sl
 800c246:	fa03 f000 	lsl.w	r0, r3, r0
 800c24a:	9b04      	ldr	r3, [sp, #16]
 800c24c:	4303      	orrs	r3, r0
 800c24e:	3401      	adds	r4, #1
 800c250:	9304      	str	r3, [sp, #16]
 800c252:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c256:	4826      	ldr	r0, [pc, #152]	; (800c2f0 <_svfiprintf_r+0x1f0>)
 800c258:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c25c:	2206      	movs	r2, #6
 800c25e:	f7f3 ffdf 	bl	8000220 <memchr>
 800c262:	2800      	cmp	r0, #0
 800c264:	d038      	beq.n	800c2d8 <_svfiprintf_r+0x1d8>
 800c266:	4b23      	ldr	r3, [pc, #140]	; (800c2f4 <_svfiprintf_r+0x1f4>)
 800c268:	bb1b      	cbnz	r3, 800c2b2 <_svfiprintf_r+0x1b2>
 800c26a:	9b03      	ldr	r3, [sp, #12]
 800c26c:	3307      	adds	r3, #7
 800c26e:	f023 0307 	bic.w	r3, r3, #7
 800c272:	3308      	adds	r3, #8
 800c274:	9303      	str	r3, [sp, #12]
 800c276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c278:	4433      	add	r3, r6
 800c27a:	9309      	str	r3, [sp, #36]	; 0x24
 800c27c:	e767      	b.n	800c14e <_svfiprintf_r+0x4e>
 800c27e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c282:	460c      	mov	r4, r1
 800c284:	2001      	movs	r0, #1
 800c286:	e7a5      	b.n	800c1d4 <_svfiprintf_r+0xd4>
 800c288:	2300      	movs	r3, #0
 800c28a:	3401      	adds	r4, #1
 800c28c:	9305      	str	r3, [sp, #20]
 800c28e:	4619      	mov	r1, r3
 800c290:	f04f 0c0a 	mov.w	ip, #10
 800c294:	4620      	mov	r0, r4
 800c296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c29a:	3a30      	subs	r2, #48	; 0x30
 800c29c:	2a09      	cmp	r2, #9
 800c29e:	d903      	bls.n	800c2a8 <_svfiprintf_r+0x1a8>
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d0c5      	beq.n	800c230 <_svfiprintf_r+0x130>
 800c2a4:	9105      	str	r1, [sp, #20]
 800c2a6:	e7c3      	b.n	800c230 <_svfiprintf_r+0x130>
 800c2a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2ac:	4604      	mov	r4, r0
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	e7f0      	b.n	800c294 <_svfiprintf_r+0x194>
 800c2b2:	ab03      	add	r3, sp, #12
 800c2b4:	9300      	str	r3, [sp, #0]
 800c2b6:	462a      	mov	r2, r5
 800c2b8:	4b0f      	ldr	r3, [pc, #60]	; (800c2f8 <_svfiprintf_r+0x1f8>)
 800c2ba:	a904      	add	r1, sp, #16
 800c2bc:	4638      	mov	r0, r7
 800c2be:	f7fc fa55 	bl	800876c <_printf_float>
 800c2c2:	1c42      	adds	r2, r0, #1
 800c2c4:	4606      	mov	r6, r0
 800c2c6:	d1d6      	bne.n	800c276 <_svfiprintf_r+0x176>
 800c2c8:	89ab      	ldrh	r3, [r5, #12]
 800c2ca:	065b      	lsls	r3, r3, #25
 800c2cc:	f53f af2c 	bmi.w	800c128 <_svfiprintf_r+0x28>
 800c2d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2d2:	b01d      	add	sp, #116	; 0x74
 800c2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2d8:	ab03      	add	r3, sp, #12
 800c2da:	9300      	str	r3, [sp, #0]
 800c2dc:	462a      	mov	r2, r5
 800c2de:	4b06      	ldr	r3, [pc, #24]	; (800c2f8 <_svfiprintf_r+0x1f8>)
 800c2e0:	a904      	add	r1, sp, #16
 800c2e2:	4638      	mov	r0, r7
 800c2e4:	f7fc fce6 	bl	8008cb4 <_printf_i>
 800c2e8:	e7eb      	b.n	800c2c2 <_svfiprintf_r+0x1c2>
 800c2ea:	bf00      	nop
 800c2ec:	0800d564 	.word	0x0800d564
 800c2f0:	0800d56e 	.word	0x0800d56e
 800c2f4:	0800876d 	.word	0x0800876d
 800c2f8:	0800c049 	.word	0x0800c049
 800c2fc:	0800d56a 	.word	0x0800d56a

0800c300 <nan>:
 800c300:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c308 <nan+0x8>
 800c304:	4770      	bx	lr
 800c306:	bf00      	nop
 800c308:	00000000 	.word	0x00000000
 800c30c:	7ff80000 	.word	0x7ff80000

0800c310 <_sbrk_r>:
 800c310:	b538      	push	{r3, r4, r5, lr}
 800c312:	4d06      	ldr	r5, [pc, #24]	; (800c32c <_sbrk_r+0x1c>)
 800c314:	2300      	movs	r3, #0
 800c316:	4604      	mov	r4, r0
 800c318:	4608      	mov	r0, r1
 800c31a:	602b      	str	r3, [r5, #0]
 800c31c:	f7f5 faf8 	bl	8001910 <_sbrk>
 800c320:	1c43      	adds	r3, r0, #1
 800c322:	d102      	bne.n	800c32a <_sbrk_r+0x1a>
 800c324:	682b      	ldr	r3, [r5, #0]
 800c326:	b103      	cbz	r3, 800c32a <_sbrk_r+0x1a>
 800c328:	6023      	str	r3, [r4, #0]
 800c32a:	bd38      	pop	{r3, r4, r5, pc}
 800c32c:	2000044c 	.word	0x2000044c

0800c330 <strncmp>:
 800c330:	b510      	push	{r4, lr}
 800c332:	b17a      	cbz	r2, 800c354 <strncmp+0x24>
 800c334:	4603      	mov	r3, r0
 800c336:	3901      	subs	r1, #1
 800c338:	1884      	adds	r4, r0, r2
 800c33a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c33e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c342:	4290      	cmp	r0, r2
 800c344:	d101      	bne.n	800c34a <strncmp+0x1a>
 800c346:	42a3      	cmp	r3, r4
 800c348:	d101      	bne.n	800c34e <strncmp+0x1e>
 800c34a:	1a80      	subs	r0, r0, r2
 800c34c:	bd10      	pop	{r4, pc}
 800c34e:	2800      	cmp	r0, #0
 800c350:	d1f3      	bne.n	800c33a <strncmp+0xa>
 800c352:	e7fa      	b.n	800c34a <strncmp+0x1a>
 800c354:	4610      	mov	r0, r2
 800c356:	e7f9      	b.n	800c34c <strncmp+0x1c>

0800c358 <__ascii_wctomb>:
 800c358:	b149      	cbz	r1, 800c36e <__ascii_wctomb+0x16>
 800c35a:	2aff      	cmp	r2, #255	; 0xff
 800c35c:	bf85      	ittet	hi
 800c35e:	238a      	movhi	r3, #138	; 0x8a
 800c360:	6003      	strhi	r3, [r0, #0]
 800c362:	700a      	strbls	r2, [r1, #0]
 800c364:	f04f 30ff 	movhi.w	r0, #4294967295
 800c368:	bf98      	it	ls
 800c36a:	2001      	movls	r0, #1
 800c36c:	4770      	bx	lr
 800c36e:	4608      	mov	r0, r1
 800c370:	4770      	bx	lr
	...

0800c374 <__assert_func>:
 800c374:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c376:	4614      	mov	r4, r2
 800c378:	461a      	mov	r2, r3
 800c37a:	4b09      	ldr	r3, [pc, #36]	; (800c3a0 <__assert_func+0x2c>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	4605      	mov	r5, r0
 800c380:	68d8      	ldr	r0, [r3, #12]
 800c382:	b14c      	cbz	r4, 800c398 <__assert_func+0x24>
 800c384:	4b07      	ldr	r3, [pc, #28]	; (800c3a4 <__assert_func+0x30>)
 800c386:	9100      	str	r1, [sp, #0]
 800c388:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c38c:	4906      	ldr	r1, [pc, #24]	; (800c3a8 <__assert_func+0x34>)
 800c38e:	462b      	mov	r3, r5
 800c390:	f000 f80e 	bl	800c3b0 <fiprintf>
 800c394:	f000 fa8c 	bl	800c8b0 <abort>
 800c398:	4b04      	ldr	r3, [pc, #16]	; (800c3ac <__assert_func+0x38>)
 800c39a:	461c      	mov	r4, r3
 800c39c:	e7f3      	b.n	800c386 <__assert_func+0x12>
 800c39e:	bf00      	nop
 800c3a0:	2000000c 	.word	0x2000000c
 800c3a4:	0800d575 	.word	0x0800d575
 800c3a8:	0800d582 	.word	0x0800d582
 800c3ac:	0800d5b0 	.word	0x0800d5b0

0800c3b0 <fiprintf>:
 800c3b0:	b40e      	push	{r1, r2, r3}
 800c3b2:	b503      	push	{r0, r1, lr}
 800c3b4:	4601      	mov	r1, r0
 800c3b6:	ab03      	add	r3, sp, #12
 800c3b8:	4805      	ldr	r0, [pc, #20]	; (800c3d0 <fiprintf+0x20>)
 800c3ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3be:	6800      	ldr	r0, [r0, #0]
 800c3c0:	9301      	str	r3, [sp, #4]
 800c3c2:	f000 f885 	bl	800c4d0 <_vfiprintf_r>
 800c3c6:	b002      	add	sp, #8
 800c3c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c3cc:	b003      	add	sp, #12
 800c3ce:	4770      	bx	lr
 800c3d0:	2000000c 	.word	0x2000000c

0800c3d4 <memmove>:
 800c3d4:	4288      	cmp	r0, r1
 800c3d6:	b510      	push	{r4, lr}
 800c3d8:	eb01 0402 	add.w	r4, r1, r2
 800c3dc:	d902      	bls.n	800c3e4 <memmove+0x10>
 800c3de:	4284      	cmp	r4, r0
 800c3e0:	4623      	mov	r3, r4
 800c3e2:	d807      	bhi.n	800c3f4 <memmove+0x20>
 800c3e4:	1e43      	subs	r3, r0, #1
 800c3e6:	42a1      	cmp	r1, r4
 800c3e8:	d008      	beq.n	800c3fc <memmove+0x28>
 800c3ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c3f2:	e7f8      	b.n	800c3e6 <memmove+0x12>
 800c3f4:	4402      	add	r2, r0
 800c3f6:	4601      	mov	r1, r0
 800c3f8:	428a      	cmp	r2, r1
 800c3fa:	d100      	bne.n	800c3fe <memmove+0x2a>
 800c3fc:	bd10      	pop	{r4, pc}
 800c3fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c402:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c406:	e7f7      	b.n	800c3f8 <memmove+0x24>

0800c408 <__malloc_lock>:
 800c408:	4801      	ldr	r0, [pc, #4]	; (800c410 <__malloc_lock+0x8>)
 800c40a:	f000 bc11 	b.w	800cc30 <__retarget_lock_acquire_recursive>
 800c40e:	bf00      	nop
 800c410:	20000450 	.word	0x20000450

0800c414 <__malloc_unlock>:
 800c414:	4801      	ldr	r0, [pc, #4]	; (800c41c <__malloc_unlock+0x8>)
 800c416:	f000 bc0c 	b.w	800cc32 <__retarget_lock_release_recursive>
 800c41a:	bf00      	nop
 800c41c:	20000450 	.word	0x20000450

0800c420 <_realloc_r>:
 800c420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c424:	4680      	mov	r8, r0
 800c426:	4614      	mov	r4, r2
 800c428:	460e      	mov	r6, r1
 800c42a:	b921      	cbnz	r1, 800c436 <_realloc_r+0x16>
 800c42c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c430:	4611      	mov	r1, r2
 800c432:	f7ff bd95 	b.w	800bf60 <_malloc_r>
 800c436:	b92a      	cbnz	r2, 800c444 <_realloc_r+0x24>
 800c438:	f7ff fd26 	bl	800be88 <_free_r>
 800c43c:	4625      	mov	r5, r4
 800c43e:	4628      	mov	r0, r5
 800c440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c444:	f000 fc5c 	bl	800cd00 <_malloc_usable_size_r>
 800c448:	4284      	cmp	r4, r0
 800c44a:	4607      	mov	r7, r0
 800c44c:	d802      	bhi.n	800c454 <_realloc_r+0x34>
 800c44e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c452:	d812      	bhi.n	800c47a <_realloc_r+0x5a>
 800c454:	4621      	mov	r1, r4
 800c456:	4640      	mov	r0, r8
 800c458:	f7ff fd82 	bl	800bf60 <_malloc_r>
 800c45c:	4605      	mov	r5, r0
 800c45e:	2800      	cmp	r0, #0
 800c460:	d0ed      	beq.n	800c43e <_realloc_r+0x1e>
 800c462:	42bc      	cmp	r4, r7
 800c464:	4622      	mov	r2, r4
 800c466:	4631      	mov	r1, r6
 800c468:	bf28      	it	cs
 800c46a:	463a      	movcs	r2, r7
 800c46c:	f7fc f8c8 	bl	8008600 <memcpy>
 800c470:	4631      	mov	r1, r6
 800c472:	4640      	mov	r0, r8
 800c474:	f7ff fd08 	bl	800be88 <_free_r>
 800c478:	e7e1      	b.n	800c43e <_realloc_r+0x1e>
 800c47a:	4635      	mov	r5, r6
 800c47c:	e7df      	b.n	800c43e <_realloc_r+0x1e>

0800c47e <__sfputc_r>:
 800c47e:	6893      	ldr	r3, [r2, #8]
 800c480:	3b01      	subs	r3, #1
 800c482:	2b00      	cmp	r3, #0
 800c484:	b410      	push	{r4}
 800c486:	6093      	str	r3, [r2, #8]
 800c488:	da08      	bge.n	800c49c <__sfputc_r+0x1e>
 800c48a:	6994      	ldr	r4, [r2, #24]
 800c48c:	42a3      	cmp	r3, r4
 800c48e:	db01      	blt.n	800c494 <__sfputc_r+0x16>
 800c490:	290a      	cmp	r1, #10
 800c492:	d103      	bne.n	800c49c <__sfputc_r+0x1e>
 800c494:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c498:	f000 b94a 	b.w	800c730 <__swbuf_r>
 800c49c:	6813      	ldr	r3, [r2, #0]
 800c49e:	1c58      	adds	r0, r3, #1
 800c4a0:	6010      	str	r0, [r2, #0]
 800c4a2:	7019      	strb	r1, [r3, #0]
 800c4a4:	4608      	mov	r0, r1
 800c4a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4aa:	4770      	bx	lr

0800c4ac <__sfputs_r>:
 800c4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ae:	4606      	mov	r6, r0
 800c4b0:	460f      	mov	r7, r1
 800c4b2:	4614      	mov	r4, r2
 800c4b4:	18d5      	adds	r5, r2, r3
 800c4b6:	42ac      	cmp	r4, r5
 800c4b8:	d101      	bne.n	800c4be <__sfputs_r+0x12>
 800c4ba:	2000      	movs	r0, #0
 800c4bc:	e007      	b.n	800c4ce <__sfputs_r+0x22>
 800c4be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4c2:	463a      	mov	r2, r7
 800c4c4:	4630      	mov	r0, r6
 800c4c6:	f7ff ffda 	bl	800c47e <__sfputc_r>
 800c4ca:	1c43      	adds	r3, r0, #1
 800c4cc:	d1f3      	bne.n	800c4b6 <__sfputs_r+0xa>
 800c4ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c4d0 <_vfiprintf_r>:
 800c4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d4:	460d      	mov	r5, r1
 800c4d6:	b09d      	sub	sp, #116	; 0x74
 800c4d8:	4614      	mov	r4, r2
 800c4da:	4698      	mov	r8, r3
 800c4dc:	4606      	mov	r6, r0
 800c4de:	b118      	cbz	r0, 800c4e8 <_vfiprintf_r+0x18>
 800c4e0:	6983      	ldr	r3, [r0, #24]
 800c4e2:	b90b      	cbnz	r3, 800c4e8 <_vfiprintf_r+0x18>
 800c4e4:	f000 fb06 	bl	800caf4 <__sinit>
 800c4e8:	4b89      	ldr	r3, [pc, #548]	; (800c710 <_vfiprintf_r+0x240>)
 800c4ea:	429d      	cmp	r5, r3
 800c4ec:	d11b      	bne.n	800c526 <_vfiprintf_r+0x56>
 800c4ee:	6875      	ldr	r5, [r6, #4]
 800c4f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4f2:	07d9      	lsls	r1, r3, #31
 800c4f4:	d405      	bmi.n	800c502 <_vfiprintf_r+0x32>
 800c4f6:	89ab      	ldrh	r3, [r5, #12]
 800c4f8:	059a      	lsls	r2, r3, #22
 800c4fa:	d402      	bmi.n	800c502 <_vfiprintf_r+0x32>
 800c4fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4fe:	f000 fb97 	bl	800cc30 <__retarget_lock_acquire_recursive>
 800c502:	89ab      	ldrh	r3, [r5, #12]
 800c504:	071b      	lsls	r3, r3, #28
 800c506:	d501      	bpl.n	800c50c <_vfiprintf_r+0x3c>
 800c508:	692b      	ldr	r3, [r5, #16]
 800c50a:	b9eb      	cbnz	r3, 800c548 <_vfiprintf_r+0x78>
 800c50c:	4629      	mov	r1, r5
 800c50e:	4630      	mov	r0, r6
 800c510:	f000 f960 	bl	800c7d4 <__swsetup_r>
 800c514:	b1c0      	cbz	r0, 800c548 <_vfiprintf_r+0x78>
 800c516:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c518:	07dc      	lsls	r4, r3, #31
 800c51a:	d50e      	bpl.n	800c53a <_vfiprintf_r+0x6a>
 800c51c:	f04f 30ff 	mov.w	r0, #4294967295
 800c520:	b01d      	add	sp, #116	; 0x74
 800c522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c526:	4b7b      	ldr	r3, [pc, #492]	; (800c714 <_vfiprintf_r+0x244>)
 800c528:	429d      	cmp	r5, r3
 800c52a:	d101      	bne.n	800c530 <_vfiprintf_r+0x60>
 800c52c:	68b5      	ldr	r5, [r6, #8]
 800c52e:	e7df      	b.n	800c4f0 <_vfiprintf_r+0x20>
 800c530:	4b79      	ldr	r3, [pc, #484]	; (800c718 <_vfiprintf_r+0x248>)
 800c532:	429d      	cmp	r5, r3
 800c534:	bf08      	it	eq
 800c536:	68f5      	ldreq	r5, [r6, #12]
 800c538:	e7da      	b.n	800c4f0 <_vfiprintf_r+0x20>
 800c53a:	89ab      	ldrh	r3, [r5, #12]
 800c53c:	0598      	lsls	r0, r3, #22
 800c53e:	d4ed      	bmi.n	800c51c <_vfiprintf_r+0x4c>
 800c540:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c542:	f000 fb76 	bl	800cc32 <__retarget_lock_release_recursive>
 800c546:	e7e9      	b.n	800c51c <_vfiprintf_r+0x4c>
 800c548:	2300      	movs	r3, #0
 800c54a:	9309      	str	r3, [sp, #36]	; 0x24
 800c54c:	2320      	movs	r3, #32
 800c54e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c552:	f8cd 800c 	str.w	r8, [sp, #12]
 800c556:	2330      	movs	r3, #48	; 0x30
 800c558:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c71c <_vfiprintf_r+0x24c>
 800c55c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c560:	f04f 0901 	mov.w	r9, #1
 800c564:	4623      	mov	r3, r4
 800c566:	469a      	mov	sl, r3
 800c568:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c56c:	b10a      	cbz	r2, 800c572 <_vfiprintf_r+0xa2>
 800c56e:	2a25      	cmp	r2, #37	; 0x25
 800c570:	d1f9      	bne.n	800c566 <_vfiprintf_r+0x96>
 800c572:	ebba 0b04 	subs.w	fp, sl, r4
 800c576:	d00b      	beq.n	800c590 <_vfiprintf_r+0xc0>
 800c578:	465b      	mov	r3, fp
 800c57a:	4622      	mov	r2, r4
 800c57c:	4629      	mov	r1, r5
 800c57e:	4630      	mov	r0, r6
 800c580:	f7ff ff94 	bl	800c4ac <__sfputs_r>
 800c584:	3001      	adds	r0, #1
 800c586:	f000 80aa 	beq.w	800c6de <_vfiprintf_r+0x20e>
 800c58a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c58c:	445a      	add	r2, fp
 800c58e:	9209      	str	r2, [sp, #36]	; 0x24
 800c590:	f89a 3000 	ldrb.w	r3, [sl]
 800c594:	2b00      	cmp	r3, #0
 800c596:	f000 80a2 	beq.w	800c6de <_vfiprintf_r+0x20e>
 800c59a:	2300      	movs	r3, #0
 800c59c:	f04f 32ff 	mov.w	r2, #4294967295
 800c5a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5a4:	f10a 0a01 	add.w	sl, sl, #1
 800c5a8:	9304      	str	r3, [sp, #16]
 800c5aa:	9307      	str	r3, [sp, #28]
 800c5ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c5b0:	931a      	str	r3, [sp, #104]	; 0x68
 800c5b2:	4654      	mov	r4, sl
 800c5b4:	2205      	movs	r2, #5
 800c5b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5ba:	4858      	ldr	r0, [pc, #352]	; (800c71c <_vfiprintf_r+0x24c>)
 800c5bc:	f7f3 fe30 	bl	8000220 <memchr>
 800c5c0:	9a04      	ldr	r2, [sp, #16]
 800c5c2:	b9d8      	cbnz	r0, 800c5fc <_vfiprintf_r+0x12c>
 800c5c4:	06d1      	lsls	r1, r2, #27
 800c5c6:	bf44      	itt	mi
 800c5c8:	2320      	movmi	r3, #32
 800c5ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c5ce:	0713      	lsls	r3, r2, #28
 800c5d0:	bf44      	itt	mi
 800c5d2:	232b      	movmi	r3, #43	; 0x2b
 800c5d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c5d8:	f89a 3000 	ldrb.w	r3, [sl]
 800c5dc:	2b2a      	cmp	r3, #42	; 0x2a
 800c5de:	d015      	beq.n	800c60c <_vfiprintf_r+0x13c>
 800c5e0:	9a07      	ldr	r2, [sp, #28]
 800c5e2:	4654      	mov	r4, sl
 800c5e4:	2000      	movs	r0, #0
 800c5e6:	f04f 0c0a 	mov.w	ip, #10
 800c5ea:	4621      	mov	r1, r4
 800c5ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5f0:	3b30      	subs	r3, #48	; 0x30
 800c5f2:	2b09      	cmp	r3, #9
 800c5f4:	d94e      	bls.n	800c694 <_vfiprintf_r+0x1c4>
 800c5f6:	b1b0      	cbz	r0, 800c626 <_vfiprintf_r+0x156>
 800c5f8:	9207      	str	r2, [sp, #28]
 800c5fa:	e014      	b.n	800c626 <_vfiprintf_r+0x156>
 800c5fc:	eba0 0308 	sub.w	r3, r0, r8
 800c600:	fa09 f303 	lsl.w	r3, r9, r3
 800c604:	4313      	orrs	r3, r2
 800c606:	9304      	str	r3, [sp, #16]
 800c608:	46a2      	mov	sl, r4
 800c60a:	e7d2      	b.n	800c5b2 <_vfiprintf_r+0xe2>
 800c60c:	9b03      	ldr	r3, [sp, #12]
 800c60e:	1d19      	adds	r1, r3, #4
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	9103      	str	r1, [sp, #12]
 800c614:	2b00      	cmp	r3, #0
 800c616:	bfbb      	ittet	lt
 800c618:	425b      	neglt	r3, r3
 800c61a:	f042 0202 	orrlt.w	r2, r2, #2
 800c61e:	9307      	strge	r3, [sp, #28]
 800c620:	9307      	strlt	r3, [sp, #28]
 800c622:	bfb8      	it	lt
 800c624:	9204      	strlt	r2, [sp, #16]
 800c626:	7823      	ldrb	r3, [r4, #0]
 800c628:	2b2e      	cmp	r3, #46	; 0x2e
 800c62a:	d10c      	bne.n	800c646 <_vfiprintf_r+0x176>
 800c62c:	7863      	ldrb	r3, [r4, #1]
 800c62e:	2b2a      	cmp	r3, #42	; 0x2a
 800c630:	d135      	bne.n	800c69e <_vfiprintf_r+0x1ce>
 800c632:	9b03      	ldr	r3, [sp, #12]
 800c634:	1d1a      	adds	r2, r3, #4
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	9203      	str	r2, [sp, #12]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	bfb8      	it	lt
 800c63e:	f04f 33ff 	movlt.w	r3, #4294967295
 800c642:	3402      	adds	r4, #2
 800c644:	9305      	str	r3, [sp, #20]
 800c646:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c72c <_vfiprintf_r+0x25c>
 800c64a:	7821      	ldrb	r1, [r4, #0]
 800c64c:	2203      	movs	r2, #3
 800c64e:	4650      	mov	r0, sl
 800c650:	f7f3 fde6 	bl	8000220 <memchr>
 800c654:	b140      	cbz	r0, 800c668 <_vfiprintf_r+0x198>
 800c656:	2340      	movs	r3, #64	; 0x40
 800c658:	eba0 000a 	sub.w	r0, r0, sl
 800c65c:	fa03 f000 	lsl.w	r0, r3, r0
 800c660:	9b04      	ldr	r3, [sp, #16]
 800c662:	4303      	orrs	r3, r0
 800c664:	3401      	adds	r4, #1
 800c666:	9304      	str	r3, [sp, #16]
 800c668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c66c:	482c      	ldr	r0, [pc, #176]	; (800c720 <_vfiprintf_r+0x250>)
 800c66e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c672:	2206      	movs	r2, #6
 800c674:	f7f3 fdd4 	bl	8000220 <memchr>
 800c678:	2800      	cmp	r0, #0
 800c67a:	d03f      	beq.n	800c6fc <_vfiprintf_r+0x22c>
 800c67c:	4b29      	ldr	r3, [pc, #164]	; (800c724 <_vfiprintf_r+0x254>)
 800c67e:	bb1b      	cbnz	r3, 800c6c8 <_vfiprintf_r+0x1f8>
 800c680:	9b03      	ldr	r3, [sp, #12]
 800c682:	3307      	adds	r3, #7
 800c684:	f023 0307 	bic.w	r3, r3, #7
 800c688:	3308      	adds	r3, #8
 800c68a:	9303      	str	r3, [sp, #12]
 800c68c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c68e:	443b      	add	r3, r7
 800c690:	9309      	str	r3, [sp, #36]	; 0x24
 800c692:	e767      	b.n	800c564 <_vfiprintf_r+0x94>
 800c694:	fb0c 3202 	mla	r2, ip, r2, r3
 800c698:	460c      	mov	r4, r1
 800c69a:	2001      	movs	r0, #1
 800c69c:	e7a5      	b.n	800c5ea <_vfiprintf_r+0x11a>
 800c69e:	2300      	movs	r3, #0
 800c6a0:	3401      	adds	r4, #1
 800c6a2:	9305      	str	r3, [sp, #20]
 800c6a4:	4619      	mov	r1, r3
 800c6a6:	f04f 0c0a 	mov.w	ip, #10
 800c6aa:	4620      	mov	r0, r4
 800c6ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6b0:	3a30      	subs	r2, #48	; 0x30
 800c6b2:	2a09      	cmp	r2, #9
 800c6b4:	d903      	bls.n	800c6be <_vfiprintf_r+0x1ee>
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d0c5      	beq.n	800c646 <_vfiprintf_r+0x176>
 800c6ba:	9105      	str	r1, [sp, #20]
 800c6bc:	e7c3      	b.n	800c646 <_vfiprintf_r+0x176>
 800c6be:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6c2:	4604      	mov	r4, r0
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	e7f0      	b.n	800c6aa <_vfiprintf_r+0x1da>
 800c6c8:	ab03      	add	r3, sp, #12
 800c6ca:	9300      	str	r3, [sp, #0]
 800c6cc:	462a      	mov	r2, r5
 800c6ce:	4b16      	ldr	r3, [pc, #88]	; (800c728 <_vfiprintf_r+0x258>)
 800c6d0:	a904      	add	r1, sp, #16
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	f7fc f84a 	bl	800876c <_printf_float>
 800c6d8:	4607      	mov	r7, r0
 800c6da:	1c78      	adds	r0, r7, #1
 800c6dc:	d1d6      	bne.n	800c68c <_vfiprintf_r+0x1bc>
 800c6de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6e0:	07d9      	lsls	r1, r3, #31
 800c6e2:	d405      	bmi.n	800c6f0 <_vfiprintf_r+0x220>
 800c6e4:	89ab      	ldrh	r3, [r5, #12]
 800c6e6:	059a      	lsls	r2, r3, #22
 800c6e8:	d402      	bmi.n	800c6f0 <_vfiprintf_r+0x220>
 800c6ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c6ec:	f000 faa1 	bl	800cc32 <__retarget_lock_release_recursive>
 800c6f0:	89ab      	ldrh	r3, [r5, #12]
 800c6f2:	065b      	lsls	r3, r3, #25
 800c6f4:	f53f af12 	bmi.w	800c51c <_vfiprintf_r+0x4c>
 800c6f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6fa:	e711      	b.n	800c520 <_vfiprintf_r+0x50>
 800c6fc:	ab03      	add	r3, sp, #12
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	462a      	mov	r2, r5
 800c702:	4b09      	ldr	r3, [pc, #36]	; (800c728 <_vfiprintf_r+0x258>)
 800c704:	a904      	add	r1, sp, #16
 800c706:	4630      	mov	r0, r6
 800c708:	f7fc fad4 	bl	8008cb4 <_printf_i>
 800c70c:	e7e4      	b.n	800c6d8 <_vfiprintf_r+0x208>
 800c70e:	bf00      	nop
 800c710:	0800d5d4 	.word	0x0800d5d4
 800c714:	0800d5f4 	.word	0x0800d5f4
 800c718:	0800d5b4 	.word	0x0800d5b4
 800c71c:	0800d564 	.word	0x0800d564
 800c720:	0800d56e 	.word	0x0800d56e
 800c724:	0800876d 	.word	0x0800876d
 800c728:	0800c4ad 	.word	0x0800c4ad
 800c72c:	0800d56a 	.word	0x0800d56a

0800c730 <__swbuf_r>:
 800c730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c732:	460e      	mov	r6, r1
 800c734:	4614      	mov	r4, r2
 800c736:	4605      	mov	r5, r0
 800c738:	b118      	cbz	r0, 800c742 <__swbuf_r+0x12>
 800c73a:	6983      	ldr	r3, [r0, #24]
 800c73c:	b90b      	cbnz	r3, 800c742 <__swbuf_r+0x12>
 800c73e:	f000 f9d9 	bl	800caf4 <__sinit>
 800c742:	4b21      	ldr	r3, [pc, #132]	; (800c7c8 <__swbuf_r+0x98>)
 800c744:	429c      	cmp	r4, r3
 800c746:	d12b      	bne.n	800c7a0 <__swbuf_r+0x70>
 800c748:	686c      	ldr	r4, [r5, #4]
 800c74a:	69a3      	ldr	r3, [r4, #24]
 800c74c:	60a3      	str	r3, [r4, #8]
 800c74e:	89a3      	ldrh	r3, [r4, #12]
 800c750:	071a      	lsls	r2, r3, #28
 800c752:	d52f      	bpl.n	800c7b4 <__swbuf_r+0x84>
 800c754:	6923      	ldr	r3, [r4, #16]
 800c756:	b36b      	cbz	r3, 800c7b4 <__swbuf_r+0x84>
 800c758:	6923      	ldr	r3, [r4, #16]
 800c75a:	6820      	ldr	r0, [r4, #0]
 800c75c:	1ac0      	subs	r0, r0, r3
 800c75e:	6963      	ldr	r3, [r4, #20]
 800c760:	b2f6      	uxtb	r6, r6
 800c762:	4283      	cmp	r3, r0
 800c764:	4637      	mov	r7, r6
 800c766:	dc04      	bgt.n	800c772 <__swbuf_r+0x42>
 800c768:	4621      	mov	r1, r4
 800c76a:	4628      	mov	r0, r5
 800c76c:	f000 f92e 	bl	800c9cc <_fflush_r>
 800c770:	bb30      	cbnz	r0, 800c7c0 <__swbuf_r+0x90>
 800c772:	68a3      	ldr	r3, [r4, #8]
 800c774:	3b01      	subs	r3, #1
 800c776:	60a3      	str	r3, [r4, #8]
 800c778:	6823      	ldr	r3, [r4, #0]
 800c77a:	1c5a      	adds	r2, r3, #1
 800c77c:	6022      	str	r2, [r4, #0]
 800c77e:	701e      	strb	r6, [r3, #0]
 800c780:	6963      	ldr	r3, [r4, #20]
 800c782:	3001      	adds	r0, #1
 800c784:	4283      	cmp	r3, r0
 800c786:	d004      	beq.n	800c792 <__swbuf_r+0x62>
 800c788:	89a3      	ldrh	r3, [r4, #12]
 800c78a:	07db      	lsls	r3, r3, #31
 800c78c:	d506      	bpl.n	800c79c <__swbuf_r+0x6c>
 800c78e:	2e0a      	cmp	r6, #10
 800c790:	d104      	bne.n	800c79c <__swbuf_r+0x6c>
 800c792:	4621      	mov	r1, r4
 800c794:	4628      	mov	r0, r5
 800c796:	f000 f919 	bl	800c9cc <_fflush_r>
 800c79a:	b988      	cbnz	r0, 800c7c0 <__swbuf_r+0x90>
 800c79c:	4638      	mov	r0, r7
 800c79e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7a0:	4b0a      	ldr	r3, [pc, #40]	; (800c7cc <__swbuf_r+0x9c>)
 800c7a2:	429c      	cmp	r4, r3
 800c7a4:	d101      	bne.n	800c7aa <__swbuf_r+0x7a>
 800c7a6:	68ac      	ldr	r4, [r5, #8]
 800c7a8:	e7cf      	b.n	800c74a <__swbuf_r+0x1a>
 800c7aa:	4b09      	ldr	r3, [pc, #36]	; (800c7d0 <__swbuf_r+0xa0>)
 800c7ac:	429c      	cmp	r4, r3
 800c7ae:	bf08      	it	eq
 800c7b0:	68ec      	ldreq	r4, [r5, #12]
 800c7b2:	e7ca      	b.n	800c74a <__swbuf_r+0x1a>
 800c7b4:	4621      	mov	r1, r4
 800c7b6:	4628      	mov	r0, r5
 800c7b8:	f000 f80c 	bl	800c7d4 <__swsetup_r>
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	d0cb      	beq.n	800c758 <__swbuf_r+0x28>
 800c7c0:	f04f 37ff 	mov.w	r7, #4294967295
 800c7c4:	e7ea      	b.n	800c79c <__swbuf_r+0x6c>
 800c7c6:	bf00      	nop
 800c7c8:	0800d5d4 	.word	0x0800d5d4
 800c7cc:	0800d5f4 	.word	0x0800d5f4
 800c7d0:	0800d5b4 	.word	0x0800d5b4

0800c7d4 <__swsetup_r>:
 800c7d4:	4b32      	ldr	r3, [pc, #200]	; (800c8a0 <__swsetup_r+0xcc>)
 800c7d6:	b570      	push	{r4, r5, r6, lr}
 800c7d8:	681d      	ldr	r5, [r3, #0]
 800c7da:	4606      	mov	r6, r0
 800c7dc:	460c      	mov	r4, r1
 800c7de:	b125      	cbz	r5, 800c7ea <__swsetup_r+0x16>
 800c7e0:	69ab      	ldr	r3, [r5, #24]
 800c7e2:	b913      	cbnz	r3, 800c7ea <__swsetup_r+0x16>
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	f000 f985 	bl	800caf4 <__sinit>
 800c7ea:	4b2e      	ldr	r3, [pc, #184]	; (800c8a4 <__swsetup_r+0xd0>)
 800c7ec:	429c      	cmp	r4, r3
 800c7ee:	d10f      	bne.n	800c810 <__swsetup_r+0x3c>
 800c7f0:	686c      	ldr	r4, [r5, #4]
 800c7f2:	89a3      	ldrh	r3, [r4, #12]
 800c7f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c7f8:	0719      	lsls	r1, r3, #28
 800c7fa:	d42c      	bmi.n	800c856 <__swsetup_r+0x82>
 800c7fc:	06dd      	lsls	r5, r3, #27
 800c7fe:	d411      	bmi.n	800c824 <__swsetup_r+0x50>
 800c800:	2309      	movs	r3, #9
 800c802:	6033      	str	r3, [r6, #0]
 800c804:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c808:	81a3      	strh	r3, [r4, #12]
 800c80a:	f04f 30ff 	mov.w	r0, #4294967295
 800c80e:	e03e      	b.n	800c88e <__swsetup_r+0xba>
 800c810:	4b25      	ldr	r3, [pc, #148]	; (800c8a8 <__swsetup_r+0xd4>)
 800c812:	429c      	cmp	r4, r3
 800c814:	d101      	bne.n	800c81a <__swsetup_r+0x46>
 800c816:	68ac      	ldr	r4, [r5, #8]
 800c818:	e7eb      	b.n	800c7f2 <__swsetup_r+0x1e>
 800c81a:	4b24      	ldr	r3, [pc, #144]	; (800c8ac <__swsetup_r+0xd8>)
 800c81c:	429c      	cmp	r4, r3
 800c81e:	bf08      	it	eq
 800c820:	68ec      	ldreq	r4, [r5, #12]
 800c822:	e7e6      	b.n	800c7f2 <__swsetup_r+0x1e>
 800c824:	0758      	lsls	r0, r3, #29
 800c826:	d512      	bpl.n	800c84e <__swsetup_r+0x7a>
 800c828:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c82a:	b141      	cbz	r1, 800c83e <__swsetup_r+0x6a>
 800c82c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c830:	4299      	cmp	r1, r3
 800c832:	d002      	beq.n	800c83a <__swsetup_r+0x66>
 800c834:	4630      	mov	r0, r6
 800c836:	f7ff fb27 	bl	800be88 <_free_r>
 800c83a:	2300      	movs	r3, #0
 800c83c:	6363      	str	r3, [r4, #52]	; 0x34
 800c83e:	89a3      	ldrh	r3, [r4, #12]
 800c840:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c844:	81a3      	strh	r3, [r4, #12]
 800c846:	2300      	movs	r3, #0
 800c848:	6063      	str	r3, [r4, #4]
 800c84a:	6923      	ldr	r3, [r4, #16]
 800c84c:	6023      	str	r3, [r4, #0]
 800c84e:	89a3      	ldrh	r3, [r4, #12]
 800c850:	f043 0308 	orr.w	r3, r3, #8
 800c854:	81a3      	strh	r3, [r4, #12]
 800c856:	6923      	ldr	r3, [r4, #16]
 800c858:	b94b      	cbnz	r3, 800c86e <__swsetup_r+0x9a>
 800c85a:	89a3      	ldrh	r3, [r4, #12]
 800c85c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c860:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c864:	d003      	beq.n	800c86e <__swsetup_r+0x9a>
 800c866:	4621      	mov	r1, r4
 800c868:	4630      	mov	r0, r6
 800c86a:	f000 fa09 	bl	800cc80 <__smakebuf_r>
 800c86e:	89a0      	ldrh	r0, [r4, #12]
 800c870:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c874:	f010 0301 	ands.w	r3, r0, #1
 800c878:	d00a      	beq.n	800c890 <__swsetup_r+0xbc>
 800c87a:	2300      	movs	r3, #0
 800c87c:	60a3      	str	r3, [r4, #8]
 800c87e:	6963      	ldr	r3, [r4, #20]
 800c880:	425b      	negs	r3, r3
 800c882:	61a3      	str	r3, [r4, #24]
 800c884:	6923      	ldr	r3, [r4, #16]
 800c886:	b943      	cbnz	r3, 800c89a <__swsetup_r+0xc6>
 800c888:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c88c:	d1ba      	bne.n	800c804 <__swsetup_r+0x30>
 800c88e:	bd70      	pop	{r4, r5, r6, pc}
 800c890:	0781      	lsls	r1, r0, #30
 800c892:	bf58      	it	pl
 800c894:	6963      	ldrpl	r3, [r4, #20]
 800c896:	60a3      	str	r3, [r4, #8]
 800c898:	e7f4      	b.n	800c884 <__swsetup_r+0xb0>
 800c89a:	2000      	movs	r0, #0
 800c89c:	e7f7      	b.n	800c88e <__swsetup_r+0xba>
 800c89e:	bf00      	nop
 800c8a0:	2000000c 	.word	0x2000000c
 800c8a4:	0800d5d4 	.word	0x0800d5d4
 800c8a8:	0800d5f4 	.word	0x0800d5f4
 800c8ac:	0800d5b4 	.word	0x0800d5b4

0800c8b0 <abort>:
 800c8b0:	b508      	push	{r3, lr}
 800c8b2:	2006      	movs	r0, #6
 800c8b4:	f000 fa54 	bl	800cd60 <raise>
 800c8b8:	2001      	movs	r0, #1
 800c8ba:	f7f4 ffb1 	bl	8001820 <_exit>
	...

0800c8c0 <__sflush_r>:
 800c8c0:	898a      	ldrh	r2, [r1, #12]
 800c8c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8c6:	4605      	mov	r5, r0
 800c8c8:	0710      	lsls	r0, r2, #28
 800c8ca:	460c      	mov	r4, r1
 800c8cc:	d458      	bmi.n	800c980 <__sflush_r+0xc0>
 800c8ce:	684b      	ldr	r3, [r1, #4]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	dc05      	bgt.n	800c8e0 <__sflush_r+0x20>
 800c8d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	dc02      	bgt.n	800c8e0 <__sflush_r+0x20>
 800c8da:	2000      	movs	r0, #0
 800c8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8e2:	2e00      	cmp	r6, #0
 800c8e4:	d0f9      	beq.n	800c8da <__sflush_r+0x1a>
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c8ec:	682f      	ldr	r7, [r5, #0]
 800c8ee:	602b      	str	r3, [r5, #0]
 800c8f0:	d032      	beq.n	800c958 <__sflush_r+0x98>
 800c8f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c8f4:	89a3      	ldrh	r3, [r4, #12]
 800c8f6:	075a      	lsls	r2, r3, #29
 800c8f8:	d505      	bpl.n	800c906 <__sflush_r+0x46>
 800c8fa:	6863      	ldr	r3, [r4, #4]
 800c8fc:	1ac0      	subs	r0, r0, r3
 800c8fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c900:	b10b      	cbz	r3, 800c906 <__sflush_r+0x46>
 800c902:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c904:	1ac0      	subs	r0, r0, r3
 800c906:	2300      	movs	r3, #0
 800c908:	4602      	mov	r2, r0
 800c90a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c90c:	6a21      	ldr	r1, [r4, #32]
 800c90e:	4628      	mov	r0, r5
 800c910:	47b0      	blx	r6
 800c912:	1c43      	adds	r3, r0, #1
 800c914:	89a3      	ldrh	r3, [r4, #12]
 800c916:	d106      	bne.n	800c926 <__sflush_r+0x66>
 800c918:	6829      	ldr	r1, [r5, #0]
 800c91a:	291d      	cmp	r1, #29
 800c91c:	d82c      	bhi.n	800c978 <__sflush_r+0xb8>
 800c91e:	4a2a      	ldr	r2, [pc, #168]	; (800c9c8 <__sflush_r+0x108>)
 800c920:	40ca      	lsrs	r2, r1
 800c922:	07d6      	lsls	r6, r2, #31
 800c924:	d528      	bpl.n	800c978 <__sflush_r+0xb8>
 800c926:	2200      	movs	r2, #0
 800c928:	6062      	str	r2, [r4, #4]
 800c92a:	04d9      	lsls	r1, r3, #19
 800c92c:	6922      	ldr	r2, [r4, #16]
 800c92e:	6022      	str	r2, [r4, #0]
 800c930:	d504      	bpl.n	800c93c <__sflush_r+0x7c>
 800c932:	1c42      	adds	r2, r0, #1
 800c934:	d101      	bne.n	800c93a <__sflush_r+0x7a>
 800c936:	682b      	ldr	r3, [r5, #0]
 800c938:	b903      	cbnz	r3, 800c93c <__sflush_r+0x7c>
 800c93a:	6560      	str	r0, [r4, #84]	; 0x54
 800c93c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c93e:	602f      	str	r7, [r5, #0]
 800c940:	2900      	cmp	r1, #0
 800c942:	d0ca      	beq.n	800c8da <__sflush_r+0x1a>
 800c944:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c948:	4299      	cmp	r1, r3
 800c94a:	d002      	beq.n	800c952 <__sflush_r+0x92>
 800c94c:	4628      	mov	r0, r5
 800c94e:	f7ff fa9b 	bl	800be88 <_free_r>
 800c952:	2000      	movs	r0, #0
 800c954:	6360      	str	r0, [r4, #52]	; 0x34
 800c956:	e7c1      	b.n	800c8dc <__sflush_r+0x1c>
 800c958:	6a21      	ldr	r1, [r4, #32]
 800c95a:	2301      	movs	r3, #1
 800c95c:	4628      	mov	r0, r5
 800c95e:	47b0      	blx	r6
 800c960:	1c41      	adds	r1, r0, #1
 800c962:	d1c7      	bne.n	800c8f4 <__sflush_r+0x34>
 800c964:	682b      	ldr	r3, [r5, #0]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d0c4      	beq.n	800c8f4 <__sflush_r+0x34>
 800c96a:	2b1d      	cmp	r3, #29
 800c96c:	d001      	beq.n	800c972 <__sflush_r+0xb2>
 800c96e:	2b16      	cmp	r3, #22
 800c970:	d101      	bne.n	800c976 <__sflush_r+0xb6>
 800c972:	602f      	str	r7, [r5, #0]
 800c974:	e7b1      	b.n	800c8da <__sflush_r+0x1a>
 800c976:	89a3      	ldrh	r3, [r4, #12]
 800c978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c97c:	81a3      	strh	r3, [r4, #12]
 800c97e:	e7ad      	b.n	800c8dc <__sflush_r+0x1c>
 800c980:	690f      	ldr	r7, [r1, #16]
 800c982:	2f00      	cmp	r7, #0
 800c984:	d0a9      	beq.n	800c8da <__sflush_r+0x1a>
 800c986:	0793      	lsls	r3, r2, #30
 800c988:	680e      	ldr	r6, [r1, #0]
 800c98a:	bf08      	it	eq
 800c98c:	694b      	ldreq	r3, [r1, #20]
 800c98e:	600f      	str	r7, [r1, #0]
 800c990:	bf18      	it	ne
 800c992:	2300      	movne	r3, #0
 800c994:	eba6 0807 	sub.w	r8, r6, r7
 800c998:	608b      	str	r3, [r1, #8]
 800c99a:	f1b8 0f00 	cmp.w	r8, #0
 800c99e:	dd9c      	ble.n	800c8da <__sflush_r+0x1a>
 800c9a0:	6a21      	ldr	r1, [r4, #32]
 800c9a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c9a4:	4643      	mov	r3, r8
 800c9a6:	463a      	mov	r2, r7
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	47b0      	blx	r6
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	dc06      	bgt.n	800c9be <__sflush_r+0xfe>
 800c9b0:	89a3      	ldrh	r3, [r4, #12]
 800c9b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9b6:	81a3      	strh	r3, [r4, #12]
 800c9b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c9bc:	e78e      	b.n	800c8dc <__sflush_r+0x1c>
 800c9be:	4407      	add	r7, r0
 800c9c0:	eba8 0800 	sub.w	r8, r8, r0
 800c9c4:	e7e9      	b.n	800c99a <__sflush_r+0xda>
 800c9c6:	bf00      	nop
 800c9c8:	20400001 	.word	0x20400001

0800c9cc <_fflush_r>:
 800c9cc:	b538      	push	{r3, r4, r5, lr}
 800c9ce:	690b      	ldr	r3, [r1, #16]
 800c9d0:	4605      	mov	r5, r0
 800c9d2:	460c      	mov	r4, r1
 800c9d4:	b913      	cbnz	r3, 800c9dc <_fflush_r+0x10>
 800c9d6:	2500      	movs	r5, #0
 800c9d8:	4628      	mov	r0, r5
 800c9da:	bd38      	pop	{r3, r4, r5, pc}
 800c9dc:	b118      	cbz	r0, 800c9e6 <_fflush_r+0x1a>
 800c9de:	6983      	ldr	r3, [r0, #24]
 800c9e0:	b90b      	cbnz	r3, 800c9e6 <_fflush_r+0x1a>
 800c9e2:	f000 f887 	bl	800caf4 <__sinit>
 800c9e6:	4b14      	ldr	r3, [pc, #80]	; (800ca38 <_fflush_r+0x6c>)
 800c9e8:	429c      	cmp	r4, r3
 800c9ea:	d11b      	bne.n	800ca24 <_fflush_r+0x58>
 800c9ec:	686c      	ldr	r4, [r5, #4]
 800c9ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d0ef      	beq.n	800c9d6 <_fflush_r+0xa>
 800c9f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c9f8:	07d0      	lsls	r0, r2, #31
 800c9fa:	d404      	bmi.n	800ca06 <_fflush_r+0x3a>
 800c9fc:	0599      	lsls	r1, r3, #22
 800c9fe:	d402      	bmi.n	800ca06 <_fflush_r+0x3a>
 800ca00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca02:	f000 f915 	bl	800cc30 <__retarget_lock_acquire_recursive>
 800ca06:	4628      	mov	r0, r5
 800ca08:	4621      	mov	r1, r4
 800ca0a:	f7ff ff59 	bl	800c8c0 <__sflush_r>
 800ca0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca10:	07da      	lsls	r2, r3, #31
 800ca12:	4605      	mov	r5, r0
 800ca14:	d4e0      	bmi.n	800c9d8 <_fflush_r+0xc>
 800ca16:	89a3      	ldrh	r3, [r4, #12]
 800ca18:	059b      	lsls	r3, r3, #22
 800ca1a:	d4dd      	bmi.n	800c9d8 <_fflush_r+0xc>
 800ca1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca1e:	f000 f908 	bl	800cc32 <__retarget_lock_release_recursive>
 800ca22:	e7d9      	b.n	800c9d8 <_fflush_r+0xc>
 800ca24:	4b05      	ldr	r3, [pc, #20]	; (800ca3c <_fflush_r+0x70>)
 800ca26:	429c      	cmp	r4, r3
 800ca28:	d101      	bne.n	800ca2e <_fflush_r+0x62>
 800ca2a:	68ac      	ldr	r4, [r5, #8]
 800ca2c:	e7df      	b.n	800c9ee <_fflush_r+0x22>
 800ca2e:	4b04      	ldr	r3, [pc, #16]	; (800ca40 <_fflush_r+0x74>)
 800ca30:	429c      	cmp	r4, r3
 800ca32:	bf08      	it	eq
 800ca34:	68ec      	ldreq	r4, [r5, #12]
 800ca36:	e7da      	b.n	800c9ee <_fflush_r+0x22>
 800ca38:	0800d5d4 	.word	0x0800d5d4
 800ca3c:	0800d5f4 	.word	0x0800d5f4
 800ca40:	0800d5b4 	.word	0x0800d5b4

0800ca44 <std>:
 800ca44:	2300      	movs	r3, #0
 800ca46:	b510      	push	{r4, lr}
 800ca48:	4604      	mov	r4, r0
 800ca4a:	e9c0 3300 	strd	r3, r3, [r0]
 800ca4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca52:	6083      	str	r3, [r0, #8]
 800ca54:	8181      	strh	r1, [r0, #12]
 800ca56:	6643      	str	r3, [r0, #100]	; 0x64
 800ca58:	81c2      	strh	r2, [r0, #14]
 800ca5a:	6183      	str	r3, [r0, #24]
 800ca5c:	4619      	mov	r1, r3
 800ca5e:	2208      	movs	r2, #8
 800ca60:	305c      	adds	r0, #92	; 0x5c
 800ca62:	f7fb fddb 	bl	800861c <memset>
 800ca66:	4b05      	ldr	r3, [pc, #20]	; (800ca7c <std+0x38>)
 800ca68:	6263      	str	r3, [r4, #36]	; 0x24
 800ca6a:	4b05      	ldr	r3, [pc, #20]	; (800ca80 <std+0x3c>)
 800ca6c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca6e:	4b05      	ldr	r3, [pc, #20]	; (800ca84 <std+0x40>)
 800ca70:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca72:	4b05      	ldr	r3, [pc, #20]	; (800ca88 <std+0x44>)
 800ca74:	6224      	str	r4, [r4, #32]
 800ca76:	6323      	str	r3, [r4, #48]	; 0x30
 800ca78:	bd10      	pop	{r4, pc}
 800ca7a:	bf00      	nop
 800ca7c:	0800cd99 	.word	0x0800cd99
 800ca80:	0800cdbb 	.word	0x0800cdbb
 800ca84:	0800cdf3 	.word	0x0800cdf3
 800ca88:	0800ce17 	.word	0x0800ce17

0800ca8c <_cleanup_r>:
 800ca8c:	4901      	ldr	r1, [pc, #4]	; (800ca94 <_cleanup_r+0x8>)
 800ca8e:	f000 b8af 	b.w	800cbf0 <_fwalk_reent>
 800ca92:	bf00      	nop
 800ca94:	0800c9cd 	.word	0x0800c9cd

0800ca98 <__sfmoreglue>:
 800ca98:	b570      	push	{r4, r5, r6, lr}
 800ca9a:	2268      	movs	r2, #104	; 0x68
 800ca9c:	1e4d      	subs	r5, r1, #1
 800ca9e:	4355      	muls	r5, r2
 800caa0:	460e      	mov	r6, r1
 800caa2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800caa6:	f7ff fa5b 	bl	800bf60 <_malloc_r>
 800caaa:	4604      	mov	r4, r0
 800caac:	b140      	cbz	r0, 800cac0 <__sfmoreglue+0x28>
 800caae:	2100      	movs	r1, #0
 800cab0:	e9c0 1600 	strd	r1, r6, [r0]
 800cab4:	300c      	adds	r0, #12
 800cab6:	60a0      	str	r0, [r4, #8]
 800cab8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cabc:	f7fb fdae 	bl	800861c <memset>
 800cac0:	4620      	mov	r0, r4
 800cac2:	bd70      	pop	{r4, r5, r6, pc}

0800cac4 <__sfp_lock_acquire>:
 800cac4:	4801      	ldr	r0, [pc, #4]	; (800cacc <__sfp_lock_acquire+0x8>)
 800cac6:	f000 b8b3 	b.w	800cc30 <__retarget_lock_acquire_recursive>
 800caca:	bf00      	nop
 800cacc:	20000451 	.word	0x20000451

0800cad0 <__sfp_lock_release>:
 800cad0:	4801      	ldr	r0, [pc, #4]	; (800cad8 <__sfp_lock_release+0x8>)
 800cad2:	f000 b8ae 	b.w	800cc32 <__retarget_lock_release_recursive>
 800cad6:	bf00      	nop
 800cad8:	20000451 	.word	0x20000451

0800cadc <__sinit_lock_acquire>:
 800cadc:	4801      	ldr	r0, [pc, #4]	; (800cae4 <__sinit_lock_acquire+0x8>)
 800cade:	f000 b8a7 	b.w	800cc30 <__retarget_lock_acquire_recursive>
 800cae2:	bf00      	nop
 800cae4:	20000452 	.word	0x20000452

0800cae8 <__sinit_lock_release>:
 800cae8:	4801      	ldr	r0, [pc, #4]	; (800caf0 <__sinit_lock_release+0x8>)
 800caea:	f000 b8a2 	b.w	800cc32 <__retarget_lock_release_recursive>
 800caee:	bf00      	nop
 800caf0:	20000452 	.word	0x20000452

0800caf4 <__sinit>:
 800caf4:	b510      	push	{r4, lr}
 800caf6:	4604      	mov	r4, r0
 800caf8:	f7ff fff0 	bl	800cadc <__sinit_lock_acquire>
 800cafc:	69a3      	ldr	r3, [r4, #24]
 800cafe:	b11b      	cbz	r3, 800cb08 <__sinit+0x14>
 800cb00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb04:	f7ff bff0 	b.w	800cae8 <__sinit_lock_release>
 800cb08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb0c:	6523      	str	r3, [r4, #80]	; 0x50
 800cb0e:	4b13      	ldr	r3, [pc, #76]	; (800cb5c <__sinit+0x68>)
 800cb10:	4a13      	ldr	r2, [pc, #76]	; (800cb60 <__sinit+0x6c>)
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb16:	42a3      	cmp	r3, r4
 800cb18:	bf04      	itt	eq
 800cb1a:	2301      	moveq	r3, #1
 800cb1c:	61a3      	streq	r3, [r4, #24]
 800cb1e:	4620      	mov	r0, r4
 800cb20:	f000 f820 	bl	800cb64 <__sfp>
 800cb24:	6060      	str	r0, [r4, #4]
 800cb26:	4620      	mov	r0, r4
 800cb28:	f000 f81c 	bl	800cb64 <__sfp>
 800cb2c:	60a0      	str	r0, [r4, #8]
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f000 f818 	bl	800cb64 <__sfp>
 800cb34:	2200      	movs	r2, #0
 800cb36:	60e0      	str	r0, [r4, #12]
 800cb38:	2104      	movs	r1, #4
 800cb3a:	6860      	ldr	r0, [r4, #4]
 800cb3c:	f7ff ff82 	bl	800ca44 <std>
 800cb40:	68a0      	ldr	r0, [r4, #8]
 800cb42:	2201      	movs	r2, #1
 800cb44:	2109      	movs	r1, #9
 800cb46:	f7ff ff7d 	bl	800ca44 <std>
 800cb4a:	68e0      	ldr	r0, [r4, #12]
 800cb4c:	2202      	movs	r2, #2
 800cb4e:	2112      	movs	r1, #18
 800cb50:	f7ff ff78 	bl	800ca44 <std>
 800cb54:	2301      	movs	r3, #1
 800cb56:	61a3      	str	r3, [r4, #24]
 800cb58:	e7d2      	b.n	800cb00 <__sinit+0xc>
 800cb5a:	bf00      	nop
 800cb5c:	0800d16c 	.word	0x0800d16c
 800cb60:	0800ca8d 	.word	0x0800ca8d

0800cb64 <__sfp>:
 800cb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb66:	4607      	mov	r7, r0
 800cb68:	f7ff ffac 	bl	800cac4 <__sfp_lock_acquire>
 800cb6c:	4b1e      	ldr	r3, [pc, #120]	; (800cbe8 <__sfp+0x84>)
 800cb6e:	681e      	ldr	r6, [r3, #0]
 800cb70:	69b3      	ldr	r3, [r6, #24]
 800cb72:	b913      	cbnz	r3, 800cb7a <__sfp+0x16>
 800cb74:	4630      	mov	r0, r6
 800cb76:	f7ff ffbd 	bl	800caf4 <__sinit>
 800cb7a:	3648      	adds	r6, #72	; 0x48
 800cb7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cb80:	3b01      	subs	r3, #1
 800cb82:	d503      	bpl.n	800cb8c <__sfp+0x28>
 800cb84:	6833      	ldr	r3, [r6, #0]
 800cb86:	b30b      	cbz	r3, 800cbcc <__sfp+0x68>
 800cb88:	6836      	ldr	r6, [r6, #0]
 800cb8a:	e7f7      	b.n	800cb7c <__sfp+0x18>
 800cb8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cb90:	b9d5      	cbnz	r5, 800cbc8 <__sfp+0x64>
 800cb92:	4b16      	ldr	r3, [pc, #88]	; (800cbec <__sfp+0x88>)
 800cb94:	60e3      	str	r3, [r4, #12]
 800cb96:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cb9a:	6665      	str	r5, [r4, #100]	; 0x64
 800cb9c:	f000 f847 	bl	800cc2e <__retarget_lock_init_recursive>
 800cba0:	f7ff ff96 	bl	800cad0 <__sfp_lock_release>
 800cba4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cba8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cbac:	6025      	str	r5, [r4, #0]
 800cbae:	61a5      	str	r5, [r4, #24]
 800cbb0:	2208      	movs	r2, #8
 800cbb2:	4629      	mov	r1, r5
 800cbb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cbb8:	f7fb fd30 	bl	800861c <memset>
 800cbbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cbc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cbc4:	4620      	mov	r0, r4
 800cbc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbc8:	3468      	adds	r4, #104	; 0x68
 800cbca:	e7d9      	b.n	800cb80 <__sfp+0x1c>
 800cbcc:	2104      	movs	r1, #4
 800cbce:	4638      	mov	r0, r7
 800cbd0:	f7ff ff62 	bl	800ca98 <__sfmoreglue>
 800cbd4:	4604      	mov	r4, r0
 800cbd6:	6030      	str	r0, [r6, #0]
 800cbd8:	2800      	cmp	r0, #0
 800cbda:	d1d5      	bne.n	800cb88 <__sfp+0x24>
 800cbdc:	f7ff ff78 	bl	800cad0 <__sfp_lock_release>
 800cbe0:	230c      	movs	r3, #12
 800cbe2:	603b      	str	r3, [r7, #0]
 800cbe4:	e7ee      	b.n	800cbc4 <__sfp+0x60>
 800cbe6:	bf00      	nop
 800cbe8:	0800d16c 	.word	0x0800d16c
 800cbec:	ffff0001 	.word	0xffff0001

0800cbf0 <_fwalk_reent>:
 800cbf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbf4:	4606      	mov	r6, r0
 800cbf6:	4688      	mov	r8, r1
 800cbf8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cbfc:	2700      	movs	r7, #0
 800cbfe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc02:	f1b9 0901 	subs.w	r9, r9, #1
 800cc06:	d505      	bpl.n	800cc14 <_fwalk_reent+0x24>
 800cc08:	6824      	ldr	r4, [r4, #0]
 800cc0a:	2c00      	cmp	r4, #0
 800cc0c:	d1f7      	bne.n	800cbfe <_fwalk_reent+0xe>
 800cc0e:	4638      	mov	r0, r7
 800cc10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc14:	89ab      	ldrh	r3, [r5, #12]
 800cc16:	2b01      	cmp	r3, #1
 800cc18:	d907      	bls.n	800cc2a <_fwalk_reent+0x3a>
 800cc1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc1e:	3301      	adds	r3, #1
 800cc20:	d003      	beq.n	800cc2a <_fwalk_reent+0x3a>
 800cc22:	4629      	mov	r1, r5
 800cc24:	4630      	mov	r0, r6
 800cc26:	47c0      	blx	r8
 800cc28:	4307      	orrs	r7, r0
 800cc2a:	3568      	adds	r5, #104	; 0x68
 800cc2c:	e7e9      	b.n	800cc02 <_fwalk_reent+0x12>

0800cc2e <__retarget_lock_init_recursive>:
 800cc2e:	4770      	bx	lr

0800cc30 <__retarget_lock_acquire_recursive>:
 800cc30:	4770      	bx	lr

0800cc32 <__retarget_lock_release_recursive>:
 800cc32:	4770      	bx	lr

0800cc34 <__swhatbuf_r>:
 800cc34:	b570      	push	{r4, r5, r6, lr}
 800cc36:	460e      	mov	r6, r1
 800cc38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc3c:	2900      	cmp	r1, #0
 800cc3e:	b096      	sub	sp, #88	; 0x58
 800cc40:	4614      	mov	r4, r2
 800cc42:	461d      	mov	r5, r3
 800cc44:	da08      	bge.n	800cc58 <__swhatbuf_r+0x24>
 800cc46:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	602a      	str	r2, [r5, #0]
 800cc4e:	061a      	lsls	r2, r3, #24
 800cc50:	d410      	bmi.n	800cc74 <__swhatbuf_r+0x40>
 800cc52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc56:	e00e      	b.n	800cc76 <__swhatbuf_r+0x42>
 800cc58:	466a      	mov	r2, sp
 800cc5a:	f000 f903 	bl	800ce64 <_fstat_r>
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	dbf1      	blt.n	800cc46 <__swhatbuf_r+0x12>
 800cc62:	9a01      	ldr	r2, [sp, #4]
 800cc64:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cc68:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cc6c:	425a      	negs	r2, r3
 800cc6e:	415a      	adcs	r2, r3
 800cc70:	602a      	str	r2, [r5, #0]
 800cc72:	e7ee      	b.n	800cc52 <__swhatbuf_r+0x1e>
 800cc74:	2340      	movs	r3, #64	; 0x40
 800cc76:	2000      	movs	r0, #0
 800cc78:	6023      	str	r3, [r4, #0]
 800cc7a:	b016      	add	sp, #88	; 0x58
 800cc7c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cc80 <__smakebuf_r>:
 800cc80:	898b      	ldrh	r3, [r1, #12]
 800cc82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cc84:	079d      	lsls	r5, r3, #30
 800cc86:	4606      	mov	r6, r0
 800cc88:	460c      	mov	r4, r1
 800cc8a:	d507      	bpl.n	800cc9c <__smakebuf_r+0x1c>
 800cc8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cc90:	6023      	str	r3, [r4, #0]
 800cc92:	6123      	str	r3, [r4, #16]
 800cc94:	2301      	movs	r3, #1
 800cc96:	6163      	str	r3, [r4, #20]
 800cc98:	b002      	add	sp, #8
 800cc9a:	bd70      	pop	{r4, r5, r6, pc}
 800cc9c:	ab01      	add	r3, sp, #4
 800cc9e:	466a      	mov	r2, sp
 800cca0:	f7ff ffc8 	bl	800cc34 <__swhatbuf_r>
 800cca4:	9900      	ldr	r1, [sp, #0]
 800cca6:	4605      	mov	r5, r0
 800cca8:	4630      	mov	r0, r6
 800ccaa:	f7ff f959 	bl	800bf60 <_malloc_r>
 800ccae:	b948      	cbnz	r0, 800ccc4 <__smakebuf_r+0x44>
 800ccb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccb4:	059a      	lsls	r2, r3, #22
 800ccb6:	d4ef      	bmi.n	800cc98 <__smakebuf_r+0x18>
 800ccb8:	f023 0303 	bic.w	r3, r3, #3
 800ccbc:	f043 0302 	orr.w	r3, r3, #2
 800ccc0:	81a3      	strh	r3, [r4, #12]
 800ccc2:	e7e3      	b.n	800cc8c <__smakebuf_r+0xc>
 800ccc4:	4b0d      	ldr	r3, [pc, #52]	; (800ccfc <__smakebuf_r+0x7c>)
 800ccc6:	62b3      	str	r3, [r6, #40]	; 0x28
 800ccc8:	89a3      	ldrh	r3, [r4, #12]
 800ccca:	6020      	str	r0, [r4, #0]
 800cccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccd0:	81a3      	strh	r3, [r4, #12]
 800ccd2:	9b00      	ldr	r3, [sp, #0]
 800ccd4:	6163      	str	r3, [r4, #20]
 800ccd6:	9b01      	ldr	r3, [sp, #4]
 800ccd8:	6120      	str	r0, [r4, #16]
 800ccda:	b15b      	cbz	r3, 800ccf4 <__smakebuf_r+0x74>
 800ccdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cce0:	4630      	mov	r0, r6
 800cce2:	f000 f8d1 	bl	800ce88 <_isatty_r>
 800cce6:	b128      	cbz	r0, 800ccf4 <__smakebuf_r+0x74>
 800cce8:	89a3      	ldrh	r3, [r4, #12]
 800ccea:	f023 0303 	bic.w	r3, r3, #3
 800ccee:	f043 0301 	orr.w	r3, r3, #1
 800ccf2:	81a3      	strh	r3, [r4, #12]
 800ccf4:	89a0      	ldrh	r0, [r4, #12]
 800ccf6:	4305      	orrs	r5, r0
 800ccf8:	81a5      	strh	r5, [r4, #12]
 800ccfa:	e7cd      	b.n	800cc98 <__smakebuf_r+0x18>
 800ccfc:	0800ca8d 	.word	0x0800ca8d

0800cd00 <_malloc_usable_size_r>:
 800cd00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd04:	1f18      	subs	r0, r3, #4
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	bfbc      	itt	lt
 800cd0a:	580b      	ldrlt	r3, [r1, r0]
 800cd0c:	18c0      	addlt	r0, r0, r3
 800cd0e:	4770      	bx	lr

0800cd10 <_raise_r>:
 800cd10:	291f      	cmp	r1, #31
 800cd12:	b538      	push	{r3, r4, r5, lr}
 800cd14:	4604      	mov	r4, r0
 800cd16:	460d      	mov	r5, r1
 800cd18:	d904      	bls.n	800cd24 <_raise_r+0x14>
 800cd1a:	2316      	movs	r3, #22
 800cd1c:	6003      	str	r3, [r0, #0]
 800cd1e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd22:	bd38      	pop	{r3, r4, r5, pc}
 800cd24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cd26:	b112      	cbz	r2, 800cd2e <_raise_r+0x1e>
 800cd28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd2c:	b94b      	cbnz	r3, 800cd42 <_raise_r+0x32>
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f000 f830 	bl	800cd94 <_getpid_r>
 800cd34:	462a      	mov	r2, r5
 800cd36:	4601      	mov	r1, r0
 800cd38:	4620      	mov	r0, r4
 800cd3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd3e:	f000 b817 	b.w	800cd70 <_kill_r>
 800cd42:	2b01      	cmp	r3, #1
 800cd44:	d00a      	beq.n	800cd5c <_raise_r+0x4c>
 800cd46:	1c59      	adds	r1, r3, #1
 800cd48:	d103      	bne.n	800cd52 <_raise_r+0x42>
 800cd4a:	2316      	movs	r3, #22
 800cd4c:	6003      	str	r3, [r0, #0]
 800cd4e:	2001      	movs	r0, #1
 800cd50:	e7e7      	b.n	800cd22 <_raise_r+0x12>
 800cd52:	2400      	movs	r4, #0
 800cd54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cd58:	4628      	mov	r0, r5
 800cd5a:	4798      	blx	r3
 800cd5c:	2000      	movs	r0, #0
 800cd5e:	e7e0      	b.n	800cd22 <_raise_r+0x12>

0800cd60 <raise>:
 800cd60:	4b02      	ldr	r3, [pc, #8]	; (800cd6c <raise+0xc>)
 800cd62:	4601      	mov	r1, r0
 800cd64:	6818      	ldr	r0, [r3, #0]
 800cd66:	f7ff bfd3 	b.w	800cd10 <_raise_r>
 800cd6a:	bf00      	nop
 800cd6c:	2000000c 	.word	0x2000000c

0800cd70 <_kill_r>:
 800cd70:	b538      	push	{r3, r4, r5, lr}
 800cd72:	4d07      	ldr	r5, [pc, #28]	; (800cd90 <_kill_r+0x20>)
 800cd74:	2300      	movs	r3, #0
 800cd76:	4604      	mov	r4, r0
 800cd78:	4608      	mov	r0, r1
 800cd7a:	4611      	mov	r1, r2
 800cd7c:	602b      	str	r3, [r5, #0]
 800cd7e:	f7f4 fd3f 	bl	8001800 <_kill>
 800cd82:	1c43      	adds	r3, r0, #1
 800cd84:	d102      	bne.n	800cd8c <_kill_r+0x1c>
 800cd86:	682b      	ldr	r3, [r5, #0]
 800cd88:	b103      	cbz	r3, 800cd8c <_kill_r+0x1c>
 800cd8a:	6023      	str	r3, [r4, #0]
 800cd8c:	bd38      	pop	{r3, r4, r5, pc}
 800cd8e:	bf00      	nop
 800cd90:	2000044c 	.word	0x2000044c

0800cd94 <_getpid_r>:
 800cd94:	f7f4 bd2c 	b.w	80017f0 <_getpid>

0800cd98 <__sread>:
 800cd98:	b510      	push	{r4, lr}
 800cd9a:	460c      	mov	r4, r1
 800cd9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cda0:	f000 f894 	bl	800cecc <_read_r>
 800cda4:	2800      	cmp	r0, #0
 800cda6:	bfab      	itete	ge
 800cda8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cdaa:	89a3      	ldrhlt	r3, [r4, #12]
 800cdac:	181b      	addge	r3, r3, r0
 800cdae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cdb2:	bfac      	ite	ge
 800cdb4:	6563      	strge	r3, [r4, #84]	; 0x54
 800cdb6:	81a3      	strhlt	r3, [r4, #12]
 800cdb8:	bd10      	pop	{r4, pc}

0800cdba <__swrite>:
 800cdba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdbe:	461f      	mov	r7, r3
 800cdc0:	898b      	ldrh	r3, [r1, #12]
 800cdc2:	05db      	lsls	r3, r3, #23
 800cdc4:	4605      	mov	r5, r0
 800cdc6:	460c      	mov	r4, r1
 800cdc8:	4616      	mov	r6, r2
 800cdca:	d505      	bpl.n	800cdd8 <__swrite+0x1e>
 800cdcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdd0:	2302      	movs	r3, #2
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	f000 f868 	bl	800cea8 <_lseek_r>
 800cdd8:	89a3      	ldrh	r3, [r4, #12]
 800cdda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cde2:	81a3      	strh	r3, [r4, #12]
 800cde4:	4632      	mov	r2, r6
 800cde6:	463b      	mov	r3, r7
 800cde8:	4628      	mov	r0, r5
 800cdea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdee:	f000 b817 	b.w	800ce20 <_write_r>

0800cdf2 <__sseek>:
 800cdf2:	b510      	push	{r4, lr}
 800cdf4:	460c      	mov	r4, r1
 800cdf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdfa:	f000 f855 	bl	800cea8 <_lseek_r>
 800cdfe:	1c43      	adds	r3, r0, #1
 800ce00:	89a3      	ldrh	r3, [r4, #12]
 800ce02:	bf15      	itete	ne
 800ce04:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce0e:	81a3      	strheq	r3, [r4, #12]
 800ce10:	bf18      	it	ne
 800ce12:	81a3      	strhne	r3, [r4, #12]
 800ce14:	bd10      	pop	{r4, pc}

0800ce16 <__sclose>:
 800ce16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce1a:	f000 b813 	b.w	800ce44 <_close_r>
	...

0800ce20 <_write_r>:
 800ce20:	b538      	push	{r3, r4, r5, lr}
 800ce22:	4d07      	ldr	r5, [pc, #28]	; (800ce40 <_write_r+0x20>)
 800ce24:	4604      	mov	r4, r0
 800ce26:	4608      	mov	r0, r1
 800ce28:	4611      	mov	r1, r2
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	602a      	str	r2, [r5, #0]
 800ce2e:	461a      	mov	r2, r3
 800ce30:	f7f4 fd1d 	bl	800186e <_write>
 800ce34:	1c43      	adds	r3, r0, #1
 800ce36:	d102      	bne.n	800ce3e <_write_r+0x1e>
 800ce38:	682b      	ldr	r3, [r5, #0]
 800ce3a:	b103      	cbz	r3, 800ce3e <_write_r+0x1e>
 800ce3c:	6023      	str	r3, [r4, #0]
 800ce3e:	bd38      	pop	{r3, r4, r5, pc}
 800ce40:	2000044c 	.word	0x2000044c

0800ce44 <_close_r>:
 800ce44:	b538      	push	{r3, r4, r5, lr}
 800ce46:	4d06      	ldr	r5, [pc, #24]	; (800ce60 <_close_r+0x1c>)
 800ce48:	2300      	movs	r3, #0
 800ce4a:	4604      	mov	r4, r0
 800ce4c:	4608      	mov	r0, r1
 800ce4e:	602b      	str	r3, [r5, #0]
 800ce50:	f7f4 fd29 	bl	80018a6 <_close>
 800ce54:	1c43      	adds	r3, r0, #1
 800ce56:	d102      	bne.n	800ce5e <_close_r+0x1a>
 800ce58:	682b      	ldr	r3, [r5, #0]
 800ce5a:	b103      	cbz	r3, 800ce5e <_close_r+0x1a>
 800ce5c:	6023      	str	r3, [r4, #0]
 800ce5e:	bd38      	pop	{r3, r4, r5, pc}
 800ce60:	2000044c 	.word	0x2000044c

0800ce64 <_fstat_r>:
 800ce64:	b538      	push	{r3, r4, r5, lr}
 800ce66:	4d07      	ldr	r5, [pc, #28]	; (800ce84 <_fstat_r+0x20>)
 800ce68:	2300      	movs	r3, #0
 800ce6a:	4604      	mov	r4, r0
 800ce6c:	4608      	mov	r0, r1
 800ce6e:	4611      	mov	r1, r2
 800ce70:	602b      	str	r3, [r5, #0]
 800ce72:	f7f4 fd24 	bl	80018be <_fstat>
 800ce76:	1c43      	adds	r3, r0, #1
 800ce78:	d102      	bne.n	800ce80 <_fstat_r+0x1c>
 800ce7a:	682b      	ldr	r3, [r5, #0]
 800ce7c:	b103      	cbz	r3, 800ce80 <_fstat_r+0x1c>
 800ce7e:	6023      	str	r3, [r4, #0]
 800ce80:	bd38      	pop	{r3, r4, r5, pc}
 800ce82:	bf00      	nop
 800ce84:	2000044c 	.word	0x2000044c

0800ce88 <_isatty_r>:
 800ce88:	b538      	push	{r3, r4, r5, lr}
 800ce8a:	4d06      	ldr	r5, [pc, #24]	; (800cea4 <_isatty_r+0x1c>)
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	4604      	mov	r4, r0
 800ce90:	4608      	mov	r0, r1
 800ce92:	602b      	str	r3, [r5, #0]
 800ce94:	f7f4 fd23 	bl	80018de <_isatty>
 800ce98:	1c43      	adds	r3, r0, #1
 800ce9a:	d102      	bne.n	800cea2 <_isatty_r+0x1a>
 800ce9c:	682b      	ldr	r3, [r5, #0]
 800ce9e:	b103      	cbz	r3, 800cea2 <_isatty_r+0x1a>
 800cea0:	6023      	str	r3, [r4, #0]
 800cea2:	bd38      	pop	{r3, r4, r5, pc}
 800cea4:	2000044c 	.word	0x2000044c

0800cea8 <_lseek_r>:
 800cea8:	b538      	push	{r3, r4, r5, lr}
 800ceaa:	4d07      	ldr	r5, [pc, #28]	; (800cec8 <_lseek_r+0x20>)
 800ceac:	4604      	mov	r4, r0
 800ceae:	4608      	mov	r0, r1
 800ceb0:	4611      	mov	r1, r2
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	602a      	str	r2, [r5, #0]
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	f7f4 fd1c 	bl	80018f4 <_lseek>
 800cebc:	1c43      	adds	r3, r0, #1
 800cebe:	d102      	bne.n	800cec6 <_lseek_r+0x1e>
 800cec0:	682b      	ldr	r3, [r5, #0]
 800cec2:	b103      	cbz	r3, 800cec6 <_lseek_r+0x1e>
 800cec4:	6023      	str	r3, [r4, #0]
 800cec6:	bd38      	pop	{r3, r4, r5, pc}
 800cec8:	2000044c 	.word	0x2000044c

0800cecc <_read_r>:
 800cecc:	b538      	push	{r3, r4, r5, lr}
 800cece:	4d07      	ldr	r5, [pc, #28]	; (800ceec <_read_r+0x20>)
 800ced0:	4604      	mov	r4, r0
 800ced2:	4608      	mov	r0, r1
 800ced4:	4611      	mov	r1, r2
 800ced6:	2200      	movs	r2, #0
 800ced8:	602a      	str	r2, [r5, #0]
 800ceda:	461a      	mov	r2, r3
 800cedc:	f7f4 fcaa 	bl	8001834 <_read>
 800cee0:	1c43      	adds	r3, r0, #1
 800cee2:	d102      	bne.n	800ceea <_read_r+0x1e>
 800cee4:	682b      	ldr	r3, [r5, #0]
 800cee6:	b103      	cbz	r3, 800ceea <_read_r+0x1e>
 800cee8:	6023      	str	r3, [r4, #0]
 800ceea:	bd38      	pop	{r3, r4, r5, pc}
 800ceec:	2000044c 	.word	0x2000044c

0800cef0 <_init>:
 800cef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cef2:	bf00      	nop
 800cef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cef6:	bc08      	pop	{r3}
 800cef8:	469e      	mov	lr, r3
 800cefa:	4770      	bx	lr

0800cefc <_fini>:
 800cefc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cefe:	bf00      	nop
 800cf00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf02:	bc08      	pop	{r3}
 800cf04:	469e      	mov	lr, r3
 800cf06:	4770      	bx	lr
