digraph "CFG for '_Z19ApplyBrainsMovementPfiS_ii' function" {
	label="CFG for '_Z19ApplyBrainsMovementPfiS_ii' function";

	Node0x4931710 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !6\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = udiv i32 %13, %10\l  %17 = mul i32 %16, %10\l  %18 = icmp ugt i32 %13, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %15\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %23 = add i32 %21, %14\l  %24 = mul i32 %23, %10\l  %25 = add i32 %24, %22\l  %26 = icmp slt i32 %25, %4\l  %27 = icmp sgt i32 %3, 1\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %43\l|{<s0>T|<s1>F}}"];
	Node0x4931710:s0 -> Node0x4934090;
	Node0x4931710:s1 -> Node0x4934120;
	Node0x4934090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = load float, float addrspace(1)* %2, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %31 = mul nsw i32 %25, %1\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %0, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %35 = fsub contract float %34, %30\l  store float %35, float addrspace(1)* %33, align 4, !tbaa !16\l  %36 = getelementptr inbounds float, float addrspace(1)* %2, i64 1\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !16\l  %38 = add nsw i32 %31, 1\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %0, i64 %39\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %42 = fsub contract float %41, %37\l  store float %42, float addrspace(1)* %40, align 4, !tbaa !16\l  br label %43\l}"];
	Node0x4934090 -> Node0x4934120;
	Node0x4934120 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
