D:/prj/routine/inferencor/code/verilog_sim/uart/rtl/gyj_uart_tb.v {2 {vlog -work work -vopt -stats=none D:/prj/routine/inferencor/code/verilog_sim/uart/rtl/gyj_uart_tb.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module uart_tb
** Warning: D:/prj/routine/inferencor/code/verilog_sim/uart/rtl/gyj_uart_tb.v(145): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.

Top level modules:
	uart_tb

} {} {}}
