<stg><name>preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="58" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:5 %trunc_ln_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:6 %store_ln101 = store i58 0, i58 %j

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln101 = br void %LOOP_SHA256_GEN_ONE_FULL_BLK

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="58" op_0_bw="58" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK:0 %j_1 = load i58 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="58" op_1_bw="58">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK:1 %icmp_ln101 = icmp_eq  i58 %j_1, i58 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK:2 %j_2 = add i58 %j_1, i58 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK:3 %br_ln101 = br i1 %icmp_ln101, void %LOOP_SHA256_GEN_ONE_FULL_BLK.split, void %do.end40.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="58" op_1_bw="58" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:85 %store_ln101 = store i58 %j_2, i58 %j

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
do.end40.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:3 %l = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:4 %empty = trunc i32 %l

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:5 %p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:6 %p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:7 %p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:8 %l_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_8"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:9 %empty_49 = trunc i32 %l_8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:10 %p_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_8, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:11 %p_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_8, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:12 %p_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_8, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:13 %l_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_9"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:14 %empty_50 = trunc i32 %l_9

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:15 %p_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_9, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:16 %p_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_9, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:17 %p_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_9, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:18 %l_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_10"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:19 %empty_51 = trunc i32 %l_10

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:20 %p_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_10, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:21 %p_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_10, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:22 %p_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_10, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:23 %l_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_11"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:24 %empty_52 = trunc i32 %l_11

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:25 %p_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_11, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:26 %p_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_11, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:27 %p_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_11, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:28 %l_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_12"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:29 %empty_53 = trunc i32 %l_12

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:30 %p_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_12, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:31 %p_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_12, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:32 %p_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_12, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:33 %l_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_13"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:34 %empty_54 = trunc i32 %l_13

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:35 %p_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_13, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:36 %p_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_13, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:37 %p_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_13, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:38 %l_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_14"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:39 %empty_55 = trunc i32 %l_14

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:40 %p_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_14, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:41 %p_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_14, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:42 %p_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_14, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:43 %l_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_15"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:44 %empty_56 = trunc i32 %l_15

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:45 %p_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_15, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:46 %p_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_15, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:47 %p_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_15, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:48 %l_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_16"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:49 %empty_57 = trunc i32 %l_16

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:50 %p_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_16, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:51 %p_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_16, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:52 %p_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_16, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:53 %l_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_17"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:54 %empty_58 = trunc i32 %l_17

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:55 %p_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_17, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:56 %p_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_17, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:57 %p_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_17, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:58 %l_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_18"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:59 %empty_59 = trunc i32 %l_18

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:60 %p_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_18, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:61 %p_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_18, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:62 %p_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_18, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:63 %l_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_19"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:64 %empty_60 = trunc i32 %l_19

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:65 %p_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_19, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:66 %p_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_19, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:67 %p_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_19, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="98" st_id="16" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:68 %l_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_20"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:69 %empty_61 = trunc i32 %l_20

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:70 %p_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_20, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:71 %p_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_20, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:72 %p_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_20, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="103" st_id="17" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:73 %l_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_21"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:74 %empty_62 = trunc i32 %l_21

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:75 %p_60 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_21, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:76 %p_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_21, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:77 %p_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_21, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:0 %specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:1 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:2 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:78 %l_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_22"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:79 %empty_63 = trunc i32 %l_22

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:80 %p_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_22, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:81 %p_64 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_22, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:82 %p_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_22, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:83 %or_ln119_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_63, i8 %p_64, i8 %p_65, i8 %p_63, i8 %empty_62, i8 %p_61, i8 %p_62, i8 %p_60, i8 %empty_61, i8 %p_58, i8 %p_59, i8 %p_57, i8 %empty_60, i8 %p_55, i8 %p_56, i8 %p_54, i8 %empty_59, i8 %p_52, i8 %p_53, i8 %p_51, i8 %empty_58, i8 %p_49, i8 %p_50, i8 %p_48, i8 %empty_57, i8 %p_46, i8 %p_47, i8 %p_45, i8 %empty_56, i8 %p_43, i8 %p_44, i8 %p_42, i8 %empty_55, i8 %p_40, i8 %p_41, i8 %p_39, i8 %empty_54, i8 %p_37, i8 %p_38, i8 %p_36, i8 %empty_53, i8 %p_34, i8 %p_35, i8 %p_33, i8 %empty_52, i8 %p_31, i8 %p_32, i8 %p_30, i8 %empty_51, i8 %p_28, i8 %p_29, i8 %p_27, i8 %empty_50, i8 %p_17, i8 %p_26, i8 %p_25, i8 %empty_49, i8 %p_13, i8 %p_24, i8 %p_s, i8 %empty, i8 %p_1, i8 %p_2, i8 %p_3

]]></Node>
<StgValue><ssdm name="or_ln119_s"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:84 %write_ln119 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln119_s

]]></Node>
<StgValue><ssdm name="write_ln119"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
LOOP_SHA256_GEN_ONE_FULL_BLK.split:86 %br_ln101 = br void %LOOP_SHA256_GEN_ONE_FULL_BLK

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
