# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../ascon_test.srcs/sources_1/new/Permutation.sv" \
"../../../../ascon_test.srcs/sources_1/new/control.sv" \
"../../../../ascon_test.srcs/sources_1/new/permutation_loop.sv" \
"../../../../ascon_test.srcs/sim_1/new/control_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
