abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 2792877972
maxLevel = 2
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 40495801 us
--------------- round 2 ---------------
seed = 3303169840
maxLevel = 2
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 78850036 us
--------------- round 3 ---------------
seed = 3303591202
maxLevel = 2
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 118086378 us
--------------- round 4 ---------------
seed = 3162229908
maxLevel = 2
n202 is replaced by n851 with estimated error 0.00037
error = 0.00037
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0.00037_2783_12.7.blif
time = 156619969 us
--------------- round 5 ---------------
seed = 2131249318
maxLevel = 2
n409 is replaced by n770 with estimated error 0.00039
error = 0.00039
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0.00039_2780_12.7.blif
time = 192388110 us
--------------- round 6 ---------------
seed = 653165227
maxLevel = 2
n316 is replaced by one with estimated error 0.00037
error = 0.00037
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0.00037_2777_12.7.blif
time = 229263238 us
--------------- round 7 ---------------
seed = 2652523757
maxLevel = 2
n487 is replaced by one with estimated error 0.00038
error = 0.00038
area = 2774
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0.00038_2774_12.7.blif
time = 263571813 us
--------------- round 8 ---------------
seed = 1448886081
maxLevel = 2
n1106 is replaced by n1059 with estimated error 0.0003
error = 0.0003
area = 2771
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0.0003_2771_12.7.blif
time = 296248021 us
--------------- round 9 ---------------
seed = 3732370757
maxLevel = 2
n569 is replaced by one with estimated error 0.00045
error = 0.00045
area = 2768
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0.00045_2768_12.7.blif
time = 321492023 us
--------------- round 10 ---------------
seed = 212069306
maxLevel = 2
n1024 is replaced by zero with estimated error 0.00043
error = 0.00062
area = 2766
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_10_0.00062_2766_12.7.blif
time = 341194255 us
--------------- round 11 ---------------
seed = 4217626042
maxLevel = 2
n325 is replaced by n286 with estimated error 0.00053
error = 0.00053
area = 2764
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_11_0.00053_2764_12.7.blif
time = 354105241 us
--------------- round 12 ---------------
seed = 410620549
maxLevel = 2
n659 is replaced by n611 with estimated error 0.00055
error = 0.00055
area = 2762
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_12_0.00055_2762_12.7.blif
time = 366775528 us
--------------- round 13 ---------------
seed = 4242682428
maxLevel = 2
n588 is replaced by n327 with estimated error 0.00038
error = 0.00038
area = 2760
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_13_0.00038_2760_12.7.blif
time = 379439888 us
--------------- round 14 ---------------
seed = 2097934620
maxLevel = 2
n292 is replaced by n574 with estimated error 0.00051
error = 0.00051
area = 2758
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_14_0.00051_2758_12.7.blif
time = 392101582 us
--------------- round 15 ---------------
seed = 1230987915
maxLevel = 2
n902 is replaced by n335 with inverter with estimated error 0.00048
error = 0.00048
area = 2757
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_15_0.00048_2757_12.7.blif
time = 404772923 us
--------------- round 16 ---------------
seed = 407089104
maxLevel = 2
n736 is replaced by n118 with estimated error 0.00207
error = 0.00207
area = 2755
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_16_0.00207_2755_12.7.blif
time = 417451937 us
--------------- round 17 ---------------
seed = 3610683706
maxLevel = 2
n721 is replaced by n394 with inverter with estimated error 0.00196
error = 0.00196
area = 2750
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_17_0.00196_2750_12.7.blif
time = 430097948 us
--------------- round 18 ---------------
seed = 2801495552
maxLevel = 2
n284 is replaced by one with estimated error 0.00183
error = 0.002
area = 2746
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_18_0.002_2746_12.7.blif
time = 442762317 us
--------------- round 19 ---------------
seed = 1805343276
maxLevel = 2
n691 is replaced by n168 with estimated error 0.00218
error = 0.00218
area = 2744
delay = 12.7
#gates = 1096
output circuit appNtk/alu4_19_0.00218_2744_12.7.blif
time = 455362738 us
--------------- round 20 ---------------
seed = 559014533
maxLevel = 2
n778 is replaced by one with estimated error 0.00226
error = 0.00226
area = 2741
delay = 12.7
#gates = 1095
output circuit appNtk/alu4_20_0.00226_2741_12.7.blif
time = 467920858 us
--------------- round 21 ---------------
seed = 2004655527
maxLevel = 2
n896 is replaced by zero with estimated error 0.0022
error = 0.0022
area = 2738
delay = 12.7
#gates = 1094
output circuit appNtk/alu4_21_0.0022_2738_12.7.blif
time = 480481907 us
--------------- round 22 ---------------
seed = 1676999313
maxLevel = 2
n510 is replaced by one with estimated error 0.00243
error = 0.00243
area = 2735
delay = 12.7
#gates = 1093
output circuit appNtk/alu4_22_0.00243_2735_12.7.blif
time = 492929874 us
--------------- round 23 ---------------
seed = 3619973158
maxLevel = 2
n108 is replaced by n39 with estimated error 0.00228
error = 0.00228
area = 2733
delay = 12.7
#gates = 1092
output circuit appNtk/alu4_23_0.00228_2733_12.7.blif
time = 505474346 us
--------------- round 24 ---------------
seed = 832951870
maxLevel = 2
n1084 is replaced by one with estimated error 0.00209
error = 0.00209
area = 2731
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_24_0.00209_2731_12.7.blif
time = 518079038 us
--------------- round 25 ---------------
seed = 3126217110
maxLevel = 2
n401 is replaced by n550 with estimated error 0.00332
error = 0.00332
area = 2729
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_25_0.00332_2729_12.7.blif
time = 530718487 us
--------------- round 26 ---------------
seed = 4074463963
maxLevel = 2
n378 is replaced by zero with estimated error 0.0033
error = 0.0035
area = 2725
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_26_0.0035_2725_12.7.blif
time = 543116933 us
--------------- round 27 ---------------
seed = 2479324109
maxLevel = 2
n404 is replaced by n1077 with estimated error 0.00319
error = 0.00319
area = 2716
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_27_0.00319_2716_12.7.blif
time = 555465515 us
--------------- round 28 ---------------
seed = 3889686756
maxLevel = 2
n550 is replaced by one with estimated error 0.00325
error = 0.0034
area = 2714
delay = 12.7
#gates = 1084
output circuit appNtk/alu4_28_0.0034_2714_12.7.blif
time = 567880084 us
--------------- round 29 ---------------
seed = 1015516707
maxLevel = 2
n472 is replaced by one with estimated error 0.00314
error = 0.00314
area = 2710
delay = 12.7
#gates = 1083
output circuit appNtk/alu4_29_0.00314_2710_12.7.blif
time = 580332042 us
--------------- round 30 ---------------
seed = 1495597336
maxLevel = 2
n379 is replaced by one with estimated error 0.00332
error = 0.00332
area = 2708
delay = 12.7
#gates = 1082
output circuit appNtk/alu4_30_0.00332_2708_12.7.blif
time = 592598029 us
--------------- round 31 ---------------
seed = 250378886
maxLevel = 2
n285 is replaced by zero with estimated error 0.00377
error = 0.00377
area = 2706
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_31_0.00377_2706_12.7.blif
time = 604593369 us
--------------- round 32 ---------------
seed = 857490263
maxLevel = 2
n779 is replaced by zero with estimated error 0.00337
error = 0.00337
area = 2704
delay = 12.7
#gates = 1080
output circuit appNtk/alu4_32_0.00337_2704_12.7.blif
time = 616585623 us
--------------- round 33 ---------------
seed = 3512340141
maxLevel = 2
n1050 is replaced by one with estimated error 0.00335
error = 0.00357
area = 2702
delay = 12.7
#gates = 1079
output circuit appNtk/alu4_33_0.00357_2702_12.7.blif
time = 628513818 us
--------------- round 34 ---------------
seed = 2178397647
maxLevel = 2
n633 is replaced by one with estimated error 0.0035
error = 0.0035
area = 2699
delay = 12.7
#gates = 1078
output circuit appNtk/alu4_34_0.0035_2699_12.7.blif
time = 640309924 us
--------------- round 35 ---------------
seed = 2132758926
maxLevel = 2
n840 is replaced by n195 with estimated error 0.00403
error = 0.00403
area = 2698
delay = 12.7
#gates = 1077
output circuit appNtk/alu4_35_0.00403_2698_12.7.blif
time = 652120304 us
--------------- round 36 ---------------
seed = 3963640041
maxLevel = 2
n927 is replaced by one with estimated error 0.00401
error = 0.00396
area = 2696
delay = 12.7
#gates = 1076
output circuit appNtk/alu4_36_0.00396_2696_12.7.blif
time = 663982363 us
--------------- round 37 ---------------
seed = 3789948091
maxLevel = 2
n950 is replaced by one with estimated error 0.00375
error = 0.00367
area = 2694
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_37_0.00367_2694_12.7.blif
time = 675842426 us
--------------- round 38 ---------------
seed = 3942029420
maxLevel = 2
n629 is replaced by one with estimated error 0.00364
error = 0.00364
area = 2691
delay = 12.7
#gates = 1074
output circuit appNtk/alu4_38_0.00364_2691_12.7.blif
time = 687522953 us
--------------- round 39 ---------------
seed = 3927069440
maxLevel = 2
n572 is replaced by n502 with estimated error 0.00376
error = 0.00376
area = 2689
delay = 12.7
#gates = 1073
output circuit appNtk/alu4_39_0.00376_2689_12.7.blif
time = 699221297 us
--------------- round 40 ---------------
seed = 1364334362
maxLevel = 2
n334 is replaced by n408 with estimated error 0.00387
error = 0.00387
area = 2688
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_40_0.00387_2688_12.7.blif
time = 711037550 us
--------------- round 41 ---------------
seed = 2690852301
maxLevel = 2
n799 is replaced by n797 with estimated error 0.00443
error = 0.00443
area = 2687
delay = 12.7
#gates = 1071
output circuit appNtk/alu4_41_0.00443_2687_12.7.blif
time = 722917579 us
--------------- round 42 ---------------
seed = 1347886475
maxLevel = 2
n296 is replaced by one with estimated error 0.0038
error = 0.00398
area = 2685
delay = 12.7
#gates = 1070
output circuit appNtk/alu4_42_0.00398_2685_12.7.blif
time = 734548068 us
--------------- round 43 ---------------
seed = 4150165850
maxLevel = 2
n465 is replaced by one with estimated error 0.00389
error = 0.00389
area = 2678
delay = 12.7
#gates = 1067
output circuit appNtk/alu4_43_0.00389_2678_12.7.blif
time = 746208900 us
--------------- round 44 ---------------
seed = 1937194262
maxLevel = 2
n1049 is replaced by one with estimated error 0.00402
error = 0.00418
area = 2676
delay = 12.7
#gates = 1066
output circuit appNtk/alu4_44_0.00418_2676_12.7.blif
time = 757885074 us
--------------- round 45 ---------------
seed = 3843252287
maxLevel = 2
n872 is replaced by zero with estimated error 0.00423
error = 0.00445
area = 2674
delay = 12.7
#gates = 1065
output circuit appNtk/alu4_45_0.00445_2674_12.7.blif
time = 769626624 us
--------------- round 46 ---------------
seed = 1469487497
maxLevel = 2
n497 is replaced by one with estimated error 0.00424
error = 0.00424
area = 2671
delay = 12.7
#gates = 1064
output circuit appNtk/alu4_46_0.00424_2671_12.7.blif
time = 781241291 us
--------------- round 47 ---------------
seed = 360621144
maxLevel = 2
n1081 is replaced by one with estimated error 0.00435
error = 0.00435
area = 2669
delay = 12.7
#gates = 1063
output circuit appNtk/alu4_47_0.00435_2669_12.7.blif
time = 792881170 us
--------------- round 48 ---------------
seed = 2253598727
maxLevel = 2
n858 is replaced by one with estimated error 0.00476
error = 0.00476
area = 2662
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_48_0.00476_2662_12.7.blif
time = 804432273 us
--------------- round 49 ---------------
seed = 3018669223
maxLevel = 2
n856 is replaced by n245 with estimated error 0.00538
error = 0.00538
area = 2659
delay = 12.7
#gates = 1059
output circuit appNtk/alu4_49_0.00538_2659_12.7.blif
time = 815582165 us
--------------- round 50 ---------------
seed = 1389310706
maxLevel = 2
n1023 is replaced by n350 with estimated error 0.00557
error = 0.00557
area = 2656
delay = 12.7
#gates = 1057
output circuit appNtk/alu4_50_0.00557_2656_12.7.blif
time = 826549596 us
--------------- round 51 ---------------
seed = 3961907772
maxLevel = 2
n1018 is replaced by n258 with estimated error 0.00565
error = 0.00565
area = 2654
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_51_0.00565_2654_12.7.blif
time = 837475311 us
--------------- round 52 ---------------
seed = 1585925788
maxLevel = 2
n1026 is replaced by one with estimated error 0.00532
error = 0.00532
area = 2651
delay = 12.7
#gates = 1055
output circuit appNtk/alu4_52_0.00532_2651_12.7.blif
time = 848382323 us
--------------- round 53 ---------------
seed = 3351306564
maxLevel = 2
n1025 is replaced by n602 with estimated error 0.00538
error = 0.00538
area = 2647
delay = 12.7
#gates = 1054
output circuit appNtk/alu4_53_0.00538_2647_12.7.blif
time = 859295222 us
--------------- round 54 ---------------
seed = 3883805847
maxLevel = 2
n857 is replaced by n517 with estimated error 0.00521
error = 0.00521
area = 2646
delay = 12.7
#gates = 1053
output circuit appNtk/alu4_54_0.00521_2646_12.7.blif
time = 870163769 us
--------------- round 55 ---------------
seed = 739729284
maxLevel = 2
n937 is replaced by n481 with estimated error 0.00576
error = 0.00576
area = 2643
delay = 12.7
#gates = 1052
output circuit appNtk/alu4_55_0.00576_2643_12.7.blif
time = 880998555 us
--------------- round 56 ---------------
seed = 2250762879
maxLevel = 2
n988 is replaced by one with estimated error 0.00561
error = 0.00561
area = 2634
delay = 12.7
#gates = 1049
output circuit appNtk/alu4_56_0.00561_2634_12.7.blif
time = 891810304 us
--------------- round 57 ---------------
seed = 765699135
maxLevel = 2
n963 is replaced by n890 with inverter with estimated error 0.00551
error = 0.00551
area = 2629
delay = 12.7
#gates = 1048
output circuit appNtk/alu4_57_0.00551_2629_12.7.blif
time = 902568631 us
--------------- round 58 ---------------
seed = 3705512341
maxLevel = 2
n995 is replaced by one with estimated error 0.00533
error = 0.00533
area = 2625
delay = 12.7
#gates = 1046
output circuit appNtk/alu4_58_0.00533_2625_12.7.blif
time = 913307845 us
--------------- round 59 ---------------
seed = 3101658719
maxLevel = 2
n1013 is replaced by one with estimated error 0.00541
error = 0.00541
area = 2620
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_59_0.00541_2620_12.7.blif
time = 924076626 us
--------------- round 60 ---------------
seed = 4292870908
maxLevel = 2
n474 is replaced by one with estimated error 0.00591
error = 0.00591
area = 2617
delay = 12.7
#gates = 1043
output circuit appNtk/alu4_60_0.00591_2617_12.7.blif
time = 934735722 us
--------------- round 61 ---------------
seed = 3945836753
maxLevel = 2
n954 is replaced by zero with estimated error 0.00533
error = 0.00533
area = 2615
delay = 12.7
#gates = 1042
output circuit appNtk/alu4_61_0.00533_2615_12.7.blif
time = 945369865 us
--------------- round 62 ---------------
seed = 1807861767
maxLevel = 2
n547 is replaced by one with estimated error 0.00539
error = 0.00539
area = 2613
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_62_0.00539_2613_12.7.blif
time = 955989683 us
--------------- round 63 ---------------
seed = 2151560589
maxLevel = 2
n957 is replaced by one with estimated error 0.00599
error = 0.00599
area = 2602
delay = 12.7
#gates = 1037
output circuit appNtk/alu4_63_0.00599_2602_12.7.blif
time = 966576270 us
--------------- round 64 ---------------
seed = 2971337843
maxLevel = 2
n552 is replaced by one with estimated error 0.00604
error = 0.00604
area = 2596
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_64_0.00604_2596_12.7.blif
time = 977097017 us
--------------- round 65 ---------------
seed = 54255602
maxLevel = 2
n928 is replaced by one with estimated error 0.00596
error = 0.00601
area = 2592
delay = 12.7
#gates = 1034
output circuit appNtk/alu4_65_0.00601_2592_12.7.blif
time = 987570086 us
--------------- round 66 ---------------
seed = 3681518846
maxLevel = 2
n504 is replaced by one with estimated error 0.00604
error = 0.00604
area = 2586
delay = 12.7
#gates = 1032
output circuit appNtk/alu4_66_0.00604_2586_12.7.blif
time = 998022453 us
--------------- round 67 ---------------
seed = 3193415527
maxLevel = 2
n839 is replaced by n668 with estimated error 0.00581
error = 0.00581
area = 2583
delay = 12.7
#gates = 1031
output circuit appNtk/alu4_67_0.00581_2583_12.7.blif
time = 1008451897 us
--------------- round 68 ---------------
seed = 1147563808
maxLevel = 2
n1130 is replaced by zero with estimated error 0.00611
error = 0.00611
area = 2581
delay = 12.7
#gates = 1030
output circuit appNtk/alu4_68_0.00611_2581_12.7.blif
time = 1018855214 us
--------------- round 69 ---------------
seed = 1758810278
maxLevel = 2
n507 is replaced by one with estimated error 0.00555
error = 0.00555
area = 2570
delay = 12.7
#gates = 1026
output circuit appNtk/alu4_69_0.00555_2570_12.7.blif
time = 1029216930 us
--------------- round 70 ---------------
seed = 2099547937
maxLevel = 2
n502 is replaced by zero with estimated error 0.00555
error = 0.00555
area = 2566
delay = 12.7
#gates = 1024
output circuit appNtk/alu4_70_0.00555_2566_12.7.blif
time = 1039495063 us
--------------- round 71 ---------------
seed = 1498313396
maxLevel = 2
n1048 is replaced by one with estimated error 0.00569
error = 0.00569
area = 2564
delay = 12.7
#gates = 1023
output circuit appNtk/alu4_71_0.00569_2564_12.7.blif
time = 1049747908 us
--------------- round 72 ---------------
seed = 1945181247
maxLevel = 2
n931 is replaced by n929 with estimated error 0.00637
error = 0.00637
area = 2560
delay = 12.7
#gates = 1021
output circuit appNtk/alu4_72_0.00637_2560_12.7.blif
time = 1059970755 us
--------------- round 73 ---------------
seed = 1250516040
maxLevel = 2
n476 is replaced by one with estimated error 0.00563
error = 0.00563
area = 2550
delay = 12.7
#gates = 1018
output circuit appNtk/alu4_73_0.00563_2550_12.7.blif
time = 1070161271 us
--------------- round 74 ---------------
seed = 2633242042
maxLevel = 2
n543 is replaced by one with estimated error 0.00603
error = 0.00603
area = 2544
delay = 12.7
#gates = 1016
output circuit appNtk/alu4_74_0.00603_2544_12.7.blif
time = 1080289866 us
--------------- round 75 ---------------
seed = 2489983151
maxLevel = 2
n1055 is replaced by n770 with estimated error 0.00646
error = 0.00646
area = 2535
delay = 12.7
#gates = 1013
output circuit appNtk/alu4_75_0.00646_2535_12.7.blif
time = 1090386884 us
--------------- round 76 ---------------
seed = 3809488763
maxLevel = 2
n489 is replaced by one with estimated error 0.00658
error = 0.00658
area = 2526
delay = 12.7
#gates = 1010
output circuit appNtk/alu4_76_0.00658_2526_12.7.blif
time = 1100426496 us
--------------- round 77 ---------------
seed = 2986760674
maxLevel = 2
n469 is replaced by one with estimated error 0.00636
error = 0.00636
area = 2518
delay = 12.7
#gates = 1007
output circuit appNtk/alu4_77_0.00636_2518_12.7.blif
time = 1110377378 us
--------------- round 78 ---------------
seed = 4181878459
maxLevel = 2
n843 is replaced by one with estimated error 0.00661
error = 0.00661
area = 2514
delay = 12.7
#gates = 1006
output circuit appNtk/alu4_78_0.00661_2514_12.7.blif
time = 1120268366 us
--------------- round 79 ---------------
seed = 1527292417
maxLevel = 2
n318 is replaced by one with estimated error 0.0062
error = 0.0062
area = 2506
delay = 12.7
#gates = 1003
output circuit appNtk/alu4_79_0.0062_2506_12.7.blif
time = 1130134634 us
--------------- round 80 ---------------
seed = 391162382
maxLevel = 2
n882 is replaced by zero with estimated error 0.00617
error = 0.0067
area = 2505
delay = 12.7
#gates = 1002
output circuit appNtk/alu4_80_0.0067_2505_12.7.blif
time = 1139945913 us
--------------- round 81 ---------------
seed = 1604464259
maxLevel = 2
n303 is replaced by one with estimated error 0.00661
error = 0.00661
area = 2499
delay = 12.7
#gates = 1000
output circuit appNtk/alu4_81_0.00661_2499_12.7.blif
time = 1149721382 us
--------------- round 82 ---------------
seed = 4002651345
maxLevel = 2
n933 is replaced by n267 with estimated error 0.00732
error = 0.00732
area = 2495
delay = 12.7
#gates = 998
output circuit appNtk/alu4_82_0.00732_2495_12.7.blif
time = 1159457223 us
--------------- round 83 ---------------
seed = 1472217439
maxLevel = 2
n1027 is replaced by one with estimated error 0.00696
error = 0.00696
area = 2493
delay = 12.7
#gates = 997
output circuit appNtk/alu4_83_0.00696_2493_12.7.blif
time = 1169160421 us
--------------- round 84 ---------------
seed = 3363188181
maxLevel = 2
n947 is replaced by one with estimated error 0.00685
error = 0.00685
area = 2491
delay = 12.7
#gates = 996
output circuit appNtk/alu4_84_0.00685_2491_12.7.blif
time = 1178835456 us
--------------- round 85 ---------------
seed = 842518705
maxLevel = 2
n635 is replaced by one with estimated error 0.00727
error = 0.00727
area = 2487
delay = 12.7
#gates = 995
output circuit appNtk/alu4_85_0.00727_2487_12.7.blif
time = 1188500829 us
--------------- round 86 ---------------
seed = 1149970843
maxLevel = 2
n996 is replaced by n508 with estimated error 0.00693
error = 0.00693
area = 2485
delay = 12.7
#gates = 994
output circuit appNtk/alu4_86_0.00693_2485_12.7.blif
time = 1198149104 us
--------------- round 87 ---------------
seed = 3283660211
maxLevel = 2
n841 is replaced by zero with estimated error 0.00716
error = 0.00726
area = 2483
delay = 12.7
#gates = 993
output circuit appNtk/alu4_87_0.00726_2483_12.7.blif
time = 1207776572 us
--------------- round 88 ---------------
seed = 4028960903
maxLevel = 2
n842 is replaced by one with estimated error 0.00704
error = 0.00704
area = 2481
delay = 12.7
#gates = 992
output circuit appNtk/alu4_88_0.00704_2481_12.7.blif
time = 1217379567 us
--------------- round 89 ---------------
seed = 1482511871
maxLevel = 2
n894 is replaced by n1141 with estimated error 0.00747
error = 0.00747
area = 2471
delay = 12.7
#gates = 987
output circuit appNtk/alu4_89_0.00747_2471_12.7.blif
time = 1226969862 us
--------------- round 90 ---------------
seed = 3088481868
maxLevel = 2
n1004 is replaced by one with estimated error 0.00764
error = 0.00764
area = 2465
delay = 12.7
#gates = 984
output circuit appNtk/alu4_90_0.00764_2465_12.7.blif
time = 1236453720 us
--------------- round 91 ---------------
seed = 2326420853
maxLevel = 2
n1070 is replaced by one with estimated error 0.00732
error = 0.00732
area = 2456
delay = 12.7
#gates = 981
output circuit appNtk/alu4_91_0.00732_2456_12.7.blif
time = 1245896738 us
--------------- round 92 ---------------
seed = 2013240316
maxLevel = 2
n952 is replaced by one with estimated error 0.0077
error = 0.0077
area = 2448
delay = 12.7
#gates = 978
output circuit appNtk/alu4_92_0.0077_2448_12.7.blif
time = 1255271289 us
--------------- round 93 ---------------
seed = 4253268578
maxLevel = 2
n310 is replaced by n668 with estimated error 0.00973
error = 0.00973
area = 2445
delay = 12.7
#gates = 977
output circuit appNtk/alu4_93_0.00973_2445_12.7.blif
time = 1264600499 us
--------------- round 94 ---------------
seed = 3774791351
maxLevel = 2
n348 is replaced by one with estimated error 0.0104
error = 0.0104
area = 2423
delay = 12.7
#gates = 968
output circuit appNtk/alu4_94_0.0104_2423_12.7.blif
time = 1273900149 us
--------------- round 95 ---------------
seed = 363612535
maxLevel = 2
n590 is replaced by n562 with estimated error 0.01051
error = 0.01051
area = 2417
delay = 12.7
#gates = 966
output circuit appNtk/alu4_95_0.01051_2417_12.7.blif
time = 1283024520 us
--------------- round 96 ---------------
seed = 4094700719
maxLevel = 2
n1006 is replaced by n901 with estimated error 0.01007
error = 0.01007
area = 2404
delay = 12.7
#gates = 961
output circuit appNtk/alu4_96_0.01007_2404_12.7.blif
time = 1292111591 us
--------------- round 97 ---------------
seed = 1436075627
maxLevel = 2
n1131 is replaced by one with estimated error 0.00988
error = 0.00988
area = 2399
delay = 12.7
#gates = 959
output circuit appNtk/alu4_97_0.00988_2399_12.7.blif
time = 1301107051 us
--------------- round 98 ---------------
seed = 3377972551
maxLevel = 2
n592 is replaced by n327 with estimated error 0.01005
error = 0.01005
area = 2395
delay = 12.7
#gates = 958
output circuit appNtk/alu4_98_0.01005_2395_12.7.blif
time = 1310065135 us
--------------- round 99 ---------------
seed = 1175076511
maxLevel = 2
n326 is replaced by n241 with estimated error 0.01095
error = 0.01095
area = 2391
delay = 12.7
#gates = 957
output circuit appNtk/alu4_99_0.01095_2391_12.7.blif
time = 1319000832 us
--------------- round 100 ---------------
seed = 363823146
maxLevel = 2
n990 is replaced by zero with estimated error 0.01075
error = 0.01075
area = 2385
delay = 12.7
#gates = 955
output circuit appNtk/alu4_100_0.01075_2385_12.7.blif
time = 1327920878 us
--------------- round 101 ---------------
seed = 3029558003
maxLevel = 2
n562 is replaced by one with estimated error 0.01063
error = 0.01037
area = 2372
delay = 12.7
#gates = 951
output circuit appNtk/alu4_101_0.01037_2372_12.7.blif
time = 1336805996 us
--------------- round 102 ---------------
seed = 3787949366
maxLevel = 2
n940 is replaced by zero with estimated error 0.01098
error = 0.01098
area = 2368
delay = 12.7
#gates = 950
output circuit appNtk/alu4_102_0.01098_2368_12.7.blif
time = 1345614579 us
--------------- round 103 ---------------
seed = 1255045413
maxLevel = 2
n632 is replaced by n636 with estimated error 0.01071
error = 0.01071
area = 2358
delay = 12.7
#gates = 945
output circuit appNtk/alu4_103_0.01071_2358_12.7.blif
time = 1354405584 us
--------------- round 104 ---------------
seed = 2192573680
maxLevel = 2
n1127 is replaced by n906 with estimated error 0.01074
error = 0.01074
area = 2352
delay = 12.7
#gates = 942
output circuit appNtk/alu4_104_0.01074_2352_12.7.blif
time = 1363110863 us
--------------- round 105 ---------------
seed = 3060532327
maxLevel = 2
n901 is replaced by one with estimated error 0.01133
error = 0.01124
area = 2341
delay = 12.7
#gates = 938
output circuit appNtk/alu4_105_0.01124_2341_12.7.blif
time = 1371757248 us
--------------- round 106 ---------------
seed = 3264889532
maxLevel = 2
n289 is replaced by one with estimated error 0.01095
error = 0.01095
area = 2338
delay = 12.7
#gates = 937
output circuit appNtk/alu4_106_0.01095_2338_12.7.blif
time = 1380333673 us
--------------- round 107 ---------------
seed = 352211219
maxLevel = 2
n1044 is replaced by zero with estimated error 0.01023
error = 0.01023
area = 2336
delay = 12.7
#gates = 936
output circuit appNtk/alu4_107_0.01023_2336_12.7.blif
time = 1388881834 us
--------------- round 108 ---------------
seed = 3235619299
maxLevel = 2
n869 is replaced by n527 with estimated error 0.03209
error = 0.03209
area = 2334
delay = 12.7
#gates = 935
output circuit appNtk/alu4_108_0.03209_2334_12.7.blif
time = 1397416212 us
--------------- round 109 ---------------
seed = 3022237157
maxLevel = 2
n1079 is replaced by n746 with estimated error 0.03304
error = 0.03304
area = 2288
delay = 12.7
#gates = 919
output circuit appNtk/alu4_109_0.03304_2288_12.7.blif
time = 1405883472 us
--------------- round 110 ---------------
seed = 2706711140
maxLevel = 2
n886 is replaced by n1077 with estimated error 0.03212
error = 0.03212
area = 2285
delay = 12.7
#gates = 918
output circuit appNtk/alu4_110_0.03212_2285_12.7.blif
time = 1414048736 us
--------------- round 111 ---------------
seed = 239454136
maxLevel = 2
n941 is replaced by n689 with estimated error 0.03317
error = 0.03317
area = 2277
delay = 12.7
#gates = 915
output circuit appNtk/alu4_111_0.03317_2277_12.7.blif
time = 1422187658 us
--------------- round 112 ---------------
seed = 1401915445
maxLevel = 2
n320 is replaced by n58 with estimated error 0.03427
error = 0.03427
area = 2275
delay = 12.7
#gates = 914
output circuit appNtk/alu4_112_0.03427_2275_12.7.blif
time = 1430280099 us
--------------- round 113 ---------------
seed = 2934600594
maxLevel = 2
n356 is replaced by n1085 with estimated error 0.03503
error = 0.03503
area = 2267
delay = 12.7
#gates = 911
output circuit appNtk/alu4_113_0.03503_2267_12.7.blif
time = 1438351440 us
--------------- round 114 ---------------
seed = 3597924724
maxLevel = 2
n878 is replaced by n224 with estimated error 0.03662
error = 0.03662
area = 2263
delay = 12.7
#gates = 909
output circuit appNtk/alu4_114_0.03662_2263_12.7.blif
time = 1446382022 us
--------------- round 115 ---------------
seed = 4112104666
maxLevel = 2
n934 is replaced by n890 with estimated error 0.03767
error = 0.03767
area = 2258
delay = 12.7
#gates = 907
output circuit appNtk/alu4_115_0.03767_2258_12.7.blif
time = 1454385042 us
--------------- round 116 ---------------
seed = 3582898179
maxLevel = 2
n923 is replaced by n1080 with inverter with estimated error 0.03865
error = 0.03865
area = 2246
delay = 12.7
#gates = 904
output circuit appNtk/alu4_116_0.03865_2246_12.7.blif
time = 1462336257 us
--------------- round 117 ---------------
seed = 127787457
maxLevel = 2
n302 is replaced by n79 with inverter with estimated error 0.04465
error = 0.04465
area = 2243
delay = 12.7
#gates = 903
output circuit appNtk/alu4_117_0.04465_2243_12.7.blif
time = 1470233529 us
--------------- round 118 ---------------
seed = 309668154
maxLevel = 2
n523 is replaced by n644 with inverter with estimated error 0.04356
error = 0.04356
area = 2196
delay = 12.7
#gates = 887
output circuit appNtk/alu4_118_0.04356_2196_12.7.blif
time = 1478103826 us
--------------- round 119 ---------------
seed = 631323399
maxLevel = 2
n524 is replaced by n1087 with estimated error 0.04511
error = 0.04511
area = 2168
delay = 12.7
#gates = 876
output circuit appNtk/alu4_119_0.04511_2168_12.7.blif
time = 1485678811 us
--------------- round 120 ---------------
seed = 1021613383
maxLevel = 2
n1087 is replaced by n1045 with estimated error 0.04451
error = 0.04451
area = 2162
delay = 12.7
#gates = 874
output circuit appNtk/alu4_120_0.04451_2162_12.7.blif
time = 1493051887 us
--------------- round 121 ---------------
seed = 4011673597
maxLevel = 2
n434 is replaced by n78 with estimated error 0.04494
error = 0.04494
area = 2159
delay = 12.7
#gates = 873
output circuit appNtk/alu4_121_0.04494_2159_12.7.blif
time = 1500382023 us
--------------- round 122 ---------------
seed = 801507595
maxLevel = 2
n1090 is replaced by one with estimated error 0.04476
error = 0.04476
area = 2136
delay = 12.7
#gates = 866
output circuit appNtk/alu4_122_0.04476_2136_12.7.blif
time = 1507706500 us
--------------- round 123 ---------------
seed = 3672872077
maxLevel = 2
n746 is replaced by n450 with estimated error 0.04574
error = 0.04574
area = 2131
delay = 12.7
#gates = 864
output circuit appNtk/alu4_123_0.04574_2131_12.7.blif
time = 1514903947 us
--------------- round 124 ---------------
seed = 1932910332
maxLevel = 2
n570 is replaced by n864 with inverter with estimated error 0.04582
error = 0.04582
area = 2123
delay = 12.7
#gates = 861
output circuit appNtk/alu4_124_0.04582_2123_12.7.blif
time = 1522061917 us
--------------- round 125 ---------------
seed = 3614066390
maxLevel = 2
n910 is replaced by n437 with estimated error 0.04511
error = 0.04511
area = 2119
delay = 12.7
#gates = 859
output circuit appNtk/alu4_125_0.04511_2119_12.7.blif
time = 1529181068 us
--------------- round 126 ---------------
seed = 3139943668
maxLevel = 2
n257 is replaced by n262 with inverter with estimated error 0.04548
error = 0.04548
area = 2108
delay = 12.7
#gates = 856
output circuit appNtk/alu4_126_0.04548_2108_12.7.blif
time = 1536280851 us
--------------- round 127 ---------------
seed = 74919920
maxLevel = 2
n436 is replaced by n249 with inverter with estimated error 0.04603
error = 0.04603
area = 2103
delay = 12.7
#gates = 855
output circuit appNtk/alu4_127_0.04603_2103_12.7.blif
time = 1543322406 us
--------------- round 128 ---------------
seed = 3247320178
maxLevel = 2
n958 is replaced by n312 with inverter with estimated error 0.04662
error = 0.04662
area = 2084
delay = 12.7
#gates = 850
output circuit appNtk/alu4_128_0.04662_2084_12.7.blif
time = 1550344920 us
--------------- round 129 ---------------
seed = 134750195
maxLevel = 2
n471 is replaced by n461 with estimated error 0.04755
error = 0.04755
area = 2042
delay = 12.7
#gates = 834
output circuit appNtk/alu4_129_0.04755_2042_12.7.blif
time = 1557274283 us
--------------- round 130 ---------------
seed = 1748132293
maxLevel = 2
n1080 is replaced by n905 with estimated error 0.04651
error = 0.04651
area = 2038
delay = 12.7
#gates = 833
output circuit appNtk/alu4_130_0.04651_2038_12.7.blif
time = 1563935517 us
--------------- round 131 ---------------
seed = 1528256643
maxLevel = 2
n846 is replaced by n88 with inverter with estimated error 0.04754
error = 0.04754
area = 2036
delay = 12.7
#gates = 833
output circuit appNtk/alu4_131_0.04754_2036_12.7.blif
time = 1570575778 us
--------------- round 132 ---------------
seed = 3366878073
maxLevel = 2
n874 is replaced by n1036 with estimated error 0.04758
error = 0.04758
area = 2027
delay = 12.7
#gates = 830
output circuit appNtk/alu4_132_0.04758_2027_12.7.blif
time = 1577215418 us
--------------- round 133 ---------------
seed = 1671314014
maxLevel = 2
n249 is replaced by n610 with estimated error 0.04743
error = 0.04743
area = 2025
delay = 12.7
#gates = 829
output circuit appNtk/alu4_133_0.04743_2025_12.7.blif
time = 1583830513 us
--------------- round 134 ---------------
seed = 2721102515
maxLevel = 2
n244 is replaced by n634 with estimated error 0.04611
error = 0.04611
area = 2017
delay = 12.7
#gates = 826
output circuit appNtk/alu4_134_0.04611_2017_12.7.blif
time = 1590459619 us
--------------- round 135 ---------------
seed = 3850771946
maxLevel = 2
n1085 is replaced by n1098 with estimated error 0.04739
error = 0.04739
area = 2013
delay = 12.7
#gates = 825
output circuit appNtk/alu4_135_0.04739_2013_12.7.blif
time = 1597031528 us
--------------- round 136 ---------------
seed = 3359498351
maxLevel = 2
n1045 is replaced by n834 with estimated error 0.046
error = 0.046
area = 2005
delay = 12.7
#gates = 822
output circuit appNtk/alu4_136_0.046_2005_12.7.blif
time = 1603592285 us
--------------- round 137 ---------------
seed = 1257683917
maxLevel = 2
n450 is replaced by n847 with estimated error 0.04705
error = 0.04705
area = 2001
delay = 12.7
#gates = 820
output circuit appNtk/alu4_137_0.04705_2001_12.7.blif
time = 1610106259 us
--------------- round 138 ---------------
seed = 161526040
maxLevel = 2
n1059 is replaced by n715 with estimated error 0.04846
error = 0.04846
area = 1993
delay = 12.7
#gates = 816
output circuit appNtk/alu4_138_0.04846_1993_12.7.blif
time = 1616578735 us
--------------- round 139 ---------------
seed = 354745533
maxLevel = 2
n749 is replaced by n819 with estimated error 0.04762
error = 0.04762
area = 1990
delay = 12.7
#gates = 815
output circuit appNtk/alu4_139_0.04762_1990_12.7.blif
time = 1623009042 us
--------------- round 140 ---------------
seed = 930103453
maxLevel = 2
n864 is replaced by n554 with estimated error 0.04775
error = 0.04775
area = 1983
delay = 12.7
#gates = 812
output circuit appNtk/alu4_140_0.04775_1983_12.7.blif
time = 1629408378 us
--------------- round 141 ---------------
seed = 995224510
maxLevel = 2
n753 is replaced by n734 with estimated error 0.04666
error = 0.04666
area = 1978
delay = 12.7
#gates = 810
output circuit appNtk/alu4_141_0.04666_1978_12.7.blif
time = 1635758774 us
--------------- round 142 ---------------
seed = 4205116838
maxLevel = 2
n1010 is replaced by n353 with estimated error 0.04655
error = 0.04655
area = 1965
delay = 12.7
#gates = 805
output circuit appNtk/alu4_142_0.04655_1965_12.7.blif
time = 1642083787 us
--------------- round 143 ---------------
seed = 3118130714
maxLevel = 2
n1036 is replaced by n834 with estimated error 0.04656
error = 0.04656
area = 1963
delay = 12.7
#gates = 804
output circuit appNtk/alu4_143_0.04656_1963_12.7.blif
time = 1648317743 us
--------------- round 144 ---------------
seed = 4055541949
maxLevel = 2
n640 is replaced by n623 with inverter with estimated error 0.04792
error = 0.04792
area = 1958
delay = 12.7
#gates = 803
output circuit appNtk/alu4_144_0.04792_1958_12.7.blif
time = 1654539783 us
--------------- round 145 ---------------
seed = 384323714
maxLevel = 2
n586 is replaced by n322 with inverter with estimated error 0.04864
error = 0.04864
area = 1954
delay = 12.7
#gates = 802
output circuit appNtk/alu4_145_0.04864_1954_12.7.blif
time = 1660739343 us
--------------- round 146 ---------------
seed = 1177295485
maxLevel = 2
n831 is replaced by n595 with estimated error 0.0478
error = 0.0478
area = 1951
delay = 12.7
#gates = 801
output circuit appNtk/alu4_146_0.0478_1951_12.7.blif
time = 1666928304 us
--------------- round 147 ---------------
seed = 383465075
maxLevel = 2
n624 is replaced by n1114 with estimated error 0.04815
error = 0.04815
area = 1949
delay = 12.7
#gates = 800
output circuit appNtk/alu4_147_0.04815_1949_12.7.blif
time = 1673103841 us
--------------- round 148 ---------------
seed = 2095590741
maxLevel = 2
n1060 is replaced by n232 with estimated error 0.04846
error = 0.04846
area = 1947
delay = 12.7
#gates = 799
output circuit appNtk/alu4_148_0.04846_1947_12.7.blif
time = 1679267353 us
--------------- round 149 ---------------
seed = 45767169
maxLevel = 2
n938 is replaced by n888 with estimated error 0.04793
error = 0.04793
area = 1945
delay = 12.7
#gates = 798
output circuit appNtk/alu4_149_0.04793_1945_12.7.blif
time = 1685431657 us
--------------- round 150 ---------------
seed = 3588259853
maxLevel = 2
n833 is replaced by zero with estimated error 0.04866
error = 0.04866
area = 1943
delay = 12.7
#gates = 797
output circuit appNtk/alu4_150_0.04866_1943_12.7.blif
time = 1691569559 us
--------------- round 151 ---------------
seed = 140252982
maxLevel = 2
n1112 is replaced by n418 with estimated error 0.04927
error = 0.04927
area = 1940
delay = 12.7
#gates = 796
output circuit appNtk/alu4_151_0.04927_1940_12.7.blif
time = 1697683017 us
--------------- round 152 ---------------
seed = 3593980428
maxLevel = 2
n531 is replaced by n1114 with estimated error 0.04998
error = 0.04998
area = 1935
delay = 12.7
#gates = 794
output circuit appNtk/alu4_152_0.04998_1935_12.7.blif
time = 1703784417 us
--------------- round 153 ---------------
seed = 302115846
maxLevel = 2
n306 is replaced by n1014 with estimated error 0.04931
error = 0.04931
area = 1933
delay = 12.7
#gates = 793
output circuit appNtk/alu4_153_0.04931_1933_12.7.blif
time = 1709851511 us
--------------- round 154 ---------------
seed = 2811276826
maxLevel = 2
n437 is replaced by n750 with estimated error 0.04935
error = 0.04935
area = 1931
delay = 12.7
#gates = 792
output circuit appNtk/alu4_154_0.04935_1931_12.7.blif
time = 1715900386 us
--------------- round 155 ---------------
seed = 3186532966
maxLevel = 2
n613 is replaced by n160 with estimated error 0.04818
error = 0.04818
area = 1929
delay = 12.7
#gates = 791
output circuit appNtk/alu4_155_0.04818_1929_12.7.blif
time = 1721945126 us
--------------- round 156 ---------------
seed = 1474404802
maxLevel = 2
n441 is replaced by n321 with estimated error 0.04915
error = 0.04915
area = 1926
delay = 12.7
#gates = 790
output circuit appNtk/alu4_156_0.04915_1926_12.7.blif
time = 1727975199 us
--------------- round 157 ---------------
seed = 982806036
maxLevel = 2
n916 is replaced by n97 with estimated error 0.04933
error = 0.04933
area = 1924
delay = 12.7
#gates = 789
output circuit appNtk/alu4_157_0.04933_1924_12.7.blif
time = 1733992065 us
--------------- round 158 ---------------
seed = 1594365842
maxLevel = 2
n452 is replaced by n697 with estimated error 0.04933
error = 0.04933
area = 1921
delay = 12.7
#gates = 788
output circuit appNtk/alu4_158_0.04933_1921_12.7.blif
time = 1739992646 us
--------------- round 159 ---------------
seed = 2932285950
maxLevel = 2
n213 is replaced by n139 with estimated error 0.04965
error = 0.04965
area = 1892
delay = 12.7
#gates = 776
output circuit appNtk/alu4_159_0.04965_1892_12.7.blif
time = 1745974424 us
--------------- round 160 ---------------
seed = 726959013
maxLevel = 2
n280 is replaced by n274 with inverter with estimated error 0.04783
error = 0.04783
area = 1872
delay = 12.7
#gates = 770
output circuit appNtk/alu4_160_0.04783_1872_12.7.blif
time = 1751759479 us
--------------- round 161 ---------------
seed = 423431690
maxLevel = 2
n185 is replaced by n171 with estimated error 0.04834
error = 0.04834
area = 1860
delay = 12.7
#gates = 765
output circuit appNtk/alu4_161_0.04834_1860_12.7.blif
time = 1757423216 us
--------------- round 162 ---------------
seed = 949583680
maxLevel = 2
n234 is replaced by n271 with inverter with estimated error 0.04649
error = 0.04649
area = 1849
delay = 12.7
#gates = 762
output circuit appNtk/alu4_162_0.04649_1849_12.7.blif
time = 1763019770 us
--------------- round 163 ---------------
seed = 516312222
maxLevel = 2
n178 is replaced by n274 with estimated error 0.04874
error = 0.04874
area = 1845
delay = 12.7
#gates = 760
output circuit appNtk/alu4_163_0.04874_1845_12.7.blif
time = 1768567717 us
--------------- round 164 ---------------
seed = 4189777774
maxLevel = 2
n1116 is replaced by zero with estimated error 0.04671
error = 0.04671
area = 1843
delay = 12.7
#gates = 759
output circuit appNtk/alu4_164_0.04671_1843_12.7.blif
time = 1774086231 us
--------------- round 165 ---------------
seed = 1205371697
maxLevel = 2
n274 is replaced by n277 with estimated error 0.0473
error = 0.0473
area = 1836
delay = 12.7
#gates = 756
output circuit appNtk/alu4_165_0.0473_1836_12.7.blif
time = 1779602261 us
--------------- round 166 ---------------
seed = 345699536
maxLevel = 2
n1153 is replaced by n264 with estimated error 0.04741
error = 0.04741
area = 1835
delay = 12.7
#gates = 755
output circuit appNtk/alu4_166_0.04741_1835_12.7.blif
time = 1785076979 us
--------------- round 167 ---------------
seed = 1388843068
maxLevel = 2
n1142 is replaced by n890 with estimated error 0.04799
error = 0.04799
area = 1834
delay = 12.7
#gates = 754
output circuit appNtk/alu4_167_0.04799_1834_12.7.blif
time = 1790527712 us
--------------- round 168 ---------------
seed = 3934433828
maxLevel = 2
n177 is replaced by n181 with estimated error 0.04805
error = 0.04805
area = 1831
delay = 12.7
#gates = 753
output circuit appNtk/alu4_168_0.04805_1831_12.7.blif
time = 1795963314 us
--------------- round 169 ---------------
seed = 816855245
maxLevel = 2
n157 is replaced by n264 with estimated error 0.04844
error = 0.04844
area = 1820
delay = 12.7
#gates = 749
output circuit appNtk/alu4_169_0.04844_1820_12.7.blif
time = 1801380310 us
--------------- round 170 ---------------
seed = 3190729789
maxLevel = 2
n241 is replaced by n267 with estimated error 0.04728
error = 0.04728
area = 1817
delay = 12.7
#gates = 748
output circuit appNtk/alu4_170_0.04728_1817_12.7.blif
time = 1806738490 us
--------------- round 171 ---------------
seed = 2783884802
maxLevel = 2
n654 is replaced by n271 with estimated error 0.04748
error = 0.04748
area = 1808
delay = 12.7
#gates = 745
output circuit appNtk/alu4_171_0.04748_1808_12.7.blif
time = 1812070948 us
--------------- round 172 ---------------
seed = 2370702906
maxLevel = 2
n918 is replaced by n1039 with inverter with estimated error 0.0487
error = 0.0487
area = 1799
delay = 12.7
#gates = 741
output circuit appNtk/alu4_172_0.0487_1799_12.7.blif
time = 1817361377 us
--------------- round 173 ---------------
seed = 2042984536
maxLevel = 2
n832 is replaced by n553 with estimated error 0.04829
error = 0.04829
area = 1798
delay = 12.7
#gates = 740
output circuit appNtk/alu4_173_0.04829_1798_12.7.blif
time = 1822608927 us
--------------- round 174 ---------------
seed = 3384816947
maxLevel = 2
n907 is replaced by zero with estimated error 0.04844
error = 0.04844
area = 1789
delay = 12.7
#gates = 736
output circuit appNtk/alu4_174_0.04844_1789_12.7.blif
time = 1827828856 us
--------------- round 175 ---------------
seed = 3460092350
maxLevel = 2
n836 is replaced by n106 with estimated error 0.04866
error = 0.04866
area = 1787
delay = 12.7
#gates = 735
output circuit appNtk/alu4_175_0.04866_1787_12.7.blif
time = 1832990708 us
--------------- round 176 ---------------
seed = 716647355
maxLevel = 2
n906 is replaced by one with estimated error 0.04826
error = 0.04826
area = 1783
delay = 12.7
#gates = 734
output circuit appNtk/alu4_176_0.04826_1783_12.7.blif
time = 1838136920 us
--------------- round 177 ---------------
seed = 3263827471
maxLevel = 2
n961 is replaced by one with estimated error 0.0491
error = 0.0491
area = 1777
delay = 12.7
#gates = 732
output circuit appNtk/alu4_177_0.0491_1777_12.7.blif
time = 1843259949 us
--------------- round 178 ---------------
seed = 2301979749
maxLevel = 2
n223 is replaced by n393 with estimated error 0.04993
error = 0.04993
area = 1774
delay = 12.7
#gates = 731
output circuit appNtk/alu4_178_0.04993_1774_12.7.blif
time = 1848350622 us
--------------- round 179 ---------------
seed = 2458004803
maxLevel = 2
n349 is replaced by one with estimated error 0.04804
error = 0.04998
area = 1770
delay = 12.7
#gates = 730
output circuit appNtk/alu4_179_0.04998_1770_12.7.blif
time = 1853437832 us
--------------- round 180 ---------------
seed = 3759428604
maxLevel = 2
n220 is replaced by n279 with estimated error 0.04977
error = 0.04977
area = 1767
delay = 12.7
#gates = 729
output circuit appNtk/alu4_180_0.04977_1767_12.7.blif
time = 1858478756 us
--------------- round 181 ---------------
seed = 2578391530
maxLevel = 2
n837 is replaced by n417 with estimated error 0.04966
error = 0.04966
area = 1766
delay = 12.7
#gates = 728
output circuit appNtk/alu4_181_0.04966_1766_12.7.blif
time = 1863516828 us
--------------- round 182 ---------------
seed = 3549750761
maxLevel = 2
n866 is replaced by zero with estimated error 0.04918
error = 0.04918
area = 1764
delay = 12.7
#gates = 727
output circuit appNtk/alu4_182_0.04918_1764_12.7.blif
time = 1868536530 us
--------------- round 183 ---------------
seed = 3341154173
maxLevel = 2
n1121 is replaced by zero with estimated error 0.04896
error = 0.04896
area = 1743
delay = 12.7
#gates = 720
output circuit appNtk/alu4_183_0.04896_1743_12.7.blif
time = 1873551747 us
--------------- round 184 ---------------
seed = 3511479597
maxLevel = 2
n1021 is replaced by n29 with estimated error 0.04963
error = 0.04963
area = 1740
delay = 12.7
#gates = 719
output circuit appNtk/alu4_184_0.04963_1740_12.7.blif
time = 1878473122 us
--------------- round 185 ---------------
seed = 3117372285
maxLevel = 2
n612 is replaced by zero with estimated error 0.04998
error = 0.04998
area = 1734
delay = 12.7
#gates = 717
output circuit appNtk/alu4_185_0.04998_1734_12.7.blif
time = 1883381165 us
--------------- round 186 ---------------
seed = 48710327
maxLevel = 2
n844 is replaced by zero with estimated error 0.04986
error = 0.04986
area = 1728
delay = 12.7
#gates = 715
output circuit appNtk/alu4_186_0.04986_1728_12.7.blif
time = 1888252667 us
--------------- round 187 ---------------
seed = 1931296893
maxLevel = 2
n757 is replaced by n634 with estimated error 0.04856
error = 0.04856
area = 1725
delay = 12.7
#gates = 713
output circuit appNtk/alu4_187_0.04856_1725_12.7.blif
time = 1893098839 us
--------------- round 188 ---------------
seed = 356263736
maxLevel = 2
exceed error bound
