# System Verilog Testbech Examples #
------------------------------------------------------------------------------------------------------------------
# **1) Half Adder SV Testbench:**
- Code Link :-> https://edaplayground.com/x/BQ23
  # Questasim Result:
  <img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/1356296f-b3b6-4bfa-a634-71f4af16fef6" />
  <img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/f26084f8-3a91-4848-855c-f66d13f0ba58" />
  <img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/2479df0f-7634-4617-bf50-abd7a1652cd3" />
------------------------------------------------------------------------------------------------------------------
2) Full Adder SV Testbench   -> https://edaplayground.com/x/EjbC
3) Adeer 4-bit SV Testbench  -> https://edaplayground.com/x/PZu6
4) D Flip Flop SV Testebench -> https://edaplayground.com/x/rLeP
