# do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:33 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 22:34:33 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:33 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 22:34:33 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:33 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 22:34:33 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:33 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 22:34:33 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:33 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 22:34:34 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:34 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 22:34:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 22:34:36 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 22:34:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 22:34:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 22:34:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim pipeline_processor 
# Start time: 22:34:37 on Dec 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 22:48:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 22:48:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 22:48:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 22:48:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 22:48:03 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:03 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 22:48:03 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:03 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 22:48:03 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:03 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 22:48:03 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:03 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 22:48:03 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:03 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 22:48:03 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:03 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 22:48:03 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:04 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 22:48:04 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:04 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 22:48:04 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:04 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 22:48:04 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:48:05 on Dec 22,2024, Elapsed time: 0:13:28
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 22:48:05 on Dec 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
add wave -position 0  sim:/pipeline_processor/execute_stage_inst/flags_reg/zero_flag
add wave -position 1  sim:/pipeline_processor/execute_stage_inst/flags_reg/negative_flag
add wave -position 2  sim:/pipeline_processor/execute_stage_inst/flags_reg/carry_flag
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:59 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 22:59:59 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:59 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 22:59:59 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 23:00:00 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 23:00:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 23:00:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 23:00:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 23:00:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 23:00:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 23:00:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 23:00:01 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:01 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 23:00:02 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 23:00:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 23:00:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:02 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 23:00:02 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:00:03 on Dec 22,2024, Elapsed time: 0:11:58
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 23:00:03 on Dec 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:35 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 23:10:35 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:36 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 23:10:36 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 23:10:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 23:10:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 23:10:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 23:10:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 23:10:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 23:10:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:10:39 on Dec 22,2024, Elapsed time: 0:10:36
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 23:10:39 on Dec 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:13 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 23:17:13 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:13 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 23:17:13 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:13 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 23:17:13 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:13 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 23:17:13 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:13 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 23:17:13 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:13 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 23:17:13 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:13 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 23:17:14 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:14 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:15 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:15 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:15 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:15 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:15 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:15 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:15 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 23:17:15 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:17:18 on Dec 22,2024, Elapsed time: 0:06:39
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 23:17:18 on Dec 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 23:20:37 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:37 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 23:20:38 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:38 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 23:20:39 on Dec 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:39 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 23:20:39 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:39 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 23:20:39 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:39 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 23:20:39 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:39 on Dec 22,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 23:20:39 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:20:41 on Dec 22,2024, Elapsed time: 0:03:23
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 23:20:41 on Dec 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 00:37:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 00:37:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 00:37:08 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 00:37:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 00:37:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 00:37:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 00:37:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 00:37:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 00:37:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 00:37:09 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 00:37:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 00:37:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 00:37:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 00:37:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:37:11 on Dec 23,2024, Elapsed time: 1:16:30
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 00:37:12 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
add wave -position 1  sim:/pipeline_processor/instruction_stage_inst/WB_PC
add wave -position 2  sim:/pipeline_processor/instruction_stage_inst/WB_Date
add wave -position 3  sim:/pipeline_processor/instruction_stage_inst/Src2
add wave -position 4  sim:/pipeline_processor/instruction_stage_inst/RTI_Signal
add wave -position 5  sim:/pipeline_processor/instruction_stage_inst/RET_Signal
add wave -position 6  sim:/pipeline_processor/instruction_stage_inst/reset
add wave -position 7  sim:/pipeline_processor/instruction_stage_inst/PC_plus_one
add wave -position 8  sim:/pipeline_processor/instruction_stage_inst/PC_enable
add wave -position 9  sim:/pipeline_processor/instruction_stage_inst/next_PC_internal
add wave -position 10  sim:/pipeline_processor/instruction_stage_inst/next_PC
add wave -position 11  sim:/pipeline_processor/instruction_stage_inst/mux6_out
add wave -position 12  sim:/pipeline_processor/instruction_stage_inst/mux5_out
add wave -position 13  sim:/pipeline_processor/instruction_stage_inst/mux4_out
add wave -position 14  sim:/pipeline_processor/instruction_stage_inst/mux3_out
add wave -position 15  sim:/pipeline_processor/instruction_stage_inst/mux2_out
add wave -position 16  sim:/pipeline_processor/instruction_stage_inst/mux1_out
add wave -position 17  sim:/pipeline_processor/instruction_stage_inst/instruction
add wave -position 18  sim:/pipeline_processor/instruction_stage_inst/IM_7
add wave -position 19  sim:/pipeline_processor/instruction_stage_inst/IM_6
add wave -position 20  sim:/pipeline_processor/instruction_stage_inst/IM_5
add wave -position 21  sim:/pipeline_processor/instruction_stage_inst/IM_4
add wave -position 22  sim:/pipeline_processor/instruction_stage_inst/IM_3
add wave -position 23  sim:/pipeline_processor/instruction_stage_inst/IM_2
add wave -position 24  sim:/pipeline_processor/instruction_stage_inst/IM_1
add wave -position 25  sim:/pipeline_processor/instruction_stage_inst/IM_0
add wave -position 26  sim:/pipeline_processor/instruction_stage_inst/if_id_reset
add wave -position 27  sim:/pipeline_processor/instruction_stage_inst/from_ports
add wave -position 28  sim:/pipeline_processor/instruction_stage_inst/fetched_instruction
add wave -position 29  sim:/pipeline_processor/instruction_stage_inst/Exception_Handling
add wave -position 30  sim:/pipeline_processor/instruction_stage_inst/current_PC
add wave -position 31  sim:/pipeline_processor/instruction_stage_inst/clk
add wave -position 32  sim:/pipeline_processor/instruction_stage_inst/Call_Signal
add wave -position 33  sim:/pipeline_processor/instruction_stage_inst/Branch_PC
add wave -position 34  sim:/pipeline_processor/instruction_stage_inst/Branch_Decision
add wave -position 35  sim:/pipeline_processor/instruction_stage_inst/alu_src_15
add wave -position 36  sim:/pipeline_processor/instruction_stage_inst/alu_src_14
add wave -position 37  sim:/pipeline_processor/instruction_stage_inst/alu_src
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:10:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:10:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:10:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:10:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:10:07 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:10:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:10:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:10:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:10:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:10:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:10:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:10:08 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:10:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:10:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:10:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:10:10 on Dec 23,2024, Elapsed time: 0:32:58
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 01:10:11 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:25:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:25:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:25:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:25:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:25:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:25:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:25:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:25:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:25:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:25:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:25:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:25:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:25:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:25:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:25:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:25:45 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:25:47 on Dec 23,2024, Elapsed time: 0:15:36
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 01:25:47 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2400 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:28:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:28:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:28:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:28:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:28:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:28:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:28:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:28:40 on Dec 23,2024, Elapsed time: 0:02:53
# Errors: 0, Warnings: 18
# vsim pipeline_processor 
# Start time: 01:28:40 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:09 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:34:09 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:34:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:34:11 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:34:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:34:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:34:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:34:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:34:14 on Dec 23,2024, Elapsed time: 0:05:34
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 01:34:14 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:50:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:50:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:50:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:50:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:50:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:50:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:50:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:50:43 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:50:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:50:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:50:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:50:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:50:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:50:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:50:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:50:47 on Dec 23,2024, Elapsed time: 0:16:33
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 01:50:47 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:52:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:52:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:52:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:52:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:52:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:52:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:52:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:52:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:52:19 on Dec 23,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 01:52:19 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:54:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:54:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:54:27 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:54:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:54:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:54:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:54:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:54:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:54:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:54:29 on Dec 23,2024, Elapsed time: 0:02:10
# Errors: 0, Warnings: 7
# vsim pipeline_processor 
# Start time: 01:54:29 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 01:58:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 01:58:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 01:58:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 01:58:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 01:58:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:58:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 01:58:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:58:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 01:58:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:58:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 01:58:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 01:58:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 01:58:23 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:23 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 01:58:23 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:23 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 01:58:23 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:58:25 on Dec 23,2024, Elapsed time: 0:03:56
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 01:58:25 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:00:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:00:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:00:13 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:00:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:00:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:00:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:00:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:00:15 on Dec 23,2024, Elapsed time: 0:01:50
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:00:15 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:02:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:02:53 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:02:54 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:02:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:02:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:02:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:02:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:02:57 on Dec 23,2024, Elapsed time: 0:02:42
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:02:57 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:04:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:04:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:04:34 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:04:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:04:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:04:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:04:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:04:37 on Dec 23,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:04:37 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:07:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:07:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:07:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:07:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:07:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:07:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:07:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:07:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:07:37 on Dec 23,2024, Elapsed time: 0:03:00
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:07:37 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:12:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:12:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:12:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:12:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:12:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:12:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:12:30 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:30 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:12:30 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:30 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:12:30 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:30 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:12:30 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:30 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:12:30 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:30 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:12:30 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:30 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:12:31 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:31 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:12:31 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:12:33 on Dec 23,2024, Elapsed time: 0:04:56
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:12:33 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:17:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:17:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:17:51 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:17:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:17:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:17:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:17:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:17:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:17:52 on Dec 23,2024, Elapsed time: 0:05:19
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:17:52 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:19:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:19:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:20:00 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:20:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:20:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:20:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:20:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:20:03 on Dec 23,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:20:03 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:21:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:21:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:21:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:21:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:21:13 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:13 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:21:14 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:14 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:15 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:21:15 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:21:17 on Dec 23,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:21:17 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:31:04 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:04 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:31:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:31:06 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:31:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:31:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:31:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:31:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:31:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:31:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:31:07 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:31:08 on Dec 23,2024, Elapsed time: 0:09:51
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:31:08 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:31:32 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:32 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:31:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:33 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:34 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:31:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:31:36 on Dec 23,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 11
# vsim pipeline_processor 
# Start time: 02:31:36 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:34:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:34:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:34:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:34:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:34:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:34:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:34:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:34:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:34:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:35:01 on Dec 23,2024, Elapsed time: 0:03:25
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:35:01 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:42:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# ** Error: ./Decode/decode_stage.vhd(189): (vcom-1484) Unknown formal identifier "call_signal_in".
# ** Error: ./Decode/decode_stage.vhd(239): VHDL Compiler exiting
# End time: 02:42:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 9
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 ./Decode/decode_stage.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 02:43:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 02:43:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 02:43:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 02:43:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 02:43:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 02:43:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 02:43:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 02:43:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:43:50 on Dec 23,2024, Elapsed time: 0:08:49
# Errors: 5, Warnings: 17
# vsim pipeline_processor 
# Start time: 02:43:51 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 03:06:10 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:10 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:06:11 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:11 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 03:06:12 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:06:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 03:06:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 03:06:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 03:06:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 03:06:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 03:06:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:06:16 on Dec 23,2024, Elapsed time: 0:22:25
# Errors: 0, Warnings: 17
# vsim pipeline_processor 
# Start time: 03:06:16 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 03:09:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 03:09:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 03:09:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 03:09:58 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:58 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 03:09:59 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 03:09:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 03:09:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 03:09:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 03:09:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 03:09:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# ** Error: ./Execute/execute_stage.vhd(199): Illegal target for signal assignment.
# ** Error: ./Execute/execute_stage.vhd(199): (vcom-1136) Unknown identifier "forward_rsrc2".
# ** Error: ./Execute/execute_stage.vhd(232): VHDL Compiler exiting
# End time: 03:09:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 20
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 ./Execute/execute_stage.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 03:10:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 03:10:50 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:50 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:10:51 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:51 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 03:10:52 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 03:10:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 03:10:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 03:10:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:52 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 03:10:52 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:10:58 on Dec 23,2024, Elapsed time: 0:04:42
# Errors: 6, Warnings: 11
# vsim pipeline_processor 
# Start time: 03:10:58 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
run
run
run
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
run
run
run
run
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
run
run
run
run
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 03:42:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 03:42:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 03:42:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 03:42:17 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:17 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 03:42:18 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:18 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 03:42:19 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:19 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 03:42:19 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:19 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 03:42:19 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:42:21 on Dec 23,2024, Elapsed time: 0:31:23
# Errors: 22, Warnings: 19
# vsim pipeline_processor 
# Start time: 03:42:21 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 03:53:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 03:53:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 03:53:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 03:53:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 03:53:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 03:53:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 03:53:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:53:48 on Dec 23,2024, Elapsed time: 0:11:27
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 03:53:48 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:18:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# ** Error: ./Execute/execute_stage.vhd(172): (vcom-1484) Unknown formal identifier "push_signal_in".
# ** Error: ./Execute/execute_stage.vhd(192): (vcom-1484) Unknown formal identifier "push_signal_out".
# ** Error: ./Execute/execute_stage.vhd(199): VHDL Compiler exiting
# End time: 04:18:03 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 20
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 ./Execute/execute_stage.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:18:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:18:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:18:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:18:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:59 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:18:59 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:00 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# ** Error: ./Execute/EX_MEM_reg.vhd(42): Illegal target for signal assignment.
# ** Error: ./Execute/EX_MEM_reg.vhd(42): (vcom-1136) Unknown identifier "push_signal_out".
# ** Error: ./Execute/EX_MEM_reg.vhd(83): VHDL Compiler exiting
# End time: 04:19:00 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 22
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 ./Execute/EX_MEM_reg.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:19:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:19:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:19:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:19:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:19:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:19:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:19:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:19:28 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:19:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:19:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:28 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# ** Error: ./memoryWriteBack/memory.vhd(69): near "if": syntax error
# End time: 04:19:28 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 37
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 ./memoryWriteBack/memory.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:19:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:19:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:19:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:19:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:19:44 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:44 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:19:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:19:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:19:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:19:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 04:19:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 04:19:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 04:19:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 04:19:46 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:46 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 04:19:47 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 04:19:54 on Dec 23,2024, Elapsed time: 0:26:06
# Errors: 16, Warnings: 10
# vsim pipeline_processor 
# Start time: 04:19:54 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# ** Fatal: (vsim-3817) Port "push_signal_in" of entity "execute_stage" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/execute_stage_inst File: ./Execute/execute_stage.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./doFile.do PAUSED at line 48
run
# No Design Loaded!
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:21:01 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:01 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:21:02 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:02 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 04:21:03 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:03 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 04:21:03 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:03 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 04:21:03 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:03 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 04:21:03 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:03 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# ** Error: ./pipleLine.vhd(358): (vcom-1484) Unknown formal identifier "push_signal".
# ** Error: ./pipleLine.vhd(362): VHDL Compiler exiting
# End time: 04:21:03 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 45
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 ./pipleLine.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:21:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:21:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 04:21:22 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 04:21:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 04:21:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 04:21:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:22 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 04:21:22 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim pipeline_processor 
# Start time: 04:19:54 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
run
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:24:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:24:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:24:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:24:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 04:24:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 04:24:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 04:24:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 04:24:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 04:24:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:24:50 on Dec 23,2024, Elapsed time: 0:04:56
# Errors: 1, Warnings: 20
# vsim pipeline_processor 
# Start time: 04:24:50 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1600 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
run
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1800 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:47 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:29:47 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:29:48 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:48 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 04:29:49 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 04:29:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 04:29:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 04:29:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:49 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 04:29:49 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:29:57 on Dec 23,2024, Elapsed time: 0:05:07
# Errors: 0, Warnings: 20
# vsim pipeline_processor 
# Start time: 04:29:57 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:39:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:39:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:39:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:39:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:39:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:39:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:05 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:39:05 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:39:06 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:06 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:39:07 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:39:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:39:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 04:39:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 04:39:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 04:39:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:07 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 04:39:07 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:08 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 04:39:08 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:39:14 on Dec 23,2024, Elapsed time: 0:09:17
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 04:39:15 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /pipeline_processor/stack_pointer_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 04:54:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 04:54:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 04:54:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 04:54:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 04:54:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 04:54:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 04:54:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 04:54:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 04:54:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 04:54:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 04:54:42 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:42 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 04:54:43 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:43 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 04:54:43 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:54:47 on Dec 23,2024, Elapsed time: 0:15:32
# Errors: 0, Warnings: 16
# vsim pipeline_processor 
# Start time: 04:54:47 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:53 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 05:04:54 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:54 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 05:04:55 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:55 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 05:04:56 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 05:04:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 05:04:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:04:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 05:04:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 05:05:02 on Dec 23,2024, Elapsed time: 0:10:15
# Errors: 0, Warnings: 12
# vsim pipeline_processor 
# Start time: 05:05:02 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 05:23:39 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:39 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:40 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 05:23:40 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 05:23:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 05:23:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 05:23:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 05:23:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:23:41 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 05:23:41 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 05:23:48 on Dec 23,2024, Elapsed time: 0:18:46
# Errors: 0, Warnings: 12
# vsim pipeline_processor 
# Start time: 05:23:48 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:24 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 06:48:24 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:24 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:25 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 06:48:25 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 06:48:26 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:26 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 06:48:27 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 06:48:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 06:48:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 06:48:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:48:27 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 06:48:27 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:48:32 on Dec 23,2024, Elapsed time: 1:24:44
# Errors: 0, Warnings: 12
# vsim pipeline_processor 
# Start time: 06:48:32 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Decode/register_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file_tb
# -- Compiling architecture behavior of register_file_tb
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit
# -- Compiling architecture ALU_arch of ALU_unit
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/ALU_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_unit_tb
# -- Compiling architecture testbench of ALU_unit_tb
# -- Loading entity ALU_unit
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/exception_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exception_unit
# -- Compiling architecture exception_arch of exception_unit
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_register
# -- Compiling architecture register_arch of execute_register
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage
# -- Compiling architecture execute_arch of execute_stage
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/execute_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_stage_tb
# -- Compiling architecture behavior of execute_stage_tb
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/EX_MEM_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EX_MEM_reg
# -- Compiling architecture EX_MEM_reg_arch of EX_MEM_reg
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags_register
# -- Compiling architecture Behavioral of flags_register
# End time: 07:00:35 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:35 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/flags_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flags_register_tb
# -- Compiling architecture Behavioral of flags_register_tb
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Execute/forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forward_unit
# -- Compiling architecture forward_arch of forward_unit
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_DFF
# -- Compiling architecture a_my_DFF of my_DFF
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/IF_ID_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IF_ID_reg
# -- Compiling architecture IF_ID_reg_architecture of IF_ID_reg
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture behavior of PC_Register
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./Fetch/TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 07:00:36 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:36 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 07:00:37 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB
# -- Compiling architecture Behavioral of WB
# End time: 07:00:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./memoryWriteBack/writeBack_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WB_tb
# -- Compiling architecture Behavioral of WB_tb
# End time: 07:00:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./StackPointer/stack_pointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity stack_pointer
# -- Compiling architecture Behavioral of stack_pointer
# End time: 07:00:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:00:37 on Dec 23,2024
# vcom -reportprogress 300 -2002 ./pipleLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline_processor
# -- Compiling architecture Behavioral of pipeline_processor
# End time: 07:00:37 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:00:41 on Dec 23,2024, Elapsed time: 0:12:09
# Errors: 0, Warnings: 12
# vsim pipeline_processor 
# Start time: 07:00:41 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_processor(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# Loading work.if_id_reg(if_id_reg_architecture)
# Loading work.stack_pointer(behavioral)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
# Loading work.execute_stage(execute_arch)
# Loading work.forward_unit(forward_arch)
# Loading work.alu_unit(alu_arch)
# Loading work.flags_register(behavioral)
# Loading work.exception_unit(exception_arch)
# Loading work.execute_register(register_arch)
# Loading work.ex_mem_reg(ex_mem_reg_arch)
# Loading work.memory(behavioral)
# Loading work.wb(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_processor/decode_stage_inst/register_file_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 2  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 3  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1700 ps  Iteration: 4  Instance: /pipeline_processor/execute_stage_inst/ALU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
