#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 17 13:36:41 2019
# Process ID: 11020
# Current directory: D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1
# Command line: vivado.exe -log DD_TEST_OV_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DD_TEST_OV_wrapper.tcl
# Log file: D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/DD_TEST_OV_wrapper.vds
# Journal file: D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DD_TEST_OV_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DD_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'LD_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'LD_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DD_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/DELAY8'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 300.551 ; gain = 0.000
Command: synth_design -top DD_TEST_OV_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 759.496 ; gain = 179.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_wrapper' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/hdl/DD_TEST_OV_wrapper.vhd:48]
INFO: [Synth 8-3491] module 'DD_TEST_OV' declared at 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:2680' bound to instance 'DD_TEST_OV_i' of component 'DD_TEST_OV' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/hdl/DD_TEST_OV_wrapper.vhd:83]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:2718]
INFO: [Synth 8-3491] module 'DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/synth/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2.vhd:56' bound to instance 'DD_AXI_PERIPH_wrapper_0' of component 'DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3311]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/synth/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2.vhd:231]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_wrapper' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_wrapper.vhd:14' bound to instance 'U0' of component 'DD_AXI_PERIPH_wrapper' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/synth/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2.vhd:592]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_wrapper' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_wrapper.vhd:189]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:14' bound to instance 'DD_AXI_PERIPH_i' of component 'DD_AXI_PERIPH' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_wrapper.vhd:365]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:193]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_axi_gpio_0_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/synth/DD_AXI_PERIPH_axi_gpio_0_0.vhd:59' bound to instance 'DD_DATA' of component 'DD_AXI_PERIPH_axi_gpio_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_axi_gpio_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/synth/DD_AXI_PERIPH_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/synth/DD_AXI_PERIPH_axi_gpio_0_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (5#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:920]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_axi_gpio_0_0' (8#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/synth/DD_AXI_PERIPH_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_DD_DATA_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/synth/DD_AXI_PERIPH_DD_DATA_0.vhd:59' bound to instance 'DD_DATA1' of component 'DD_AXI_PERIPH_DD_DATA_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1059]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_DD_DATA_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/synth/DD_AXI_PERIPH_DD_DATA_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/synth/DD_AXI_PERIPH_DD_DATA_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_DD_DATA_0' (9#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/synth/DD_AXI_PERIPH_DD_DATA_0.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_DD_DATA1_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/synth/DD_AXI_PERIPH_DD_DATA1_0.vhd:59' bound to instance 'DD_DATA2' of component 'DD_AXI_PERIPH_DD_DATA1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_DD_DATA1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/synth/DD_AXI_PERIPH_DD_DATA1_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/synth/DD_AXI_PERIPH_DD_DATA1_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_DD_DATA1_0' (10#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/synth/DD_AXI_PERIPH_DD_DATA1_0.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_DD_DATA2_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/synth/DD_AXI_PERIPH_DD_DATA2_0.vhd:59' bound to instance 'DD_DATA3' of component 'DD_AXI_PERIPH_DD_DATA2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1107]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_DD_DATA2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/synth/DD_AXI_PERIPH_DD_DATA2_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/synth/DD_AXI_PERIPH_DD_DATA2_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_DD_DATA2_0' (11#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/synth/DD_AXI_PERIPH_DD_DATA2_0.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_axi_gpio_0_1' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/synth/DD_AXI_PERIPH_axi_gpio_0_1.vhd:59' bound to instance 'DD_UTIL' of component 'DD_AXI_PERIPH_axi_gpio_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_axi_gpio_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/synth/DD_AXI_PERIPH_axi_gpio_0_1.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000001 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/synth/DD_AXI_PERIPH_axi_gpio_0_1.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 1 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 1 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (11#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:920]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (11#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (11#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_axi_gpio_0_1' (12#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/synth/DD_AXI_PERIPH_axi_gpio_0_1.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_DD_UTIL_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/synth/DD_AXI_PERIPH_DD_UTIL_0.vhd:59' bound to instance 'DD_UTIL1' of component 'DD_AXI_PERIPH_DD_UTIL_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_DD_UTIL_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/synth/DD_AXI_PERIPH_DD_UTIL_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000001 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/synth/DD_AXI_PERIPH_DD_UTIL_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_DD_UTIL_0' (13#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/synth/DD_AXI_PERIPH_DD_UTIL_0.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_DD_UTIL1_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/synth/DD_AXI_PERIPH_DD_UTIL1_0.vhd:59' bound to instance 'DD_UTIL2' of component 'DD_AXI_PERIPH_DD_UTIL1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1179]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_DD_UTIL1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/synth/DD_AXI_PERIPH_DD_UTIL1_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000001 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/synth/DD_AXI_PERIPH_DD_UTIL1_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_DD_UTIL1_0' (14#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/synth/DD_AXI_PERIPH_DD_UTIL1_0.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_DD_UTIL2_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/synth/DD_AXI_PERIPH_DD_UTIL2_0.vhd:59' bound to instance 'DD_UTIL3' of component 'DD_AXI_PERIPH_DD_UTIL2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1203]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_DD_UTIL2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/synth/DD_AXI_PERIPH_DD_UTIL2_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000001 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/synth/DD_AXI_PERIPH_DD_UTIL2_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_DD_UTIL2_0' (15#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/synth/DD_AXI_PERIPH_DD_UTIL2_0.vhd:85]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0.vhd:56' bound to instance 'IDELAY_CTRL_WRAPPER_0' of component 'DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1227]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0.vhd:64]
INFO: [Synth 8-3491] module 'IDELAY_CTRL_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/IDELAY_CTRL_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_CTRL_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'IDELAY_CTRL_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/IDELAY_CTRL_WRAPPER.vhd:40]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYCTRL_inst' to cell 'IDELAYCTRL' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/IDELAY_CTRL_WRAPPER.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'IDELAY_CTRL_WRAPPER' (16#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/IDELAY_CTRL_WRAPPER.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0' (17#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0.vhd:64]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0.vhd:56' bound to instance 'IODELAY_BLK_wrapper_0' of component 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1233]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0.vhd:74]
INFO: [Synth 8-3491] module 'IODELAY_BLK_wrapper' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_wrapper.vhd:14' bound to instance 'U0' of component 'IODELAY_BLK_wrapper' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_wrapper' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'IODELAY_BLK' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:14' bound to instance 'IODELAY_BLK_i' of component 'IODELAY_BLK' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_wrapper.vhd:51]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:36]
INFO: [Synth 8-3491] module 'IODELAY_BLK_DD_CTRL_0_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_DD_CTRL_0_0.vhd:56' bound to instance 'DD_CTRL_0' of component 'IODELAY_BLK_DD_CTRL_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:170]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_DD_CTRL_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_DD_CTRL_0_0.vhd:73]
INFO: [Synth 8-3491] module 'DD_CTRL' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/DD_CTRL.vhd:34' bound to instance 'U0' of component 'DD_CTRL' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_DD_CTRL_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'DD_CTRL' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/DD_CTRL.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element sg_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/DD_CTRL.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'DD_CTRL' (18#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/DD_CTRL.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_DD_CTRL_0_0' (19#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_DD_CTRL_0_0.vhd:73]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_0_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_0.vhd:56' bound to instance 'IDELAY_WRAPPER_0' of component 'IODELAY_BLK_IDELAY_WRAPPER_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:185]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_0.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:42]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 310.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'IDELAY_WRAPPER' (20#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_0_0' (21#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_0.vhd:66]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_0_1' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_1.vhd:56' bound to instance 'IDELAY_WRAPPER_1' of component 'IODELAY_BLK_IDELAY_WRAPPER_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:193]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_1.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_1.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_0_1' (22#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_1.vhd:66]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_1_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_0.vhd:56' bound to instance 'IDELAY_WRAPPER_2' of component 'IODELAY_BLK_IDELAY_WRAPPER_1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:201]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_0.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_0.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_1_0' (23#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_0.vhd:66]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_2_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_0.vhd:56' bound to instance 'IDELAY_WRAPPER_3' of component 'IODELAY_BLK_IDELAY_WRAPPER_2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:209]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_0.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_0.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_2_0' (24#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_0.vhd:66]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_0_2' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_2.vhd:56' bound to instance 'IDELAY_WRAPPER_4' of component 'IODELAY_BLK_IDELAY_WRAPPER_0_2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:217]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_0_2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_2.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_2.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_0_2' (25#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_0_2.vhd:66]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_1_1' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_1.vhd:56' bound to instance 'IDELAY_WRAPPER_5' of component 'IODELAY_BLK_IDELAY_WRAPPER_1_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:225]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_1_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_1.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_1.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_1_1' (26#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_1_1.vhd:66]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_2_1' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_1.vhd:56' bound to instance 'IDELAY_WRAPPER_6' of component 'IODELAY_BLK_IDELAY_WRAPPER_2_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:233]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_2_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_1.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_1.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_2_1' (27#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_2_1.vhd:66]
INFO: [Synth 8-3491] module 'IODELAY_BLK_IDELAY_WRAPPER_3_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_3_0.vhd:56' bound to instance 'IDELAY_WRAPPER_7' of component 'IODELAY_BLK_IDELAY_WRAPPER_3_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:241]
INFO: [Synth 8-638] synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_3_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_3_0.vhd:66]
INFO: [Synth 8-3491] module 'IDELAY_WRAPPER' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'IDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_3_0.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_IDELAY_WRAPPER_3_0' (28#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_IDELAY_WRAPPER_3_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK' (29#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'IODELAY_BLK_wrapper' (30#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_wrapper.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0' (31#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0.vhd:74]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1.vhd:56' bound to instance 'IODELAY_BLK_wrapper_1' of component 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1249]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1.vhd:74]
INFO: [Synth 8-3491] module 'IODELAY_BLK_wrapper' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_wrapper.vhd:14' bound to instance 'U0' of component 'IODELAY_BLK_wrapper' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1' (32#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1.vhd:74]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0.vhd:56' bound to instance 'IODELAY_BLK_wrapper_2' of component 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1265]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0.vhd:74]
INFO: [Synth 8-3491] module 'IODELAY_BLK_wrapper' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_wrapper.vhd:14' bound to instance 'U0' of component 'IODELAY_BLK_wrapper' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0' (33#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0.vhd:74]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0.vhd:56' bound to instance 'IODELAY_BLK_wrapper_3' of component 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1281]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0.vhd:74]
INFO: [Synth 8-3491] module 'IODELAY_BLK_wrapper' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/1075/src/IODELAY_BLK_wrapper.vhd:14' bound to instance 'U0' of component 'IODELAY_BLK_wrapper' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0' (34#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0/synth/DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0.vhd:74]
INFO: [Synth 8-3491] module 'DD_AXI_PERIPH_axi_gpio_0_2' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/synth/DD_AXI_PERIPH_axi_gpio_0_2.vhd:59' bound to instance 'MISC_UTIL' of component 'DD_AXI_PERIPH_axi_gpio_0_2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'DD_AXI_PERIPH_axi_gpio_0_2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/synth/DD_AXI_PERIPH_axi_gpio_0_2.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/synth/DD_AXI_PERIPH_axi_gpio_0_2.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized4' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (34#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized4' (34#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_axi_gpio_0_2' (35#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/synth/DD_AXI_PERIPH_axi_gpio_0_2.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH' (36#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'DD_AXI_PERIPH_wrapper' (37#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4215/src/DD_AXI_PERIPH_wrapper.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2' (38#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/synth/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2.vhd:231]
INFO: [Synth 8-3491] module 'DD_TEST_OV_INTDELAY_WRAPPER_0_1' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_1/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_1.vhd:56' bound to instance 'INTDELAY_WRAPPER_0' of component 'DD_TEST_OV_INTDELAY_WRAPPER_0_1' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3484]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_1/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_1.vhd:65]
INFO: [Synth 8-3491] module 'INTDELAY_WRAPPER' declared at 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/INTDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'INTDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_1/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'INTDELAY_WRAPPER' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/INTDELAY_WRAPPER.vhd:41]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 310.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/INTDELAY_WRAPPER.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'INTDELAY_WRAPPER' (39#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/INTDELAY_WRAPPER.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_0_1' (40#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_1/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_1.vhd:65]
INFO: [Synth 8-3491] module 'DD_TEST_OV_INTDELAY_WRAPPER_0_2' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_2/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_2.vhd:56' bound to instance 'INTDELAY_WRAPPER_1' of component 'DD_TEST_OV_INTDELAY_WRAPPER_0_2' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3491]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_0_2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_2/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_2.vhd:65]
INFO: [Synth 8-3491] module 'INTDELAY_WRAPPER' declared at 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/INTDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'INTDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_2/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_2.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_0_2' (41#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_0_2/synth/DD_TEST_OV_INTDELAY_WRAPPER_0_2.vhd:65]
INFO: [Synth 8-3491] module 'DD_TEST_OV_INTDELAY_WRAPPER_1_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_1_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_1_0.vhd:56' bound to instance 'INTDELAY_WRAPPER_2' of component 'DD_TEST_OV_INTDELAY_WRAPPER_1_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3498]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_1_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_1_0.vhd:65]
INFO: [Synth 8-3491] module 'INTDELAY_WRAPPER' declared at 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/INTDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'INTDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_1_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_1_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_1_0' (42#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_1_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_1_0.vhd:65]
INFO: [Synth 8-3491] module 'DD_TEST_OV_INTDELAY_WRAPPER_2_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_2_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_2_0.vhd:56' bound to instance 'INTDELAY_WRAPPER_3' of component 'DD_TEST_OV_INTDELAY_WRAPPER_2_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3505]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_2_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_2_0.vhd:65]
INFO: [Synth 8-3491] module 'INTDELAY_WRAPPER' declared at 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/new/INTDELAY_WRAPPER.vhd:34' bound to instance 'U0' of component 'INTDELAY_WRAPPER' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_2_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_2_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_INTDELAY_WRAPPER_2_0' (43#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_INTDELAY_WRAPPER_2_0/synth/DD_TEST_OV_INTDELAY_WRAPPER_2_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_axi_interconnect_0_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1UEESY' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1UEESY' (44#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_ROHPH0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_ROHPH0' (45#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1KPWG72' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1KPWG72' (46#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1AWKZP4' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1AWKZP4' (47#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_K205RF' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_K205RF' (48#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_CJBUY5' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_CJBUY5' (49#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:562]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_107RXK7' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:663]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_107RXK7' (50#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:663]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1SC6SPT' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:764]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1SC6SPT' (51#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:764]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_17565KW' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_17565KW' (52#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:865]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RZNDF7' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:989]
INFO: [Synth 8-3491] module 'DD_TEST_OV_auto_pc_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_auto_pc_0/synth/DD_TEST_OV_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'DD_TEST_OV_auto_pc_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:1172]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_auto_pc_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_auto_pc_0/synth/DD_TEST_OV_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (53#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (54#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (55#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (56#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (57#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (58#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (58#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (59#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (60#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (61#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (61#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (61#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (62#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (63#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (63#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (63#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (63#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (64#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (65#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (66#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (67#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (68#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_auto_pc_0' (69#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_auto_pc_0/synth/DD_TEST_OV_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RZNDF7' (70#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:989]
INFO: [Synth 8-3491] module 'DD_TEST_OV_xbar_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xbar_0/synth/DD_TEST_OV_xbar_0.v:59' bound to instance 'xbar' of component 'DD_TEST_OV_xbar_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:2496]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_xbar_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xbar_0/synth/DD_TEST_OV_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 288'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 576'b000000000000000000000000000000000100001111001000111111111111111100000000000000000000000000000000010000111100011111111111111111110000000000000000000000000000000001000011110001101111111111111111000000000000000000000000000000000100001111000101111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 10 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 9'b000000000 
	Parameter P_M_AXILITE_MASK bound to: 9'b000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 9 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 576'b000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 576'b000000000000000000000000000000000100001111001000111111111111111100000000000000000000000000000000010000111100011111111111111111110000000000000000000000000000000001000011110001101111111111111111000000000000000000000000000000000100001111000101111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 10'b0111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (71#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100100000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (72#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (73#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (74#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (75#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (76#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (76#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (77#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (77#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (77#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (77#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (77#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (78#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (79#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_xbar_0' (80#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xbar_0/synth/DD_TEST_OV_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_axi_interconnect_0_0' (81#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:1457]
INFO: [Synth 8-3491] module 'DD_TEST_OV_clk_wiz_0_2' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2.v:70' bound to instance 'clk_wiz_0' of component 'DD_TEST_OV_clk_wiz_0_2' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3728]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_clk_wiz_0_2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2.v:70]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_clk_wiz_0_2_clk_wiz' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (82#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 11.625000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (83#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (84#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_clk_wiz_0_2_clk_wiz' (85#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_clk_wiz_0_2' (86#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2.v:70]
INFO: [Synth 8-3491] module 'DD_TEST_OV_processing_system7_0_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/synth/DD_TEST_OV_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'DD_TEST_OV_processing_system7_0_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3734]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_processing_system7_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/synth/DD_TEST_OV_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (87#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (88#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (89#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/synth/DD_TEST_OV_processing_system7_0_0.v:323]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_processing_system7_0_0' (90#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/synth/DD_TEST_OV_processing_system7_0_0.v:60]
INFO: [Synth 8-3491] module 'DD_TEST_OV_rst_ps7_0_100M_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/synth/DD_TEST_OV_rst_ps7_0_100M_0.vhd:59' bound to instance 'rst_ps7_0_100M' of component 'DD_TEST_OV_rst_ps7_0_100M_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3802]
INFO: [Synth 8-638] synthesizing module 'DD_TEST_OV_rst_ps7_0_100M_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/synth/DD_TEST_OV_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/synth/DD_TEST_OV_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (91#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (91#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (92#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (93#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (94#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (95#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_rst_ps7_0_100M_0' (96#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/synth/DD_TEST_OV_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'DD_TEST_OV_xlconstant_0_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_0/synth/DD_TEST_OV_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'DD_TEST_OV_xlconstant_0_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3815]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_xlconstant_0_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_0/synth/DD_TEST_OV_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (97#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_xlconstant_0_0' (98#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_0/synth/DD_TEST_OV_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'DD_TEST_OV_xlconstant_0_1' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_1/synth/DD_TEST_OV_xlconstant_0_1.v:57' bound to instance 'xlconstant_1' of component 'DD_TEST_OV_xlconstant_0_1' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3819]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_xlconstant_0_1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_1/synth/DD_TEST_OV_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (98#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_xlconstant_0_1' (99#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_1/synth/DD_TEST_OV_xlconstant_0_1.v:57]
INFO: [Synth 8-3491] module 'DD_TEST_OV_xlconstant_1_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_1_0/synth/DD_TEST_OV_xlconstant_1_0.v:57' bound to instance 'xlconstant_2' of component 'DD_TEST_OV_xlconstant_1_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3823]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_xlconstant_1_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_1_0/synth/DD_TEST_OV_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 19 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (99#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_xlconstant_1_0' (100#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_1_0/synth/DD_TEST_OV_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'DD_TEST_OV_xlconstant_2_0' declared at 'd:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_2_0/synth/DD_TEST_OV_xlconstant_2_0.v:57' bound to instance 'xlconstant_3' of component 'DD_TEST_OV_xlconstant_2_0' [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:3827]
INFO: [Synth 8-6157] synthesizing module 'DD_TEST_OV_xlconstant_2_0' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_2_0/synth/DD_TEST_OV_xlconstant_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'DD_TEST_OV_xlconstant_2_0' (101#1) [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_2_0/synth/DD_TEST_OV_xlconstant_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV' (102#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/synth/DD_TEST_OV.vhd:2718]
INFO: [Synth 8-256] done synthesizing module 'DD_TEST_OV_wrapper' (103#1) [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/hdl/DD_TEST_OV_wrapper.vhd:48]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port S_AXI_ARID[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 939.176 ; gain = 358.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 961.508 ; gain = 381.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 961.508 ; gain = 381.023
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/DD_TEST_OV_processing_system7_0_0.xdc] for cell 'DD_TEST_OV_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/DD_TEST_OV_processing_system7_0_0.xdc] for cell 'DD_TEST_OV_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/DD_TEST_OV_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DD_TEST_OV_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DD_TEST_OV_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/DD_TEST_OV_rst_ps7_0_100M_0_board.xdc] for cell 'DD_TEST_OV_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/DD_TEST_OV_rst_ps7_0_100M_0_board.xdc] for cell 'DD_TEST_OV_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/DD_TEST_OV_rst_ps7_0_100M_0.xdc] for cell 'DD_TEST_OV_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_rst_ps7_0_100M_0/DD_TEST_OV_rst_ps7_0_100M_0.xdc] for cell 'DD_TEST_OV_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/DD_AXI_PERIPH_axi_gpio_0_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/DD_AXI_PERIPH_axi_gpio_0_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/DD_AXI_PERIPH_axi_gpio_0_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_0/DD_AXI_PERIPH_axi_gpio_0_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/DD_AXI_PERIPH_axi_gpio_0_1_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/DD_AXI_PERIPH_axi_gpio_0_1_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/DD_AXI_PERIPH_axi_gpio_0_1.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_1/DD_AXI_PERIPH_axi_gpio_0_1.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/DD_AXI_PERIPH_DD_DATA_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/DD_AXI_PERIPH_DD_DATA_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/DD_AXI_PERIPH_DD_DATA_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA_0/DD_AXI_PERIPH_DD_DATA_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/DD_AXI_PERIPH_DD_UTIL_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/DD_AXI_PERIPH_DD_UTIL_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/DD_AXI_PERIPH_DD_UTIL_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL_0/DD_AXI_PERIPH_DD_UTIL_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/DD_AXI_PERIPH_axi_gpio_0_2_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/MISC_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/DD_AXI_PERIPH_axi_gpio_0_2_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/MISC_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/DD_AXI_PERIPH_axi_gpio_0_2.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/MISC_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_axi_gpio_0_2/DD_AXI_PERIPH_axi_gpio_0_2.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/MISC_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/DD_AXI_PERIPH_DD_DATA1_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/DD_AXI_PERIPH_DD_DATA1_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/DD_AXI_PERIPH_DD_DATA1_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA1_0/DD_AXI_PERIPH_DD_DATA1_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/DD_AXI_PERIPH_DD_UTIL1_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/DD_AXI_PERIPH_DD_UTIL1_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/DD_AXI_PERIPH_DD_UTIL1_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL1_0/DD_AXI_PERIPH_DD_UTIL1_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/DD_AXI_PERIPH_DD_DATA2_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/DD_AXI_PERIPH_DD_DATA2_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/DD_AXI_PERIPH_DD_DATA2_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_DATA2_0/DD_AXI_PERIPH_DD_DATA2_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/DD_AXI_PERIPH_DD_UTIL2_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/DD_AXI_PERIPH_DD_UTIL2_0_board.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/DD_AXI_PERIPH_DD_UTIL2_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/src/DD_AXI_PERIPH_DD_UTIL2_0/DD_AXI_PERIPH_DD_UTIL2_0.xdc] for cell 'DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2_board.xdc] for cell 'DD_TEST_OV_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2_board.xdc] for cell 'DD_TEST_OV_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2.xdc] for cell 'DD_TEST_OV_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2.xdc] for cell 'DD_TEST_OV_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DD_TEST_OV_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DD_TEST_OV_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/constrs_1/new/PYNQ-Z1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DD_TEST_OV_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DD_TEST_OV_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DD_TEST_OV_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DD_TEST_OV_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1070.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 283 instances were transformed.
  FDR => FDRE: 282 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1070.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1070.488 ; gain = 490.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1070.488 ; gain = 490.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/processing_system7_0/inst. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 94).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/rst_ps7_0_100M/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 97).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 107).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 115).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 123).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 131).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/MISC_UTIL/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 141).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 153).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 161).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 169).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 177).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/clk_wiz_0/inst. (constraint file  {D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/dont_touch.xdc}, line 185).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/MISC_UTIL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/INTDELAY_WRAPPER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/INTDELAY_WRAPPER_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/INTDELAY_WRAPPER_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/INTDELAY_WRAPPER_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DD_TEST_OV_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1070.488 ; gain = 490.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1070.488 ; gain = 490.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 27    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 230   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 8     
	   2 Input     36 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 68    
	   4 Input      4 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 65    
	   7 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 196   
	   4 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
Module axi_gpio__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module DD_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 16    
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_gpio__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[26]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[25]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[24]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[23]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[22]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[21]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[20]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[19]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[18]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[17]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[16]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[15]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[14]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[13]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[12]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[11]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[10]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[9]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[8]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[7]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[6]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[5]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[4]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[3]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[2]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[1]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[30]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[29]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[28]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[27]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[26]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[25]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[24]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[23]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[22]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[21]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[20]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[19]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[18]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[17]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[16]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[15]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[14]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[13]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[12]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[11]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[10]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[9]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[8]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[7]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[6]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[5]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[4]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[3]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[2]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[1]' (FDR) to 'axi_gpio__parameterized2:/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio__parameterized2:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio__parameterized2:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'axi_gpio__parameterized2:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio__parameterized2:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio__parameterized2:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/\U0/DD_AXI_PERIPH_i/MISC_UTIL /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/\U0/DD_AXI_PERIPH_i/MISC_UTIL /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/\U0/DD_AXI_PERIPH_i/MISC_UTIL /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/\U0/DD_AXI_PERIPH_i/MISC_UTIL /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1070.488 ; gain = 490.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DD_TEST_OV_i/clk_wiz_0/inst/clk_in1' to pin 'DD_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1137.449 ; gain = 556.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1162.359 ; gain = 581.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1176.426 ; gain = 595.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1181.188 ; gain = 600.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1181.188 ; gain = 600.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1181.188 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1181.188 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1181.188 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1181.188 ; gain = 600.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |    18|
|4     |IDELAYCTRL |     1|
|5     |IDELAYE2   |    36|
|6     |LUT1       |   166|
|7     |LUT2       |   139|
|8     |LUT3       |   369|
|9     |LUT4       |   196|
|10    |LUT5       |   390|
|11    |LUT6       |   418|
|12    |MMCME2_ADV |     1|
|13    |PS7        |     1|
|14    |SRL16      |     1|
|15    |SRL16E     |    18|
|16    |SRLC32E    |    47|
|17    |FDR        |     8|
|18    |FDRE       |  1291|
|19    |FDSE       |    77|
|20    |IBUF       |     2|
|21    |OBUF       |     7|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                            |Module                                                         |Cells |
+------+------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                 |                                                               |  3319|
|2     |  DD_TEST_OV_i                                                                      |DD_TEST_OV                                                     |  3311|
|3     |    DD_AXI_PERIPH_wrapper_0                                                         |DD_TEST_OV_DD_AXI_PERIPH_wrapper_0_2                           |  1312|
|4     |      U0                                                                            |DD_AXI_PERIPH_wrapper                                          |  1312|
|5     |        DD_AXI_PERIPH_i                                                             |DD_AXI_PERIPH                                                  |  1312|
|6     |          DD_DATA                                                                   |DD_AXI_PERIPH_axi_gpio_0_0                                     |   123|
|7     |            U0                                                                      |axi_gpio__1                                                    |   123|
|8     |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_115                                              |    83|
|9     |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_117                                           |    83|
|10    |                  I_DECODER                                                         |address_decoder_118                                            |    33|
|11    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_119                                                  |     1|
|12    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_120                                  |     1|
|13    |              gpio_core_1                                                           |GPIO_Core_116                                                  |    32|
|14    |          DD_DATA1                                                                  |DD_AXI_PERIPH_DD_DATA_0                                        |   123|
|15    |            U0                                                                      |axi_gpio__2                                                    |   123|
|16    |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_109                                              |    83|
|17    |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_111                                           |    83|
|18    |                  I_DECODER                                                         |address_decoder_112                                            |    33|
|19    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_113                                                  |     1|
|20    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_114                                  |     1|
|21    |              gpio_core_1                                                           |GPIO_Core_110                                                  |    32|
|22    |          DD_DATA2                                                                  |DD_AXI_PERIPH_DD_DATA1_0                                       |   123|
|23    |            U0                                                                      |axi_gpio__3                                                    |   123|
|24    |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_103                                              |    83|
|25    |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_105                                           |    83|
|26    |                  I_DECODER                                                         |address_decoder_106                                            |    33|
|27    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_107                                                  |     1|
|28    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_108                                  |     1|
|29    |              gpio_core_1                                                           |GPIO_Core_104                                                  |    32|
|30    |          DD_DATA3                                                                  |DD_AXI_PERIPH_DD_DATA2_0                                       |   123|
|31    |            U0                                                                      |axi_gpio                                                       |   123|
|32    |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_98                                               |    83|
|33    |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_99                                            |    83|
|34    |                  I_DECODER                                                         |address_decoder_100                                            |    33|
|35    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_101                                                  |     1|
|36    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_102                                  |     1|
|37    |              gpio_core_1                                                           |GPIO_Core                                                      |    32|
|38    |          DD_UTIL                                                                   |DD_AXI_PERIPH_axi_gpio_0_1                                     |    88|
|39    |            U0                                                                      |axi_gpio__parameterized2__1                                    |    88|
|40    |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_92                                               |    71|
|41    |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_94                                            |    71|
|42    |                  I_DECODER                                                         |address_decoder_95                                             |    23|
|43    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_96                                                   |     1|
|44    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_97                                   |     1|
|45    |              gpio_core_1                                                           |GPIO_Core__parameterized0_93                                   |    13|
|46    |          DD_UTIL1                                                                  |DD_AXI_PERIPH_DD_UTIL_0                                        |    88|
|47    |            U0                                                                      |axi_gpio__parameterized2__2                                    |    88|
|48    |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_86                                               |    71|
|49    |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_88                                            |    71|
|50    |                  I_DECODER                                                         |address_decoder_89                                             |    23|
|51    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_90                                                   |     1|
|52    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_91                                   |     1|
|53    |              gpio_core_1                                                           |GPIO_Core__parameterized0_87                                   |    13|
|54    |          DD_UTIL2                                                                  |DD_AXI_PERIPH_DD_UTIL1_0                                       |    88|
|55    |            U0                                                                      |axi_gpio__parameterized2__3                                    |    88|
|56    |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_80                                               |    71|
|57    |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_82                                            |    71|
|58    |                  I_DECODER                                                         |address_decoder_83                                             |    23|
|59    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_84                                                   |     1|
|60    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_85                                   |     1|
|61    |              gpio_core_1                                                           |GPIO_Core__parameterized0_81                                   |    13|
|62    |          DD_UTIL3                                                                  |DD_AXI_PERIPH_DD_UTIL2_0                                       |    88|
|63    |            U0                                                                      |axi_gpio__parameterized2                                       |    88|
|64    |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif_75                                               |    71|
|65    |                I_SLAVE_ATTACHMENT                                                  |slave_attachment_76                                            |    71|
|66    |                  I_DECODER                                                         |address_decoder_77                                             |    23|
|67    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_78                                                   |     1|
|68    |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_79                                   |     1|
|69    |              gpio_core_1                                                           |GPIO_Core__parameterized0                                      |    13|
|70    |          IODELAY_BLK_wrapper_0                                                     |DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0                          |    96|
|71    |            U0                                                                      |IODELAY_BLK_wrapper_55                                         |    96|
|72    |              IODELAY_BLK_i                                                         |IODELAY_BLK_56                                                 |    96|
|73    |                DD_CTRL_0                                                           |IODELAY_BLK_DD_CTRL_0_0_57                                     |    88|
|74    |                  U0                                                                |DD_CTRL_74                                                     |    88|
|75    |                IDELAY_WRAPPER_0                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_0_58                              |     1|
|76    |                  U0                                                                |IDELAY_WRAPPER_73                                              |     1|
|77    |                IDELAY_WRAPPER_1                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_1_59                              |     1|
|78    |                  U0                                                                |IDELAY_WRAPPER_72                                              |     1|
|79    |                IDELAY_WRAPPER_2                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_0_60                              |     1|
|80    |                  U0                                                                |IDELAY_WRAPPER_71                                              |     1|
|81    |                IDELAY_WRAPPER_3                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_0_61                              |     1|
|82    |                  U0                                                                |IDELAY_WRAPPER_70                                              |     1|
|83    |                IDELAY_WRAPPER_4                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_2_62                              |     1|
|84    |                  U0                                                                |IDELAY_WRAPPER_69                                              |     1|
|85    |                IDELAY_WRAPPER_5                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_1_63                              |     1|
|86    |                  U0                                                                |IDELAY_WRAPPER_68                                              |     1|
|87    |                IDELAY_WRAPPER_6                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_1_64                              |     1|
|88    |                  U0                                                                |IDELAY_WRAPPER_67                                              |     1|
|89    |                IDELAY_WRAPPER_7                                                    |IODELAY_BLK_IDELAY_WRAPPER_3_0_65                              |     1|
|90    |                  U0                                                                |IDELAY_WRAPPER_66                                              |     1|
|91    |          IODELAY_BLK_wrapper_1                                                     |DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1                          |    96|
|92    |            U0                                                                      |IODELAY_BLK_wrapper_35                                         |    96|
|93    |              IODELAY_BLK_i                                                         |IODELAY_BLK_36                                                 |    96|
|94    |                DD_CTRL_0                                                           |IODELAY_BLK_DD_CTRL_0_0_37                                     |    88|
|95    |                  U0                                                                |DD_CTRL_54                                                     |    88|
|96    |                IDELAY_WRAPPER_0                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_0_38                              |     1|
|97    |                  U0                                                                |IDELAY_WRAPPER_53                                              |     1|
|98    |                IDELAY_WRAPPER_1                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_1_39                              |     1|
|99    |                  U0                                                                |IDELAY_WRAPPER_52                                              |     1|
|100   |                IDELAY_WRAPPER_2                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_0_40                              |     1|
|101   |                  U0                                                                |IDELAY_WRAPPER_51                                              |     1|
|102   |                IDELAY_WRAPPER_3                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_0_41                              |     1|
|103   |                  U0                                                                |IDELAY_WRAPPER_50                                              |     1|
|104   |                IDELAY_WRAPPER_4                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_2_42                              |     1|
|105   |                  U0                                                                |IDELAY_WRAPPER_49                                              |     1|
|106   |                IDELAY_WRAPPER_5                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_1_43                              |     1|
|107   |                  U0                                                                |IDELAY_WRAPPER_48                                              |     1|
|108   |                IDELAY_WRAPPER_6                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_1_44                              |     1|
|109   |                  U0                                                                |IDELAY_WRAPPER_47                                              |     1|
|110   |                IDELAY_WRAPPER_7                                                    |IODELAY_BLK_IDELAY_WRAPPER_3_0_45                              |     1|
|111   |                  U0                                                                |IDELAY_WRAPPER_46                                              |     1|
|112   |          IODELAY_BLK_wrapper_2                                                     |DD_AXI_PERIPH_IODELAY_BLK_wrapper_1_0                          |    96|
|113   |            U0                                                                      |IODELAY_BLK_wrapper_15                                         |    96|
|114   |              IODELAY_BLK_i                                                         |IODELAY_BLK_16                                                 |    96|
|115   |                DD_CTRL_0                                                           |IODELAY_BLK_DD_CTRL_0_0_17                                     |    88|
|116   |                  U0                                                                |DD_CTRL_34                                                     |    88|
|117   |                IDELAY_WRAPPER_0                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_0_18                              |     1|
|118   |                  U0                                                                |IDELAY_WRAPPER_33                                              |     1|
|119   |                IDELAY_WRAPPER_1                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_1_19                              |     1|
|120   |                  U0                                                                |IDELAY_WRAPPER_32                                              |     1|
|121   |                IDELAY_WRAPPER_2                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_0_20                              |     1|
|122   |                  U0                                                                |IDELAY_WRAPPER_31                                              |     1|
|123   |                IDELAY_WRAPPER_3                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_0_21                              |     1|
|124   |                  U0                                                                |IDELAY_WRAPPER_30                                              |     1|
|125   |                IDELAY_WRAPPER_4                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_2_22                              |     1|
|126   |                  U0                                                                |IDELAY_WRAPPER_29                                              |     1|
|127   |                IDELAY_WRAPPER_5                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_1_23                              |     1|
|128   |                  U0                                                                |IDELAY_WRAPPER_28                                              |     1|
|129   |                IDELAY_WRAPPER_6                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_1_24                              |     1|
|130   |                  U0                                                                |IDELAY_WRAPPER_27                                              |     1|
|131   |                IDELAY_WRAPPER_7                                                    |IODELAY_BLK_IDELAY_WRAPPER_3_0_25                              |     1|
|132   |                  U0                                                                |IDELAY_WRAPPER_26                                              |     1|
|133   |          IODELAY_BLK_wrapper_3                                                     |DD_AXI_PERIPH_IODELAY_BLK_wrapper_2_0                          |    96|
|134   |            U0                                                                      |IODELAY_BLK_wrapper                                            |    96|
|135   |              IODELAY_BLK_i                                                         |IODELAY_BLK                                                    |    96|
|136   |                DD_CTRL_0                                                           |IODELAY_BLK_DD_CTRL_0_0                                        |    88|
|137   |                  U0                                                                |DD_CTRL                                                        |    88|
|138   |                IDELAY_WRAPPER_0                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_0                                 |     1|
|139   |                  U0                                                                |IDELAY_WRAPPER_14                                              |     1|
|140   |                IDELAY_WRAPPER_1                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_1                                 |     1|
|141   |                  U0                                                                |IDELAY_WRAPPER_13                                              |     1|
|142   |                IDELAY_WRAPPER_2                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_0                                 |     1|
|143   |                  U0                                                                |IDELAY_WRAPPER_12                                              |     1|
|144   |                IDELAY_WRAPPER_3                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_0                                 |     1|
|145   |                  U0                                                                |IDELAY_WRAPPER_11                                              |     1|
|146   |                IDELAY_WRAPPER_4                                                    |IODELAY_BLK_IDELAY_WRAPPER_0_2                                 |     1|
|147   |                  U0                                                                |IDELAY_WRAPPER_10                                              |     1|
|148   |                IDELAY_WRAPPER_5                                                    |IODELAY_BLK_IDELAY_WRAPPER_1_1                                 |     1|
|149   |                  U0                                                                |IDELAY_WRAPPER_9                                               |     1|
|150   |                IDELAY_WRAPPER_6                                                    |IODELAY_BLK_IDELAY_WRAPPER_2_1                                 |     1|
|151   |                  U0                                                                |IDELAY_WRAPPER_8                                               |     1|
|152   |                IDELAY_WRAPPER_7                                                    |IODELAY_BLK_IDELAY_WRAPPER_3_0                                 |     1|
|153   |                  U0                                                                |IDELAY_WRAPPER                                                 |     1|
|154   |          MISC_UTIL                                                                 |DD_AXI_PERIPH_axi_gpio_0_2                                     |    82|
|155   |            U0                                                                      |axi_gpio__parameterized4                                       |    82|
|156   |              AXI_LITE_IPIF_I                                                       |axi_lite_ipif                                                  |    67|
|157   |                I_SLAVE_ATTACHMENT                                                  |slave_attachment                                               |    67|
|158   |                  I_DECODER                                                         |address_decoder                                                |    19|
|159   |                    \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                                                      |     1|
|160   |                    \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1                                      |     1|
|161   |              gpio_core_1                                                           |GPIO_Core__parameterized1                                      |    11|
|162   |          IDELAY_CTRL_WRAPPER_0                                                     |DD_AXI_PERIPH_IDELAY_CTRL_WRAPPER_0_0                          |     2|
|163   |            U0                                                                      |IDELAY_CTRL_WRAPPER                                            |     2|
|164   |    INTDELAY_WRAPPER_0                                                              |DD_TEST_OV_INTDELAY_WRAPPER_0_1                                |     1|
|165   |      U0                                                                            |INTDELAY_WRAPPER_7                                             |     1|
|166   |    INTDELAY_WRAPPER_1                                                              |DD_TEST_OV_INTDELAY_WRAPPER_0_2                                |     1|
|167   |      U0                                                                            |INTDELAY_WRAPPER_6                                             |     1|
|168   |    INTDELAY_WRAPPER_2                                                              |DD_TEST_OV_INTDELAY_WRAPPER_1_0                                |     1|
|169   |      U0                                                                            |INTDELAY_WRAPPER_5                                             |     1|
|170   |    INTDELAY_WRAPPER_3                                                              |DD_TEST_OV_INTDELAY_WRAPPER_2_0                                |     1|
|171   |      U0                                                                            |INTDELAY_WRAPPER                                               |     1|
|172   |    axi_interconnect_0                                                              |DD_TEST_OV_axi_interconnect_0_0                                |  1680|
|173   |      xbar                                                                          |DD_TEST_OV_xbar_0                                              |   534|
|174   |        inst                                                                        |axi_crossbar_v2_1_20_axi_crossbar                              |   534|
|175   |          \gen_sasd.crossbar_sasd_0                                                 |axi_crossbar_v2_1_20_crossbar_sasd                             |   534|
|176   |            addr_arbiter_inst                                                       |axi_crossbar_v2_1_20_addr_arbiter_sasd                         |   170|
|177   |            \gen_decerr.decerr_slave_inst                                           |axi_crossbar_v2_1_20_decerr_slave                              |    14|
|178   |            reg_slice_r                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized7 |   300|
|179   |            splitter_ar                                                             |axi_crossbar_v2_1_20_splitter__parameterized0                  |     5|
|180   |            splitter_aw                                                             |axi_crossbar_v2_1_20_splitter                                  |    19|
|181   |      s00_couplers                                                                  |s00_couplers_imp_RZNDF7                                        |  1146|
|182   |        auto_pc                                                                     |DD_TEST_OV_auto_pc_0                                           |  1146|
|183   |          inst                                                                      |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1146|
|184   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                   |axi_protocol_converter_v2_1_19_b2s                             |  1146|
|185   |              \RD.ar_channel_0                                                      |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   186|
|186   |                ar_cmd_fsm_0                                                        |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    30|
|187   |                cmd_translator_0                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator_2            |   144|
|188   |                  incr_cmd_0                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd_3                  |    77|
|189   |                  wrap_cmd_0                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4                  |    62|
|190   |              \RD.r_channel_0                                                       |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    93|
|191   |                rd_data_fifo_0                                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    49|
|192   |                transaction_fifo_0                                                  |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    30|
|193   |              SI_REG                                                                |axi_register_slice_v2_1_19_axi_register_slice                  |   617|
|194   |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_19_axic_register_slice                 |   210|
|195   |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_19_axic_register_slice_1               |   214|
|196   |                \b.b_pipe                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    47|
|197   |                \r.r_pipe                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   146|
|198   |              \WR.aw_channel_0                                                      |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   186|
|199   |                aw_cmd_fsm_0                                                        |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    18|
|200   |                cmd_translator_0                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   152|
|201   |                  incr_cmd_0                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    76|
|202   |                  wrap_cmd_0                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    72|
|203   |              \WR.b_channel_0                                                       |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    62|
|204   |                bid_fifo_0                                                          |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    28|
|205   |                bresp_fifo_0                                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |     9|
|206   |    clk_wiz_0                                                                       |DD_TEST_OV_clk_wiz_0_2                                         |     5|
|207   |      inst                                                                          |DD_TEST_OV_clk_wiz_0_2_clk_wiz                                 |     5|
|208   |    processing_system7_0                                                            |DD_TEST_OV_processing_system7_0_0                              |   244|
|209   |      inst                                                                          |processing_system7_v5_5_processing_system7                     |   244|
|210   |    rst_ps7_0_100M                                                                  |DD_TEST_OV_rst_ps7_0_100M_0                                    |    66|
|211   |      U0                                                                            |proc_sys_reset                                                 |    66|
|212   |        EXT_LPF                                                                     |lpf                                                            |    23|
|213   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                |cdc_sync__parameterized2                                       |     6|
|214   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                |cdc_sync__parameterized2_0                                     |     6|
|215   |        SEQ                                                                         |sequence_psr                                                   |    38|
|216   |          SEQ_COUNTER                                                               |upcnt_n                                                        |    13|
|217   |    xlconstant_0                                                                    |DD_TEST_OV_xlconstant_0_0                                      |     0|
|218   |    xlconstant_1                                                                    |DD_TEST_OV_xlconstant_0_1                                      |     0|
|219   |    xlconstant_2                                                                    |DD_TEST_OV_xlconstant_1_0                                      |     0|
|220   |    xlconstant_3                                                                    |DD_TEST_OV_xlconstant_2_0                                      |     0|
+------+------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1181.188 ; gain = 600.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 238 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1181.188 ; gain = 491.723
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1181.188 ; gain = 600.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. DD_TEST_OV_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1203.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
663 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1203.430 ; gain = 902.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1203.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/DD_TEST_OV/DD_TEST_OV.runs/synth_1/DD_TEST_OV_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DD_TEST_OV_wrapper_utilization_synth.rpt -pb DD_TEST_OV_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 13:38:22 2019...
