INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment19/Assignment19.srcs/sources_1/new/long_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment19/Assignment19.srcs/sources_1/new/short_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment19/Assignment19.srcs/sources_1/new/traffic_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment19/Assignment19.srcs/sim_1/new/tb_traffic_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_system
