5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd func1.vcd -o func1.cdd -v func1.v
3 0 $root $root NA 0 0 1
3 0 main main func1.v 1 28 1
2 1 4 110011 2 1 c 0 0 b
2 2 4 110011 2 47 c 1 0 invert.a
2 3 4 90013 2 3a 10000c 0 2 invert
2 4 4 50005 0 1 400 0 0 a
2 5 4 50013 2 36 f00e 3 4
1 b 3 30005 1 0 0 0 1 1 102
1 a 4 30005 1 0 0 0 1 1 1002
4 5 5 5
3 1 main.$u0 main.$u0 func1.v 0 16 1
3 2 main.invert main.invert func1.v 18 26 1
2 6 22 4 2 3d 131802 0 0 1 2 2 $u1
1 invert 18 850009 1 0 0 0 1 1 1002
1 a 20 800006 1 0 0 0 1 1 102
4 6 0 0
3 1 main.invert.$u1 main.invert.$u1 func1.v 0 24 1
2 7 23 c000c 2 1 80c 0 0 a
2 8 23 b000b 2 1b 2080c 7 0 1 2 1102
2 9 23 20007 0 1 c00 0 0 invert
2 10 23 2000c 2 37 1180e 8 9
4 10 0 0
