{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618042058849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618042058855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 10:07:38 2021 " "Processing started: Sat Apr 10 10:07:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618042058855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618042058855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StepMotorDriver -c StepMotorDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off StepMotorDriver -c StepMotorDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618042058855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618042059165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618042059165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-bhv " "Found design unit 1: mux4to1-bhv" {  } { { "mux4to1.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/mux4to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067556 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4to1_package " "Found design unit 2: mux4to1_package" {  } { { "mux4to1.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/mux4to1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067556 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/mux4to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618042067556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067558 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067558 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618042067558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_motor_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file step_motor_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Step_Motor_Driver-main " "Found design unit 1: Step_Motor_Driver-main" {  } { { "Step_Motor_Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067559 ""} { "Info" "ISGN_ENTITY_NAME" "1 Step_Motor_Driver " "Found entity 1: Step_Motor_Driver" {  } { { "Step_Motor_Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618042067559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.vhd 3 1 " "Found 3 design units, including 1 entities, in source file driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Driver-main " "Found design unit 1: Driver-main" {  } { { "Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Driver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Driver_package " "Found design unit 2: Driver_package" {  } { { "Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Driver.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618042067561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618042067561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Step_Motor_Driver " "Elaborating entity \"Step_Motor_Driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618042067590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter Step_Motor_Driver.vhd(26) " "Verilog HDL or VHDL warning at Step_Motor_Driver.vhd(26): object \"counter\" assigned a value but never read" {  } { { "Step_Motor_Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618042067592 "|Step_Motor_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK100 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK100\"" {  } { { "Step_Motor_Driver.vhd" "CLK100" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618042067597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618042067597 "|Step_Motor_Driver|clk_div:CLK100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK200 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK200\"" {  } { { "Step_Motor_Driver.vhd" "CLK200" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618042067601 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618042067602 "|Step_Motor_Driver|clk_div:CLK200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK400 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK400\"" {  } { { "Step_Motor_Driver.vhd" "CLK400" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618042067607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618042067608 "|Step_Motor_Driver|clk_div:CLK400"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK800 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK800\"" {  } { { "Step_Motor_Driver.vhd" "CLK800" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618042067612 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618042067612 "|Step_Motor_Driver|clk_div:CLK800"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:MUX4T1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:MUX4T1\"" {  } { { "Step_Motor_Driver.vhd" "MUX4T1" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618042067616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver Driver:Dri " "Elaborating entity \"Driver\" for hierarchy \"Driver:Dri\"" {  } { { "Step_Motor_Driver.vhd" "Dri" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Step_Motor_Driver.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618042067617 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secu Driver.vhd(32) " "VHDL Process Statement warning at Driver.vhd(32): signal \"secu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Driver.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618042067618 "|Step_Motor_Driver|Driver:Dri"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secu Driver.vhd(45) " "VHDL Process Statement warning at Driver.vhd(45): signal \"secu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Driver.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618042067618 "|Step_Motor_Driver|Driver:Dri"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secu Driver.vhd(58) " "VHDL Process Statement warning at Driver.vhd(58): signal \"secu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Driver.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/Driver.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618042067618 "|Step_Motor_Driver|Driver:Dri"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux4to1:MUX4T1\|Mux0 " "Found clock multiplexer mux4to1:MUX4T1\|Mux0" {  } { { "mux4to1.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_8/mux4to1.vhd" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1618042067747 "|Step_Motor_Driver|mux4to1:MUX4T1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1618042067747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618042068081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618042068476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618042068476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618042068500 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618042068500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618042068500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618042068500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618042068510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 10:07:48 2021 " "Processing ended: Sat Apr 10 10:07:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618042068510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618042068510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618042068510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618042068510 ""}
