-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_proj_split is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    input_stream_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    input_stream_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    input_stream_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    input_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TDEST : IN STD_LOGIC_VECTOR (15 downto 0);
    output_stream_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    output_stream_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_stream_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TDEST : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_stream_TVALID : IN STD_LOGIC;
    input_stream_TREADY : OUT STD_LOGIC;
    output_stream_TVALID : OUT STD_LOGIC;
    output_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of krnl_proj_split is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "krnl_proj_split_krnl_proj_split,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.100000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=138,HLS_SYN_DSP=0,HLS_SYN_FF=6951,HLS_SYN_LUT=43478,HLS_VERSION=2023_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal input_split_U0_ap_start : STD_LOGIC;
    signal input_split_U0_start_full_n : STD_LOGIC;
    signal input_split_U0_ap_done : STD_LOGIC;
    signal input_split_U0_ap_continue : STD_LOGIC;
    signal input_split_U0_ap_idle : STD_LOGIC;
    signal input_split_U0_ap_ready : STD_LOGIC;
    signal input_split_U0_start_out : STD_LOGIC;
    signal input_split_U0_start_write : STD_LOGIC;
    signal input_split_U0_input_stream_TREADY : STD_LOGIC;
    signal input_split_U0_short_bytes_din : STD_LOGIC_VECTOR (8 downto 0);
    signal input_split_U0_short_bytes_write : STD_LOGIC;
    signal input_split_U0_long_bytes_din : STD_LOGIC_VECTOR (8 downto 0);
    signal input_split_U0_long_bytes_write : STD_LOGIC;
    signal input_split_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_split_U0_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_channel_done_bytes_channel : STD_LOGIC;
    signal bytes_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_bytes_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_bytes_channel : STD_LOGIC;
    signal ap_channel_done_dest_channel : STD_LOGIC;
    signal dest_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dest_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dest_channel : STD_LOGIC;
    signal matcher_engine_1720_16_U0_ap_start : STD_LOGIC;
    signal matcher_engine_1720_16_U0_ap_done : STD_LOGIC;
    signal matcher_engine_1720_16_U0_ap_continue : STD_LOGIC;
    signal matcher_engine_1720_16_U0_ap_idle : STD_LOGIC;
    signal matcher_engine_1720_16_U0_ap_ready : STD_LOGIC;
    signal matcher_engine_1720_16_U0_short_bytes_read : STD_LOGIC;
    signal matcher_engine_1720_16_U0_short_matches_din : STD_LOGIC_VECTOR (32 downto 0);
    signal matcher_engine_1720_16_U0_short_matches_write : STD_LOGIC;
    signal matcher_engine_957_214_U0_ap_start : STD_LOGIC;
    signal matcher_engine_957_214_U0_ap_done : STD_LOGIC;
    signal matcher_engine_957_214_U0_ap_continue : STD_LOGIC;
    signal matcher_engine_957_214_U0_ap_idle : STD_LOGIC;
    signal matcher_engine_957_214_U0_ap_ready : STD_LOGIC;
    signal matcher_engine_957_214_U0_long_bytes_read : STD_LOGIC;
    signal matcher_engine_957_214_U0_long_matches_din : STD_LOGIC_VECTOR (32 downto 0);
    signal matcher_engine_957_214_U0_long_matches_write : STD_LOGIC;
    signal merge_matches_U0_ap_start : STD_LOGIC;
    signal merge_matches_U0_ap_done : STD_LOGIC;
    signal merge_matches_U0_ap_continue : STD_LOGIC;
    signal merge_matches_U0_ap_idle : STD_LOGIC;
    signal merge_matches_U0_ap_ready : STD_LOGIC;
    signal merge_matches_U0_short_matches_read : STD_LOGIC;
    signal merge_matches_U0_long_matches_read : STD_LOGIC;
    signal merge_matches_U0_output_stream_TDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal merge_matches_U0_output_stream_TVALID : STD_LOGIC;
    signal merge_matches_U0_output_stream_TKEEP : STD_LOGIC_VECTOR (63 downto 0);
    signal merge_matches_U0_output_stream_TSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal merge_matches_U0_output_stream_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal merge_matches_U0_output_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal merge_matches_U0_output_stream_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal merge_matches_U0_output_stream_TDEST : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal Block_entry211_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry211_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry211_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry211_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry211_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry211_proc_U0_processed_bytes : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry211_proc_U0_processed_bytes_ap_vld : STD_LOGIC;
    signal Block_entry211_proc_U0_processed_cycles : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry211_proc_U0_processed_cycles_ap_vld : STD_LOGIC;
    signal short_bytes_full_n : STD_LOGIC;
    signal short_bytes_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal short_bytes_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal short_bytes_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal short_bytes_empty_n : STD_LOGIC;
    signal long_bytes_full_n : STD_LOGIC;
    signal long_bytes_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal long_bytes_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal long_bytes_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal long_bytes_empty_n : STD_LOGIC;
    signal dest_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dest_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dest_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dest_channel_empty_n : STD_LOGIC;
    signal bytes_channel_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal bytes_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal bytes_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal bytes_channel_empty_n : STD_LOGIC;
    signal short_matches_full_n : STD_LOGIC;
    signal short_matches_dout : STD_LOGIC_VECTOR (32 downto 0);
    signal short_matches_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal short_matches_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal short_matches_empty_n : STD_LOGIC;
    signal long_matches_full_n : STD_LOGIC;
    signal long_matches_dout : STD_LOGIC_VECTOR (32 downto 0);
    signal long_matches_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal long_matches_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal long_matches_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal start_for_matcher_engine_1720_16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_matcher_engine_1720_16_U0_full_n : STD_LOGIC;
    signal start_for_matcher_engine_1720_16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_matcher_engine_1720_16_U0_empty_n : STD_LOGIC;
    signal start_for_matcher_engine_957_214_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_matcher_engine_957_214_U0_full_n : STD_LOGIC;
    signal start_for_matcher_engine_957_214_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_matcher_engine_957_214_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component krnl_proj_split_input_split IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_stream_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        input_stream_TVALID : IN STD_LOGIC;
        input_stream_TREADY : OUT STD_LOGIC;
        input_stream_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        input_stream_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        input_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        input_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        input_stream_TDEST : IN STD_LOGIC_VECTOR (15 downto 0);
        short_bytes_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        short_bytes_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        short_bytes_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        short_bytes_full_n : IN STD_LOGIC;
        short_bytes_write : OUT STD_LOGIC;
        long_bytes_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        long_bytes_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        long_bytes_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        long_bytes_full_n : IN STD_LOGIC;
        long_bytes_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component krnl_proj_split_matcher_engine_1720_16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        short_bytes_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        short_bytes_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        short_bytes_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        short_bytes_empty_n : IN STD_LOGIC;
        short_bytes_read : OUT STD_LOGIC;
        short_matches_din : OUT STD_LOGIC_VECTOR (32 downto 0);
        short_matches_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        short_matches_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        short_matches_full_n : IN STD_LOGIC;
        short_matches_write : OUT STD_LOGIC );
    end component;


    component krnl_proj_split_matcher_engine_957_214_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        long_bytes_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        long_bytes_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        long_bytes_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        long_bytes_empty_n : IN STD_LOGIC;
        long_bytes_read : OUT STD_LOGIC;
        long_matches_din : OUT STD_LOGIC_VECTOR (32 downto 0);
        long_matches_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        long_matches_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        long_matches_full_n : IN STD_LOGIC;
        long_matches_write : OUT STD_LOGIC );
    end component;


    component krnl_proj_split_merge_matches IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        short_matches_dout : IN STD_LOGIC_VECTOR (32 downto 0);
        short_matches_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        short_matches_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        short_matches_empty_n : IN STD_LOGIC;
        short_matches_read : OUT STD_LOGIC;
        long_matches_dout : IN STD_LOGIC_VECTOR (32 downto 0);
        long_matches_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        long_matches_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        long_matches_empty_n : IN STD_LOGIC;
        long_matches_read : OUT STD_LOGIC;
        output_stream_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        output_stream_TVALID : OUT STD_LOGIC;
        output_stream_TREADY : IN STD_LOGIC;
        output_stream_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_stream_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_stream_TDEST : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component krnl_proj_split_Block_entry211_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        processed_bytes : OUT STD_LOGIC_VECTOR (63 downto 0);
        processed_bytes_ap_vld : OUT STD_LOGIC;
        processed_cycles : OUT STD_LOGIC_VECTOR (63 downto 0);
        processed_cycles_ap_vld : OUT STD_LOGIC );
    end component;


    component krnl_proj_split_fifo_w9_d64_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_proj_split_fifo_w16_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_proj_split_fifo_w64_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_proj_split_fifo_w33_d64_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (32 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (32 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_proj_split_start_for_matcher_engine_1720_16_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_proj_split_start_for_matcher_engine_957_214_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_proj_split_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        processed_bytes : IN STD_LOGIC_VECTOR (63 downto 0);
        processed_cycles : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component krnl_proj_split_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        processed_bytes => Block_entry211_proc_U0_processed_bytes,
        processed_cycles => Block_entry211_proc_U0_processed_cycles,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    input_split_U0 : component krnl_proj_split_input_split
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => input_split_U0_ap_start,
        start_full_n => input_split_U0_start_full_n,
        ap_done => input_split_U0_ap_done,
        ap_continue => input_split_U0_ap_continue,
        ap_idle => input_split_U0_ap_idle,
        ap_ready => input_split_U0_ap_ready,
        start_out => input_split_U0_start_out,
        start_write => input_split_U0_start_write,
        input_stream_TDATA => input_stream_TDATA,
        input_stream_TVALID => input_stream_TVALID,
        input_stream_TREADY => input_split_U0_input_stream_TREADY,
        input_stream_TKEEP => input_stream_TKEEP,
        input_stream_TSTRB => input_stream_TSTRB,
        input_stream_TUSER => input_stream_TUSER,
        input_stream_TLAST => input_stream_TLAST,
        input_stream_TID => input_stream_TID,
        input_stream_TDEST => input_stream_TDEST,
        short_bytes_din => input_split_U0_short_bytes_din,
        short_bytes_num_data_valid => short_bytes_num_data_valid,
        short_bytes_fifo_cap => short_bytes_fifo_cap,
        short_bytes_full_n => short_bytes_full_n,
        short_bytes_write => input_split_U0_short_bytes_write,
        long_bytes_din => input_split_U0_long_bytes_din,
        long_bytes_num_data_valid => long_bytes_num_data_valid,
        long_bytes_fifo_cap => long_bytes_fifo_cap,
        long_bytes_full_n => long_bytes_full_n,
        long_bytes_write => input_split_U0_long_bytes_write,
        ap_return_0 => input_split_U0_ap_return_0,
        ap_return_1 => input_split_U0_ap_return_1);

    matcher_engine_1720_16_U0 : component krnl_proj_split_matcher_engine_1720_16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => matcher_engine_1720_16_U0_ap_start,
        ap_done => matcher_engine_1720_16_U0_ap_done,
        ap_continue => matcher_engine_1720_16_U0_ap_continue,
        ap_idle => matcher_engine_1720_16_U0_ap_idle,
        ap_ready => matcher_engine_1720_16_U0_ap_ready,
        short_bytes_dout => short_bytes_dout,
        short_bytes_num_data_valid => short_bytes_num_data_valid,
        short_bytes_fifo_cap => short_bytes_fifo_cap,
        short_bytes_empty_n => short_bytes_empty_n,
        short_bytes_read => matcher_engine_1720_16_U0_short_bytes_read,
        short_matches_din => matcher_engine_1720_16_U0_short_matches_din,
        short_matches_num_data_valid => short_matches_num_data_valid,
        short_matches_fifo_cap => short_matches_fifo_cap,
        short_matches_full_n => short_matches_full_n,
        short_matches_write => matcher_engine_1720_16_U0_short_matches_write);

    matcher_engine_957_214_U0 : component krnl_proj_split_matcher_engine_957_214_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => matcher_engine_957_214_U0_ap_start,
        ap_done => matcher_engine_957_214_U0_ap_done,
        ap_continue => matcher_engine_957_214_U0_ap_continue,
        ap_idle => matcher_engine_957_214_U0_ap_idle,
        ap_ready => matcher_engine_957_214_U0_ap_ready,
        long_bytes_dout => long_bytes_dout,
        long_bytes_num_data_valid => long_bytes_num_data_valid,
        long_bytes_fifo_cap => long_bytes_fifo_cap,
        long_bytes_empty_n => long_bytes_empty_n,
        long_bytes_read => matcher_engine_957_214_U0_long_bytes_read,
        long_matches_din => matcher_engine_957_214_U0_long_matches_din,
        long_matches_num_data_valid => long_matches_num_data_valid,
        long_matches_fifo_cap => long_matches_fifo_cap,
        long_matches_full_n => long_matches_full_n,
        long_matches_write => matcher_engine_957_214_U0_long_matches_write);

    merge_matches_U0 : component krnl_proj_split_merge_matches
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => merge_matches_U0_ap_start,
        ap_done => merge_matches_U0_ap_done,
        ap_continue => merge_matches_U0_ap_continue,
        ap_idle => merge_matches_U0_ap_idle,
        ap_ready => merge_matches_U0_ap_ready,
        short_matches_dout => short_matches_dout,
        short_matches_num_data_valid => short_matches_num_data_valid,
        short_matches_fifo_cap => short_matches_fifo_cap,
        short_matches_empty_n => short_matches_empty_n,
        short_matches_read => merge_matches_U0_short_matches_read,
        long_matches_dout => long_matches_dout,
        long_matches_num_data_valid => long_matches_num_data_valid,
        long_matches_fifo_cap => long_matches_fifo_cap,
        long_matches_empty_n => long_matches_empty_n,
        long_matches_read => merge_matches_U0_long_matches_read,
        output_stream_TDATA => merge_matches_U0_output_stream_TDATA,
        output_stream_TVALID => merge_matches_U0_output_stream_TVALID,
        output_stream_TREADY => output_stream_TREADY,
        output_stream_TKEEP => merge_matches_U0_output_stream_TKEEP,
        output_stream_TSTRB => merge_matches_U0_output_stream_TSTRB,
        output_stream_TUSER => merge_matches_U0_output_stream_TUSER,
        output_stream_TLAST => merge_matches_U0_output_stream_TLAST,
        output_stream_TID => merge_matches_U0_output_stream_TID,
        output_stream_TDEST => merge_matches_U0_output_stream_TDEST,
        p_read => dest_channel_dout);

    Block_entry211_proc_U0 : component krnl_proj_split_Block_entry211_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry211_proc_U0_ap_start,
        ap_done => Block_entry211_proc_U0_ap_done,
        ap_continue => Block_entry211_proc_U0_ap_continue,
        ap_idle => Block_entry211_proc_U0_ap_idle,
        ap_ready => Block_entry211_proc_U0_ap_ready,
        p_read => bytes_channel_dout,
        processed_bytes => Block_entry211_proc_U0_processed_bytes,
        processed_bytes_ap_vld => Block_entry211_proc_U0_processed_bytes_ap_vld,
        processed_cycles => Block_entry211_proc_U0_processed_cycles,
        processed_cycles_ap_vld => Block_entry211_proc_U0_processed_cycles_ap_vld);

    short_bytes_U : component krnl_proj_split_fifo_w9_d64_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => input_split_U0_short_bytes_din,
        if_full_n => short_bytes_full_n,
        if_write => input_split_U0_short_bytes_write,
        if_dout => short_bytes_dout,
        if_num_data_valid => short_bytes_num_data_valid,
        if_fifo_cap => short_bytes_fifo_cap,
        if_empty_n => short_bytes_empty_n,
        if_read => matcher_engine_1720_16_U0_short_bytes_read);

    long_bytes_U : component krnl_proj_split_fifo_w9_d64_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => input_split_U0_long_bytes_din,
        if_full_n => long_bytes_full_n,
        if_write => input_split_U0_long_bytes_write,
        if_dout => long_bytes_dout,
        if_num_data_valid => long_bytes_num_data_valid,
        if_fifo_cap => long_bytes_fifo_cap,
        if_empty_n => long_bytes_empty_n,
        if_read => matcher_engine_957_214_U0_long_bytes_read);

    dest_channel_U : component krnl_proj_split_fifo_w16_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => input_split_U0_ap_return_0,
        if_full_n => dest_channel_full_n,
        if_write => ap_channel_done_dest_channel,
        if_dout => dest_channel_dout,
        if_num_data_valid => dest_channel_num_data_valid,
        if_fifo_cap => dest_channel_fifo_cap,
        if_empty_n => dest_channel_empty_n,
        if_read => merge_matches_U0_ap_ready);

    bytes_channel_U : component krnl_proj_split_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => input_split_U0_ap_return_1,
        if_full_n => bytes_channel_full_n,
        if_write => ap_channel_done_bytes_channel,
        if_dout => bytes_channel_dout,
        if_num_data_valid => bytes_channel_num_data_valid,
        if_fifo_cap => bytes_channel_fifo_cap,
        if_empty_n => bytes_channel_empty_n,
        if_read => Block_entry211_proc_U0_ap_ready);

    short_matches_U : component krnl_proj_split_fifo_w33_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => matcher_engine_1720_16_U0_short_matches_din,
        if_full_n => short_matches_full_n,
        if_write => matcher_engine_1720_16_U0_short_matches_write,
        if_dout => short_matches_dout,
        if_num_data_valid => short_matches_num_data_valid,
        if_fifo_cap => short_matches_fifo_cap,
        if_empty_n => short_matches_empty_n,
        if_read => merge_matches_U0_short_matches_read);

    long_matches_U : component krnl_proj_split_fifo_w33_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => matcher_engine_957_214_U0_long_matches_din,
        if_full_n => long_matches_full_n,
        if_write => matcher_engine_957_214_U0_long_matches_write,
        if_dout => long_matches_dout,
        if_num_data_valid => long_matches_num_data_valid,
        if_fifo_cap => long_matches_fifo_cap,
        if_empty_n => long_matches_empty_n,
        if_read => merge_matches_U0_long_matches_read);

    start_for_matcher_engine_1720_16_U0_U : component krnl_proj_split_start_for_matcher_engine_1720_16_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_matcher_engine_1720_16_U0_din,
        if_full_n => start_for_matcher_engine_1720_16_U0_full_n,
        if_write => input_split_U0_start_write,
        if_dout => start_for_matcher_engine_1720_16_U0_dout,
        if_empty_n => start_for_matcher_engine_1720_16_U0_empty_n,
        if_read => matcher_engine_1720_16_U0_ap_ready);

    start_for_matcher_engine_957_214_U0_U : component krnl_proj_split_start_for_matcher_engine_957_214_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_matcher_engine_957_214_U0_din,
        if_full_n => start_for_matcher_engine_957_214_U0_full_n,
        if_write => input_split_U0_start_write,
        if_dout => start_for_matcher_engine_957_214_U0_dout,
        if_empty_n => start_for_matcher_engine_957_214_U0_empty_n,
        if_read => matcher_engine_957_214_U0_ap_ready);





    ap_sync_reg_channel_write_bytes_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_bytes_channel <= ap_const_logic_0;
            else
                if (((input_split_U0_ap_done and input_split_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_bytes_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_bytes_channel <= ap_sync_channel_write_bytes_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dest_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dest_channel <= ap_const_logic_0;
            else
                if (((input_split_U0_ap_done and input_split_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dest_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dest_channel <= ap_sync_channel_write_dest_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    Block_entry211_proc_U0_ap_continue <= ap_sync_continue;
    Block_entry211_proc_U0_ap_start <= bytes_channel_empty_n;
    ap_channel_done_bytes_channel <= (input_split_U0_ap_done and (ap_sync_reg_channel_write_bytes_channel xor ap_const_logic_1));
    ap_channel_done_dest_channel <= (input_split_U0_ap_done and (ap_sync_reg_channel_write_dest_channel xor ap_const_logic_1));
    ap_done <= ap_sync_done;
    ap_idle <= (merge_matches_U0_ap_idle and matcher_engine_957_214_U0_ap_idle and matcher_engine_1720_16_U0_ap_idle and input_split_U0_ap_idle and (bytes_channel_empty_n xor ap_const_logic_1) and (dest_channel_empty_n xor ap_const_logic_1) and Block_entry211_proc_U0_ap_idle);
    ap_ready <= input_split_U0_ap_ready;
    ap_sync_channel_write_bytes_channel <= ((bytes_channel_full_n and ap_channel_done_bytes_channel) or ap_sync_reg_channel_write_bytes_channel);
    ap_sync_channel_write_dest_channel <= ((dest_channel_full_n and ap_channel_done_dest_channel) or ap_sync_reg_channel_write_dest_channel);
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (merge_matches_U0_ap_done and Block_entry211_proc_U0_ap_done);
    input_split_U0_ap_continue <= (ap_sync_channel_write_dest_channel and ap_sync_channel_write_bytes_channel);
    input_split_U0_ap_start <= ap_start;
    input_split_U0_start_full_n <= (start_for_matcher_engine_957_214_U0_full_n and start_for_matcher_engine_1720_16_U0_full_n);
    input_stream_TREADY <= input_split_U0_input_stream_TREADY;
    matcher_engine_1720_16_U0_ap_continue <= ap_const_logic_1;
    matcher_engine_1720_16_U0_ap_start <= start_for_matcher_engine_1720_16_U0_empty_n;
    matcher_engine_957_214_U0_ap_continue <= ap_const_logic_1;
    matcher_engine_957_214_U0_ap_start <= start_for_matcher_engine_957_214_U0_empty_n;
    merge_matches_U0_ap_continue <= ap_sync_continue;
    merge_matches_U0_ap_start <= dest_channel_empty_n;
    output_stream_TDATA <= merge_matches_U0_output_stream_TDATA;
    output_stream_TDEST <= merge_matches_U0_output_stream_TDEST;
    output_stream_TID <= merge_matches_U0_output_stream_TID;
    output_stream_TKEEP <= merge_matches_U0_output_stream_TKEEP;
    output_stream_TLAST <= merge_matches_U0_output_stream_TLAST;
    output_stream_TSTRB <= merge_matches_U0_output_stream_TSTRB;
    output_stream_TUSER <= merge_matches_U0_output_stream_TUSER;
    output_stream_TVALID <= merge_matches_U0_output_stream_TVALID;
    start_for_matcher_engine_1720_16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_matcher_engine_957_214_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
