library ieee;
Use ieee.std_logic_1164.all;
Use ieee.numeric_std.all;

entity Mux2 is
		generic (width : integer := 64);
		port (
				signal SEL : std_logic;
				signal D0, not D1 : std_logic_vector(width-1 downto 0);
				signal Y : std_logic_vector(width-1 downto 0);
end entity Mux2;



architecture Behavioral of Mux2 is 

begin 
	Y <= D0 when (SEL = '0') else D1;
end Behavioral
