{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 19:30:40 2008 " "Info: Processing started: Fri Dec 12 19:30:40 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AndOr_sch -c AndOr_sch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AndOr_sch -c AndOr_sch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b or_out 12.010 ns Longest " "Info: Longest tpd from source pin \"b\" to destination pin \"or_out\" is 12.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns b 1 PIN PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T5; Fanout = 2; PIN Node = 'b'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "AndOr_sch.bdf" "" { Schematic "C:/Documents and Settings/rosh/πŸ≈¡ »≠∏È/AndOr_sch/AndOr_sch.bdf" { { 128 104 272 144 "b" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.712 ns) + CELL(0.442 ns) 8.629 ns inst1 2 COMB LC_X20_Y1_N4 1 " "Info: 2: + IC(6.712 ns) + CELL(0.442 ns) = 8.629 ns; Loc. = LC_X20_Y1_N4; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { b inst1 } "NODE_NAME" } } { "AndOr_sch.bdf" "" { Schematic "C:/Documents and Settings/rosh/πŸ≈¡ »≠∏È/AndOr_sch/AndOr_sch.bdf" { { 216 368 432 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(2.108 ns) 12.010 ns or_out 3 PIN PIN_T12 0 " "Info: 3: + IC(1.273 ns) + CELL(2.108 ns) = 12.010 ns; Loc. = PIN_T12; Fanout = 0; PIN Node = 'or_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { inst1 or_out } "NODE_NAME" } } { "AndOr_sch.bdf" "" { Schematic "C:/Documents and Settings/rosh/πŸ≈¡ »≠∏È/AndOr_sch/AndOr_sch.bdf" { { 232 488 664 248 "or_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.025 ns ( 33.51 % ) " "Info: Total cell delay = 4.025 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.985 ns ( 66.49 % ) " "Info: Total interconnect delay = 7.985 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.010 ns" { b inst1 or_out } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.010 ns" { b {} b~out0 {} inst1 {} or_out {} } { 0.000ns 0.000ns 6.712ns 1.273ns } { 0.000ns 1.475ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Peak virtual memory: 123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 19:30:41 2008 " "Info: Processing ended: Fri Dec 12 19:30:41 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
