#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov 27 19:10:49 2018
# Process ID: 28344
# Current directory: D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17764 D:\Giovani\Giovani - UERGS\UERGS 2018\UERGS 2018.2\Organização de Computadores\MIPS GIOVANI E LARISSA\VFinal\MIPSOrg.xpr
# Log file: D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/vivado.log
# Journal file: D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal'
INFO: [Project 1-313] Project file moved from 'G:/Meu Drive/mips/mips' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilink/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 762.188 ; gain = 102.789
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.srcs/sources_1/new/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 822.566 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilink/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e2ebc988673b43d1b3e7982bc941e8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 822.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {{D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/tb_mips_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/tb_mips_behav.wcfg}
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 822.566 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 822.566 ; gain = 0.000
