#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025dc3912460 .scope module, "test_div_datapath" "test_div_datapath" 2 1;
 .timescale 0 0;
v0000025dc399d340_0 .net "ALU_sub", 0 0, v0000025dc3941310_0;  1 drivers
v0000025dc399d160_0 .net "LdA", 0 0, v0000025dc39414f0_0;  1 drivers
v0000025dc399cd00_0 .net "LdB", 0 0, v0000025dc3941950_0;  1 drivers
o0000025dc3949d48 .functor BUFZ 1, C4<z>; HiZ drive
v0000025dc399c800_0 .net "LdP", 0 0, o0000025dc3949d48;  0 drivers
v0000025dc399e2e0_0 .net "LdXout", 0 0, v0000025dc3941770_0;  1 drivers
v0000025dc399de80_0 .net "Pout", 15 0, v0000025dc399be70_0;  1 drivers
v0000025dc399d3e0_0 .net "clearP", 0 0, v0000025dc3941450_0;  1 drivers
v0000025dc399d980_0 .var "clock", 0 0;
v0000025dc399e420_0 .var "data_in", 15 0;
v0000025dc399c8a0_0 .net "done", 0 0, v0000025dc3940eb0_0;  1 drivers
v0000025dc399e1a0_0 .net "enable_comp", 0 0, v0000025dc39418b0_0;  1 drivers
v0000025dc399e560_0 .net "eqz", 0 0, L_0000025dc399cda0;  1 drivers
v0000025dc399d480_0 .net "incP", 0 0, v0000025dc3940ff0_0;  1 drivers
v0000025dc399d520_0 .net "sel_mux", 0 0, v0000025dc3941590_0;  1 drivers
v0000025dc399d5c0_0 .var "start", 0 0;
E_0000025dc3946390 .event anyedge, v0000025dc3940eb0_0;
S_0000025dc3933350 .scope module, "CNT" "controller" 2 8, 3 1 0, S_0000025dc3912460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "LdA";
    .port_info 1 /OUTPUT 1 "LdB";
    .port_info 2 /OUTPUT 1 "LdXout";
    .port_info 3 /OUTPUT 1 "enable_comp";
    .port_info 4 /OUTPUT 1 "incP";
    .port_info 5 /OUTPUT 1 "sel_mux_X";
    .port_info 6 /OUTPUT 1 "clearP";
    .port_info 7 /INPUT 1 "eqz";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /INPUT 1 "clock";
    .port_info 11 /OUTPUT 1 "ALU_sub";
P_0000025dc39334e0 .param/l "S0" 0 3 7, C4<000>;
P_0000025dc3933518 .param/l "S1" 0 3 7, C4<001>;
P_0000025dc3933550 .param/l "S2" 0 3 7, C4<010>;
P_0000025dc3933588 .param/l "S3" 0 3 7, C4<011>;
P_0000025dc39335c0 .param/l "S4" 0 3 7, C4<100>;
P_0000025dc39335f8 .param/l "S5" 0 3 7, C4<101>;
P_0000025dc3933630 .param/l "S6" 0 3 7, C4<110>;
P_0000025dc3933668 .param/l "S7" 0 3 7, C4<111>;
v0000025dc3941310_0 .var "ALU_sub", 0 0;
v0000025dc39414f0_0 .var "LdA", 0 0;
v0000025dc3941950_0 .var "LdB", 0 0;
v0000025dc39419f0_0 .var "LdP", 0 0;
v0000025dc3941770_0 .var "LdXout", 0 0;
v0000025dc3941450_0 .var "clearP", 0 0;
v0000025dc3941810_0 .net "clock", 0 0, v0000025dc399d980_0;  1 drivers
v0000025dc3940eb0_0 .var "done", 0 0;
v0000025dc39418b0_0 .var "enable_comp", 0 0;
v0000025dc3940f50_0 .net "eqz", 0 0, L_0000025dc399cda0;  alias, 1 drivers
v0000025dc3940ff0_0 .var "incP", 0 0;
v0000025dc3941590_0 .var "sel_mux_X", 0 0;
v0000025dc3941a90_0 .net "start", 0 0, v0000025dc399d5c0_0;  1 drivers
v0000025dc3940b90_0 .var "state", 2 0;
E_0000025dc3945910 .event anyedge, v0000025dc3940b90_0;
E_0000025dc3946510 .event posedge, v0000025dc3941810_0;
S_0000025dc393b880 .scope module, "DIV" "div_datapath" 2 7, 4 4 0, S_0000025dc3912460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LdA";
    .port_info 1 /INPUT 1 "LdB";
    .port_info 2 /INPUT 1 "LdP";
    .port_info 3 /INPUT 1 "LdXout";
    .port_info 4 /INPUT 1 "enable_comp";
    .port_info 5 /INPUT 1 "sel_mux_X";
    .port_info 6 /INPUT 1 "clearP";
    .port_info 7 /INPUT 1 "incP";
    .port_info 8 /OUTPUT 1 "eqz";
    .port_info 9 /INPUT 1 "clock";
    .port_info 10 /INPUT 16 "data_in";
    .port_info 11 /INPUT 1 "ALU_sub";
    .port_info 12 /OUTPUT 16 "Pout";
L_0000025dc3936e50 .functor NOT 1, v0000025dc399b330_0, C4<0>, C4<0>, C4<0>;
v0000025dc399a6b0_0 .net "ALU_sub", 0 0, v0000025dc3941310_0;  alias, 1 drivers
v0000025dc399c410_0 .net "Aout", 15 0, v0000025dc399bc90_0;  1 drivers
v0000025dc399a7f0_0 .net "Bout", 15 0, v0000025dc399b010_0;  1 drivers
v0000025dc399da20_0 .net "LdA", 0 0, v0000025dc39414f0_0;  alias, 1 drivers
v0000025dc399dc00_0 .net "LdB", 0 0, v0000025dc3941950_0;  alias, 1 drivers
v0000025dc399ca80_0 .net "LdP", 0 0, o0000025dc3949d48;  alias, 0 drivers
v0000025dc399d8e0_0 .net "LdXout", 0 0, v0000025dc3941770_0;  alias, 1 drivers
v0000025dc399cbc0_0 .net "Pout", 15 0, v0000025dc399be70_0;  alias, 1 drivers
v0000025dc399cb20_0 .net "X", 15 0, v0000025dc399aa70_0;  1 drivers
v0000025dc399d020_0 .net "Xout", 15 0, v0000025dc399b510_0;  1 drivers
v0000025dc399cc60_0 .net "clearP", 0 0, v0000025dc3941450_0;  alias, 1 drivers
v0000025dc399ce40_0 .net "clock", 0 0, v0000025dc399d980_0;  alias, 1 drivers
v0000025dc399d200_0 .net "data_in", 15 0, v0000025dc399e420_0;  1 drivers
v0000025dc399dfc0_0 .net "enable_comp", 0 0, v0000025dc39418b0_0;  alias, 1 drivers
v0000025dc399cee0_0 .net "eqz", 0 0, L_0000025dc399cda0;  alias, 1 drivers
v0000025dc399d0c0_0 .net "gt_A_B", 0 0, v0000025dc399b330_0;  1 drivers
v0000025dc399d7a0_0 .net "incP", 0 0, v0000025dc3940ff0_0;  alias, 1 drivers
v0000025dc399e380_0 .net "mux_X", 15 0, L_0000025dc399d660;  1 drivers
v0000025dc399c9e0_0 .net "mux_X2", 15 0, L_0000025dc399df20;  1 drivers
v0000025dc399cf80_0 .net "mux_Y", 15 0, L_0000025dc399dac0;  1 drivers
v0000025dc399d2a0_0 .net "sel_mux_X", 0 0, v0000025dc3941590_0;  alias, 1 drivers
S_0000025dc393ba10 .scope module, "A" "pipo" 4 14, 5 3 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clock";
v0000025dc3940c30_0 .net "clock", 0 0, v0000025dc399d980_0;  alias, 1 drivers
v0000025dc399bab0_0 .net "in", 15 0, v0000025dc399e420_0;  alias, 1 drivers
v0000025dc399b0b0_0 .net "load", 0 0, v0000025dc39414f0_0;  alias, 1 drivers
v0000025dc399bc90_0 .var "out", 15 0;
S_0000025dc392cee0 .scope module, "B" "pipo" 4 15, 5 3 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clock";
v0000025dc399b6f0_0 .net "clock", 0 0, v0000025dc399d980_0;  alias, 1 drivers
v0000025dc399c190_0 .net "in", 15 0, v0000025dc399e420_0;  alias, 1 drivers
v0000025dc399acf0_0 .net "load", 0 0, v0000025dc3941950_0;  alias, 1 drivers
v0000025dc399b010_0 .var "out", 15 0;
S_0000025dc392d070 .scope module, "CNT" "countP" 4 22, 6 1 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Pout";
    .port_info 1 /INPUT 1 "incP";
    .port_info 2 /INPUT 1 "clearP";
    .port_info 3 /INPUT 1 "clock";
v0000025dc399be70_0 .var "Pout", 15 0;
v0000025dc399b150_0 .net "clearP", 0 0, v0000025dc3941450_0;  alias, 1 drivers
v0000025dc399ab10_0 .net "clock", 0 0, v0000025dc399d980_0;  alias, 1 drivers
v0000025dc399ae30_0 .net "incP", 0 0, v0000025dc3940ff0_0;  alias, 1 drivers
S_0000025dc393aac0 .scope module, "COMP" "comp_gt" 4 17, 7 10 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 16 "inputA";
    .port_info 2 /INPUT 16 "inputB";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "enable";
v0000025dc399c370_0 .net "clock", 0 0, v0000025dc399d980_0;  alias, 1 drivers
v0000025dc399a9d0_0 .net "enable", 0 0, v0000025dc39418b0_0;  alias, 1 drivers
v0000025dc399aed0_0 .var "eq", 15 0;
v0000025dc399ad90_0 .var "gt", 15 0;
v0000025dc399b1f0_0 .var/i "i", 31 0;
v0000025dc399b290_0 .net "inputA", 15 0, v0000025dc399bc90_0;  alias, 1 drivers
v0000025dc399c0f0_0 .net "inputB", 15 0, v0000025dc399b010_0;  alias, 1 drivers
v0000025dc399b330_0 .var "out", 0 0;
E_0000025dc3946190/0 .event anyedge, v0000025dc39418b0_0, v0000025dc399bc90_0, v0000025dc399b010_0, v0000025dc399aed0_0;
E_0000025dc3946190/1 .event anyedge, v0000025dc399ad90_0;
E_0000025dc3946190 .event/or E_0000025dc3946190/0, E_0000025dc3946190/1;
S_0000025dc393ac50 .scope module, "EQZ" "comp_eqz" 4 23, 8 1 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eqz";
    .port_info 1 /INPUT 16 "in";
L_0000025dc3a50088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dc399bf10_0 .net/2u *"_ivl_0", 15 0, L_0000025dc3a50088;  1 drivers
v0000025dc399b8d0_0 .net *"_ivl_2", 0 0, L_0000025dc399d700;  1 drivers
L_0000025dc3a500d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dc399bd30_0 .net/2s *"_ivl_4", 1 0, L_0000025dc3a500d0;  1 drivers
L_0000025dc3a50118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025dc399c550_0 .net/2s *"_ivl_6", 1 0, L_0000025dc3a50118;  1 drivers
v0000025dc399b3d0_0 .net *"_ivl_8", 1 0, L_0000025dc399e060;  1 drivers
v0000025dc399a890_0 .net "eqz", 0 0, L_0000025dc399cda0;  alias, 1 drivers
v0000025dc399ac50_0 .net "in", 15 0, v0000025dc399aa70_0;  alias, 1 drivers
L_0000025dc399d700 .cmp/ne 16, v0000025dc399aa70_0, L_0000025dc3a50088;
L_0000025dc399e060 .functor MUXZ 2, L_0000025dc3a50118, L_0000025dc3a500d0, L_0000025dc399d700, C4<>;
L_0000025dc399cda0 .part L_0000025dc399e060, 0, 1;
S_0000025dc392c710 .scope module, "SUB" "subtractor" 4 21, 9 1 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "inputA";
    .port_info 2 /INPUT 16 "inputB";
    .port_info 3 /INPUT 1 "ALU_sub";
v0000025dc399b790_0 .net "ALU_sub", 0 0, v0000025dc3941310_0;  alias, 1 drivers
o0000025dc3949868 .functor BUFZ 1, C4<z>; HiZ drive
v0000025dc399abb0_0 .net "clock", 0 0, o0000025dc3949868;  0 drivers
v0000025dc399af70_0 .net "inputA", 15 0, v0000025dc399aa70_0;  alias, 1 drivers
v0000025dc399b470_0 .net "inputB", 15 0, L_0000025dc399dac0;  alias, 1 drivers
v0000025dc399b510_0 .var "out", 15 0;
E_0000025dc3945e10 .event anyedge, v0000025dc3941310_0;
S_0000025dc392c8a0 .scope module, "X2_m" "mux" 4 20, 10 1 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in0";
    .port_info 3 /INPUT 1 "select";
v0000025dc399c2d0_0 .net "in0", 15 0, v0000025dc399b510_0;  alias, 1 drivers
v0000025dc399b5b0_0 .net "in1", 15 0, L_0000025dc399d660;  alias, 1 drivers
v0000025dc399b650_0 .net "out", 15 0, L_0000025dc399df20;  alias, 1 drivers
v0000025dc399b830_0 .net "select", 0 0, v0000025dc3941590_0;  alias, 1 drivers
E_0000025dc3946650 .event anyedge, v0000025dc3941590_0, v0000025dc399b5b0_0, v0000025dc399b510_0;
L_0000025dc399df20 .functor MUXZ 16, v0000025dc399b510_0, L_0000025dc399d660, v0000025dc3941590_0, C4<>;
S_0000025dc3a4ea90 .scope module, "X_m" "mux" 4 18, 10 1 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in0";
    .port_info 3 /INPUT 1 "select";
v0000025dc399b970_0 .net "in0", 15 0, v0000025dc399b010_0;  alias, 1 drivers
v0000025dc399ba10_0 .net "in1", 15 0, v0000025dc399bc90_0;  alias, 1 drivers
v0000025dc399bfb0_0 .net "out", 15 0, L_0000025dc399d660;  alias, 1 drivers
v0000025dc399bb50_0 .net "select", 0 0, v0000025dc399b330_0;  alias, 1 drivers
E_0000025dc3946450 .event anyedge, v0000025dc399b330_0, v0000025dc399bc90_0, v0000025dc399b010_0;
L_0000025dc399d660 .functor MUXZ 16, v0000025dc399b010_0, v0000025dc399bc90_0, v0000025dc399b330_0, C4<>;
S_0000025dc3a4ec20 .scope module, "X_out" "pipoX" 4 16, 11 3 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clock";
v0000025dc399c230_0 .net "clock", 0 0, v0000025dc399d980_0;  alias, 1 drivers
v0000025dc399a750_0 .net "in", 15 0, L_0000025dc399df20;  alias, 1 drivers
v0000025dc399c4b0_0 .net "load", 0 0, v0000025dc3941770_0;  alias, 1 drivers
v0000025dc399aa70_0 .var "out", 15 0;
S_0000025dc3a4e560 .scope module, "Y_m" "mux" 4 19, 10 1 0, S_0000025dc393b880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in0";
    .port_info 3 /INPUT 1 "select";
v0000025dc399bbf0_0 .net "in0", 15 0, v0000025dc399b010_0;  alias, 1 drivers
v0000025dc399bdd0_0 .net "in1", 15 0, v0000025dc399bc90_0;  alias, 1 drivers
v0000025dc399c050_0 .net "out", 15 0, L_0000025dc399dac0;  alias, 1 drivers
v0000025dc399a930_0 .net "select", 0 0, L_0000025dc3936e50;  1 drivers
E_0000025dc3946610 .event anyedge, v0000025dc399a930_0, v0000025dc399bc90_0, v0000025dc399b010_0;
L_0000025dc399dac0 .functor MUXZ 16, v0000025dc399b010_0, v0000025dc399bc90_0, L_0000025dc3936e50, C4<>;
    .scope S_0000025dc393ba10;
T_0 ;
    %wait E_0000025dc3946510;
    %load/vec4 v0000025dc399b0b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000025dc399bab0_0;
    %assign/vec4 v0000025dc399bc90_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025dc392cee0;
T_1 ;
    %wait E_0000025dc3946510;
    %load/vec4 v0000025dc399acf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000025dc399c190_0;
    %assign/vec4 v0000025dc399b010_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025dc3a4ec20;
T_2 ;
    %wait E_0000025dc3946510;
    %load/vec4 v0000025dc399c4b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000025dc399a750_0;
    %assign/vec4 v0000025dc399aa70_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025dc393aac0;
T_3 ;
    %wait E_0000025dc3946190;
    %load/vec4 v0000025dc399a9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000025dc399b1f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000025dc399b1f0_0;
    %cmpi/s 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0000025dc399b290_0;
    %load/vec4 v0000025dc399b1f0_0;
    %part/s 1;
    %load/vec4 v0000025dc399c0f0_0;
    %load/vec4 v0000025dc399b1f0_0;
    %part/s 1;
    %inv;
    %and;
    %ix/getv/s 4, v0000025dc399b1f0_0;
    %store/vec4 v0000025dc399ad90_0, 4, 1;
    %load/vec4 v0000025dc399b290_0;
    %load/vec4 v0000025dc399b1f0_0;
    %part/s 1;
    %load/vec4 v0000025dc399c0f0_0;
    %load/vec4 v0000025dc399b1f0_0;
    %part/s 1;
    %xor;
    %inv;
    %ix/getv/s 4, v0000025dc399b1f0_0;
    %store/vec4 v0000025dc399aed0_0, 4, 1;
    %load/vec4 v0000025dc399aed0_0;
    %load/vec4 v0000025dc399b1f0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000025dc399ad90_0;
    %load/vec4 v0000025dc399b1f0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc399b330_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc399b330_0, 0, 1;
T_3.7 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000025dc399b1f0_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000025dc399b1f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000025dc399b1f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025dc3a4ea90;
T_4 ;
    %wait E_0000025dc3946450;
    %delay 0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000025dc3a4e560;
T_5 ;
    %wait E_0000025dc3946610;
    %delay 0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000025dc392c8a0;
T_6 ;
    %wait E_0000025dc3946650;
    %delay 0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025dc392c710;
T_7 ;
    %wait E_0000025dc3945e10;
    %load/vec4 v0000025dc399b790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000025dc399af70_0;
    %load/vec4 v0000025dc399b470_0;
    %sub;
    %store/vec4 v0000025dc399b510_0, 0, 16;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000025dc392c710;
T_8 ;
    %wait E_0000025dc3945e10;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000025dc392d070;
T_9 ;
    %wait E_0000025dc3946510;
    %load/vec4 v0000025dc399b150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025dc399be70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000025dc399ae30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000025dc399be70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000025dc399be70_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025dc3933350;
T_10 ;
    %wait E_0000025dc3946510;
    %load/vec4 v0000025dc3940b90_0;
    %cmpi/e 7, 7, 3;
    %jmp/0xz  T_10.0, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
T_10.0 ;
    %load/vec4 v0000025dc3940b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v0000025dc3941a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
T_10.12 ;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0000025dc3940f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
T_10.15 ;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000025dc3940b90_0, 0;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025dc3933350;
T_11 ;
    %wait E_0000025dc3945910;
    %load/vec4 v0000025dc3940b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc39414f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc39418b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3940ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3940eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941310_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc39414f0_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc39414f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3941950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3941450_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc39418b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3941590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3941770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941450_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc39418b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941770_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3940ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3941310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3941770_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3940ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc3941770_0, 0, 1;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc3940eb0_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000025dc3912460;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dc399d980_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dc399d5c0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000025dc3912460;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000025dc399d980_0;
    %inv;
    %store/vec4 v0000025dc399d980_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000025dc3912460;
T_14 ;
    %delay 12, 0;
    %pushi/vec4 28, 0, 16;
    %store/vec4 v0000025dc399e420_0, 0, 16;
    %delay 18, 0;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000025dc399e420_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0000025dc3912460;
T_15 ;
    %vpi_call 2 25 "$dumpfile", "div.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025dc3912460 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000025dc3912460;
T_16 ;
    %wait E_0000025dc3946390;
    %load/vec4 v0000025dc399c8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 31 "$display", "Answer = %d", v0000025dc399cbc0_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "test_div_datapath.v";
    "controller.v";
    "div_datapath.v";
    "pipo.v";
    "countP.v";
    "comp_gt.v";
    "comp_eqz.v";
    "subtractor.v";
    "mux.v";
    "pipoX.v";
