

================================================================
== Vivado HLS Report for 'Sobel_Loop_2_proc38'
================================================================
* Date:           Wed May 23 18:09:55 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    5|  308641|    5|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    4|  308640|  4 ~ 643 |          -|          -| 1 ~ 480 |    no    |
        | + Loop 1.1  |    1|     640|         2|          1|          1| 1 ~ 640 |    yes   |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      2|       0|    200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    114|
|Register         |        -|      -|     265|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     265|    314|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_23_i_fu_159_p2                |     *    |      1|  0|  12|          20|          20|
    |tmp_24_i_fu_164_p2                |     *    |      1|  0|  12|          20|          20|
    |i_fu_153_p2                       |     +    |      0|  0|  38|           1|          31|
    |j_fu_182_p2                       |     +    |      0|  0|  38|           1|          31|
    |p_sum2_i_fu_197_p2                |     +    |      0|  0|  27|          20|          20|
    |p_sum_i_fu_188_p2                 |     +    |      0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |tmp_20_i_fu_148_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_22_i_fu_177_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0| 200|         152|         212|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |i1_i_reg_110                |   9|          2|   31|         62|
    |j2_i_reg_121                |   9|          2|   31|         62|
    |p_dst_matx_cols_read_blk_n  |   9|          2|    1|          2|
    |p_dst_matx_rows_read_blk_n  |   9|          2|    1|          2|
    |p_dst_maty_cols_read_blk_n  |   9|          2|    1|          2|
    |p_dstx_V_V_blk_n            |   9|          2|    1|          2|
    |p_dsty_V_V_blk_n            |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 114|         24|   70|        144|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |i1_i_reg_110                    |  31|   0|   31|          0|
    |i_reg_230                       |  31|   0|   31|          0|
    |j2_i_reg_121                    |  31|   0|   31|          0|
    |p_dst_matx_cols_read_1_reg_211  |  32|   0|   32|          0|
    |p_dst_matx_rows_read_1_reg_206  |  32|   0|   32|          0|
    |tmp_10_reg_221                  |  20|   0|   20|          0|
    |tmp_12_reg_245                  |  20|   0|   20|          0|
    |tmp_22_i_reg_251                |   1|   0|    1|          0|
    |tmp_23_i_reg_235                |  20|   0|   20|          0|
    |tmp_24_i_reg_240                |  20|   0|   20|          0|
    |tmp_reg_216                     |  20|   0|   20|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 265|   0|  265|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|p_dst_matx_rows_read_dout     |  in |   32|   ap_fifo  | p_dst_matx_rows_read |    pointer   |
|p_dst_matx_rows_read_empty_n  |  in |    1|   ap_fifo  | p_dst_matx_rows_read |    pointer   |
|p_dst_matx_rows_read_read     | out |    1|   ap_fifo  | p_dst_matx_rows_read |    pointer   |
|p_dst_matx_cols_read_dout     |  in |   32|   ap_fifo  | p_dst_matx_cols_read |    pointer   |
|p_dst_matx_cols_read_empty_n  |  in |    1|   ap_fifo  | p_dst_matx_cols_read |    pointer   |
|p_dst_matx_cols_read_read     | out |    1|   ap_fifo  | p_dst_matx_cols_read |    pointer   |
|p_dstx_V_V_dout               |  in |    8|   ap_fifo  |      p_dstx_V_V      |    pointer   |
|p_dstx_V_V_empty_n            |  in |    1|   ap_fifo  |      p_dstx_V_V      |    pointer   |
|p_dstx_V_V_read               | out |    1|   ap_fifo  |      p_dstx_V_V      |    pointer   |
|p_dst_matx_data_V_address0    | out |   19|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_matx_data_V_ce0         | out |    1|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_matx_data_V_we0         | out |    1|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_matx_data_V_d0          | out |    8|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_maty_cols_read_dout     |  in |   32|   ap_fifo  | p_dst_maty_cols_read |    pointer   |
|p_dst_maty_cols_read_empty_n  |  in |    1|   ap_fifo  | p_dst_maty_cols_read |    pointer   |
|p_dst_maty_cols_read_read     | out |    1|   ap_fifo  | p_dst_maty_cols_read |    pointer   |
|p_dsty_V_V_dout               |  in |    8|   ap_fifo  |      p_dsty_V_V      |    pointer   |
|p_dsty_V_V_empty_n            |  in |    1|   ap_fifo  |      p_dsty_V_V      |    pointer   |
|p_dsty_V_V_read               | out |    1|   ap_fifo  |      p_dsty_V_V      |    pointer   |
|p_dst_maty_data_V_address0    | out |   19|  ap_memory |   p_dst_maty_data_V  |     array    |
|p_dst_maty_data_V_ce0         | out |    1|  ap_memory |   p_dst_maty_data_V  |     array    |
|p_dst_maty_data_V_we0         | out |    1|  ap_memory |   p_dst_maty_data_V  |     array    |
|p_dst_maty_data_V_d0          | out |    8|  ap_memory |   p_dst_maty_data_V  |     array    |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_20_i)
3 --> 
	5  / (!tmp_22_i)
	4  / (tmp_22_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dsty_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dstx_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_maty_cols_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_cols_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_rows_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_dst_matx_rows_read_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_dst_matx_rows_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_dst_matx_cols_read_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_dst_matx_cols_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_dst_maty_cols_read_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_dst_maty_cols_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_dst_matx_cols_read_1 to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1485]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %p_dst_maty_cols_read_1 to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1486]
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1477]

 <State 2> : 5.86ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i1_i = phi i31 [ 0, %entry ], [ %i, %1 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i1_cast_i = zext i31 %i1_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1477]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i31 %i1_i to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1477]
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%tmp_20_i = icmp slt i32 %i1_cast_i, %p_dst_matx_rows_read_1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1477]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.52ns)   --->   "%i = add i31 1, %i1_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1477]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_20_i, label %3, label %.exit" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1477]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1478]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 480, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1479]
ST_2 : Operation 25 [1/1] (5.86ns)   --->   "%tmp_23_i = mul i20 %tmp, %tmp_11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1485]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (5.86ns)   --->   "%tmp_24_i = mul i20 %tmp_10, %tmp_11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1486]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1480]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 2.52ns
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j2_i = phi i31 [ 0, %3 ], [ %j, %4 ]"
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j2_cast_i = zext i31 %j2_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1480]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i31 %j2_i to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1480]
ST_3 : Operation 32 [1/1] (2.47ns)   --->   "%tmp_22_i = icmp slt i32 %j2_cast_i, %p_dst_matx_cols_read_1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1480]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.52ns)   --->   "%j = add i31 1, %j2_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1480]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_22_i, label %4, label %1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1480]

 <State 4> : 6.89ns
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1481]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 640, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1482]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1483]
ST_4 : Operation 38 [1/1] (2.19ns)   --->   "%p_sum_i = add i20 %tmp_23_i, %tmp_12" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1485]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_sum_cast_i = zext i20 %p_sum_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1485]
ST_4 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dstx_V_V)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1485]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_dst_matx_data_V_add = getelementptr [307200 x i8]* %p_dst_matx_data_V, i32 0, i32 %p_sum_cast_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1485]
ST_4 : Operation 42 [1/1] (3.25ns)   --->   "store i8 %tmp_V, i8* %p_dst_matx_data_V_add, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1485]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 43 [1/1] (2.19ns)   --->   "%p_sum2_i = add i20 %tmp_24_i, %tmp_12" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1486]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_sum2_cast_i = zext i20 %p_sum2_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1486]
ST_4 : Operation 45 [1/1] (3.63ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dsty_V_V)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1486]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_dst_maty_data_V_add = getelementptr [307200 x i8]* %p_dst_maty_data_V, i32 0, i32 %p_sum2_cast_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1486]
ST_4 : Operation 47 [1/1] (3.25ns)   --->   "store i8 %tmp_V_6, i8* %p_dst_maty_data_V_add, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1486]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_17_i)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1487]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1480]

 <State 5> : 0.00ns
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_16_i)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1488]
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1477]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_dst_matx_rows_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_matx_cols_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dstx_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_matx_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_dst_maty_cols_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dsty_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_maty_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specinterface    ) [ 000000]
empty_24               (specinterface    ) [ 000000]
empty_25               (specinterface    ) [ 000000]
empty_26               (specinterface    ) [ 000000]
empty_27               (specinterface    ) [ 000000]
p_dst_matx_rows_read_1 (read             ) [ 001111]
p_dst_matx_cols_read_1 (read             ) [ 001111]
p_dst_maty_cols_read_1 (read             ) [ 000000]
tmp                    (trunc            ) [ 001111]
tmp_10                 (trunc            ) [ 001111]
StgValue_16            (br               ) [ 011111]
i1_i                   (phi              ) [ 001000]
i1_cast_i              (zext             ) [ 000000]
tmp_11                 (trunc            ) [ 000000]
tmp_20_i               (icmp             ) [ 001111]
i                      (add              ) [ 011111]
StgValue_22            (br               ) [ 000000]
tmp_16_i               (specregionbegin  ) [ 000111]
StgValue_24            (speclooptripcount) [ 000000]
tmp_23_i               (mul              ) [ 000110]
tmp_24_i               (mul              ) [ 000110]
StgValue_27            (br               ) [ 001111]
StgValue_28            (ret              ) [ 000000]
j2_i                   (phi              ) [ 000100]
j2_cast_i              (zext             ) [ 000000]
tmp_12                 (trunc            ) [ 000110]
tmp_22_i               (icmp             ) [ 001111]
j                      (add              ) [ 001111]
StgValue_34            (br               ) [ 000000]
tmp_17_i               (specregionbegin  ) [ 000000]
StgValue_36            (speclooptripcount) [ 000000]
StgValue_37            (specpipeline     ) [ 000000]
p_sum_i                (add              ) [ 000000]
p_sum_cast_i           (zext             ) [ 000000]
tmp_V                  (read             ) [ 000000]
p_dst_matx_data_V_add  (getelementptr    ) [ 000000]
StgValue_42            (store            ) [ 000000]
p_sum2_i               (add              ) [ 000000]
p_sum2_cast_i          (zext             ) [ 000000]
tmp_V_6                (read             ) [ 000000]
p_dst_maty_data_V_add  (getelementptr    ) [ 000000]
StgValue_47            (store            ) [ 000000]
empty_29               (specregionend    ) [ 000000]
StgValue_49            (br               ) [ 001111]
empty_28               (specregionend    ) [ 000000]
StgValue_51            (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_dst_matx_rows_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_rows_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_matx_cols_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_cols_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dstx_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dstx_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_matx_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_maty_cols_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_maty_cols_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dsty_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dsty_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_maty_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_maty_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_dst_matx_rows_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_matx_rows_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_dst_matx_cols_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_matx_cols_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_dst_maty_cols_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_maty_cols_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_V_6_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_dst_matx_data_V_add_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="20" slack="0"/>
<pin id="88" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_dst_matx_data_V_add/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="StgValue_42_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="19" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="0"/>
<pin id="94" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_dst_maty_data_V_add_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="20" slack="0"/>
<pin id="101" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_dst_maty_data_V_add/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_47_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="19" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i1_i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="1"/>
<pin id="112" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i1_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="31" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_i/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j2_i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="1"/>
<pin id="123" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2_i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j2_i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="31" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_i/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_10_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i1_cast_i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast_i/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_20_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="31" slack="0"/>
<pin id="156" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_23_i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="20" slack="1"/>
<pin id="161" dir="0" index="1" bw="20" slack="0"/>
<pin id="162" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_23_i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_24_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="20" slack="1"/>
<pin id="166" dir="0" index="1" bw="20" slack="0"/>
<pin id="167" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24_i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j2_cast_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast_i/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_12_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_22_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_i/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="31" slack="0"/>
<pin id="185" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_sum_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="20" slack="2"/>
<pin id="190" dir="0" index="1" bw="20" slack="1"/>
<pin id="191" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum_i/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_sum_cast_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="20" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum_cast_i/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_sum2_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="20" slack="2"/>
<pin id="199" dir="0" index="1" bw="20" slack="1"/>
<pin id="200" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum2_i/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_sum2_cast_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="20" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum2_cast_i/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_dst_matx_rows_read_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_matx_rows_read_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="p_dst_matx_cols_read_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2"/>
<pin id="213" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_dst_matx_cols_read_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="20" slack="1"/>
<pin id="218" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_10_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="20" slack="1"/>
<pin id="223" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_20_i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_23_i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="20" slack="2"/>
<pin id="237" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_24_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="20" slack="2"/>
<pin id="242" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_12_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="20" slack="1"/>
<pin id="247" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_22_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22_i "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="72" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="78" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="60" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="66" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="114" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="114" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="140" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="114" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="144" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="144" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="125" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="125" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="169" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="125" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="195"><net_src comp="188" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="204"><net_src comp="197" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="209"><net_src comp="54" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="214"><net_src comp="60" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="219"><net_src comp="132" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="224"><net_src comp="136" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="229"><net_src comp="148" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="153" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="238"><net_src comp="159" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="243"><net_src comp="164" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="248"><net_src comp="173" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="254"><net_src comp="177" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="182" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_matx_data_V | {4 }
	Port: p_dst_maty_data_V | {4 }
 - Input state : 
	Port: Sobel_Loop_2_proc38 : p_dst_matx_rows_read | {1 }
	Port: Sobel_Loop_2_proc38 : p_dst_matx_cols_read | {1 }
	Port: Sobel_Loop_2_proc38 : p_dstx_V_V | {4 }
	Port: Sobel_Loop_2_proc38 : p_dst_matx_data_V | {}
	Port: Sobel_Loop_2_proc38 : p_dst_maty_cols_read | {1 }
	Port: Sobel_Loop_2_proc38 : p_dsty_V_V | {4 }
	Port: Sobel_Loop_2_proc38 : p_dst_maty_data_V | {}
  - Chain level:
	State 1
	State 2
		i1_cast_i : 1
		tmp_11 : 1
		tmp_20_i : 2
		i : 1
		StgValue_22 : 3
		tmp_23_i : 2
		tmp_24_i : 2
	State 3
		j2_cast_i : 1
		tmp_12 : 1
		tmp_22_i : 2
		j : 1
		StgValue_34 : 3
	State 4
		p_sum_cast_i : 1
		p_dst_matx_data_V_add : 2
		StgValue_42 : 3
		p_sum2_cast_i : 1
		p_dst_maty_data_V_add : 2
		StgValue_47 : 3
		empty_29 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |              i_fu_153             |    0    |    0    |    38   |
|    add   |              j_fu_182             |    0    |    0    |    38   |
|          |           p_sum_i_fu_188          |    0    |    0    |    27   |
|          |          p_sum2_i_fu_197          |    0    |    0    |    27   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          tmp_20_i_fu_148          |    0    |    0    |    18   |
|          |          tmp_22_i_fu_177          |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |          tmp_23_i_fu_159          |    1    |    0    |    12   |
|          |          tmp_24_i_fu_164          |    1    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          | p_dst_matx_rows_read_1_read_fu_54 |    0    |    0    |    0    |
|          | p_dst_matx_cols_read_1_read_fu_60 |    0    |    0    |    0    |
|   read   | p_dst_maty_cols_read_1_read_fu_66 |    0    |    0    |    0    |
|          |          tmp_V_read_fu_72         |    0    |    0    |    0    |
|          |         tmp_V_6_read_fu_78        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_132            |    0    |    0    |    0    |
|   trunc  |           tmp_10_fu_136           |    0    |    0    |    0    |
|          |           tmp_11_fu_144           |    0    |    0    |    0    |
|          |           tmp_12_fu_173           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          i1_cast_i_fu_140         |    0    |    0    |    0    |
|   zext   |          j2_cast_i_fu_169         |    0    |    0    |    0    |
|          |        p_sum_cast_i_fu_192        |    0    |    0    |    0    |
|          |        p_sum2_cast_i_fu_201       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |    0    |   190   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         i1_i_reg_110         |   31   |
|           i_reg_230          |   31   |
|         j2_i_reg_121         |   31   |
|           j_reg_255          |   31   |
|p_dst_matx_cols_read_1_reg_211|   32   |
|p_dst_matx_rows_read_1_reg_206|   32   |
|        tmp_10_reg_221        |   20   |
|        tmp_12_reg_245        |   20   |
|       tmp_20_i_reg_226       |    1   |
|       tmp_22_i_reg_251       |    1   |
|       tmp_23_i_reg_235       |   20   |
|       tmp_24_i_reg_240       |   20   |
|          tmp_reg_216         |   20   |
+------------------------------+--------+
|             Total            |   290  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   290  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   290  |   190  |
+-----------+--------+--------+--------+
