# Quantizer-design-2-
In the previous project, if we nonlinearize the 15-bit Mid-Rise quantifier S / H circuit, the simulation of the circuit in question is equal to two amplitude input sinusoidal signals of 1V and 0.1V:
