TimeQuest Timing Analyzer report for PICO16a_system
Tue Jan 14 16:52:28 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Signal Integrity Metrics (Slow 1200mv 0c Model)
 68. Signal Integrity Metrics (Slow 1200mv 85c Model)
 69. Signal Integrity Metrics (Fast 1200mv 0c Model)
 70. Setup Transfers
 71. Hold Transfers
 72. Recovery Transfers
 73. Removal Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; PICO16a_system                                    ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 120.05 MHz ; 120.05 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.835 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.385 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.421 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.962 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.490 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.835 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.311     ; 3.872      ;
; 46.012 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 4.171      ;
; 46.095 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.080      ;
; 46.103 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 4.080      ;
; 46.212 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.971      ;
; 46.231 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.947      ;
; 46.256 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.921      ;
; 46.284 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.899      ;
; 46.328 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.855      ;
; 46.330 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.847      ;
; 46.350 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 3.834      ;
; 46.401 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.782      ;
; 46.502 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.681      ;
; 46.599 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.583      ;
; 46.612 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.565      ;
; 46.684 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.495      ;
; 46.701 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.481      ;
; 46.806 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.373      ;
; 46.816 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.363      ;
; 46.923 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.257      ;
; 47.024 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 3.160      ;
; 47.136 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.044      ;
; 47.239 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.941      ;
; 47.356 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.822      ;
; 47.639 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.540      ;
; 47.723 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.459      ;
; 48.316 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.863      ;
; 48.641 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.538      ;
; 94.599 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 5.055      ;
; 94.908 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.363     ; 4.747      ;
; 94.940 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.357     ; 4.721      ;
; 94.956 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.377     ; 4.685      ;
; 94.975 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.380     ; 4.663      ;
; 94.980 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.373     ; 4.665      ;
; 95.047 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 4.611      ;
; 95.214 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 4.445      ;
; 95.354 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.298      ;
; 95.386 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.266      ;
; 95.393 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.259      ;
; 95.395 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.257      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.523      ;
; 95.424 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.228      ;
; 95.427 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.225      ;
; 95.430 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.508      ;
; 95.430 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.508      ;
; 95.431 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.221      ;
; 95.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.500      ;
; 95.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.500      ;
; 95.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.500      ;
; 95.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.500      ;
; 95.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.500      ;
; 95.500 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.438      ;
; 95.500 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.438      ;
; 95.500 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.438      ;
; 95.529 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.414      ;
; 95.529 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.414      ;
; 95.535 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.117      ;
; 95.593 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.348      ;
; 95.593 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.348      ;
; 95.593 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.348      ;
; 95.646 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.291      ;
; 95.647 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.005      ;
; 95.675 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 3.977      ;
; 95.730 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.207      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.195      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
; 95.753 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.192      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.385 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                         ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.424 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.366      ; 1.012      ;
; 0.425 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.709      ;
; 0.426 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.710      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.366      ; 1.017      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.436 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.031      ;
; 0.437 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.034      ;
; 0.440 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.035      ;
; 0.441 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.036      ;
; 0.442 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.037      ;
; 0.444 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.039      ;
; 0.444 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.447 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.040      ;
; 0.450 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.043      ;
; 0.450 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.043      ;
; 0.451 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.050      ;
; 0.455 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.050      ;
; 0.456 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.051      ;
; 0.457 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.052      ;
; 0.459 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.462 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.057      ;
; 0.463 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.729      ;
; 0.463 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.058      ;
; 0.464 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                  ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.730      ;
; 0.465 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.060      ;
; 0.465 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.060      ;
; 0.466 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.732      ;
; 0.466 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.059      ;
; 0.467 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                           ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.733      ;
; 0.468 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.734      ;
; 0.469 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.062      ;
; 0.473 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.066      ;
; 0.480 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.075      ;
; 0.481 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.074      ;
; 0.482 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.748      ;
; 0.492 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.087      ;
; 0.497 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.090      ;
; 0.497 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.763      ;
; 0.501 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.094      ;
; 0.553 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.421 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.758      ;
; 97.249 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.692      ;
; 97.249 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.692      ;
; 97.249 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.692      ;
; 97.249 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.692      ;
; 97.374 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.565      ;
; 97.374 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.565      ;
; 97.374 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.565      ;
; 97.374 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.565      ;
; 97.515 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.424      ;
; 97.515 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.424      ;
; 97.515 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.424      ;
; 97.515 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.424      ;
; 97.604 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.337      ;
; 97.604 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.337      ;
; 97.604 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.337      ;
; 97.604 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.337      ;
; 97.614 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.323      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.146      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.145      ;
; 97.810 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.126      ;
; 97.810 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.117      ;
; 97.819 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.117      ;
; 97.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.112      ;
; 97.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.112      ;
; 97.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.112      ;
; 97.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.112      ;
; 97.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.112      ;
; 97.842 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.095      ;
; 97.868 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.071      ;
; 97.868 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.071      ;
; 97.868 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.071      ;
; 97.868 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.071      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.897 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.043      ;
; 97.997 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.942      ;
; 97.997 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.942      ;
; 97.997 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.942      ;
; 97.997 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.942      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.881      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.075 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.860      ;
; 98.087 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.859      ;
; 98.087 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.859      ;
; 98.087 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.859      ;
; 98.087 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.859      ;
; 98.087 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.859      ;
; 98.088 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.821      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
; 98.134 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.801      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.962 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.518      ; 1.666      ;
; 0.962 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.518      ; 1.666      ;
; 0.962 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.518      ; 1.666      ;
; 1.167 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.434      ;
; 1.167 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.434      ;
; 1.167 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.434      ;
; 1.167 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.434      ;
; 1.167 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.434      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.468      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.468      ;
; 1.203 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.468      ;
; 1.357 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.626      ;
; 1.357 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.626      ;
; 1.374 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.641      ;
; 1.374 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.641      ;
; 1.374 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.641      ;
; 1.374 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.641      ;
; 1.374 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.641      ;
; 1.374 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.641      ;
; 1.390 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.659      ;
; 1.390 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.659      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.686      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.430 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.697      ;
; 1.468 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.736      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.469 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.732      ;
; 1.474 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.748      ;
; 1.474 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.748      ;
; 1.474 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.748      ;
; 1.474 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.748      ;
; 1.474 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.748      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.743      ;
; 1.541 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.541 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.541 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.541 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.645 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.912      ;
; 1.645 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.912      ;
; 1.645 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.912      ;
; 1.645 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.912      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.676 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.944      ;
; 1.717 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.982      ;
; 1.726 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.992      ;
; 1.726 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.992      ;
; 1.726 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.992      ;
; 1.726 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.992      ;
; 1.726 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.992      ;
; 1.730 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.993      ;
; 1.730 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.993      ;
; 1.739 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.002      ;
; 1.739 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.002      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.010      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.010      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.010      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                                               ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_we_reg                                                                     ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_we_reg                                        ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_address_reg0                                  ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_we_reg                                        ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                         ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                               ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_datain_reg0                                   ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                          ;
; 49.548 ; 49.768       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                    ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                          ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                          ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                          ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                   ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                   ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.376 ; 2.620 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.500 ; 7.516 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.704  ; 0.540  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.360 ; -1.428 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.100 ; 14.622 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.701 ; 12.225 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; CLOCK_50   ; LEDR[16]    ;        ; 10.757 ; 10.737 ;        ;
; CLOCK_50   ; LEDR[17]    ; 10.271 ;        ;        ; 10.283 ;
; KEY[0]     ; LEDR[16]    ; 13.777 ; 13.874 ; 14.189 ; 14.277 ;
; KEY[0]     ; LEDR[17]    ; 13.388 ; 13.323 ; 13.791 ; 13.735 ;
; KEY[1]     ; LEDR[16]    ;        ; 12.848 ; 13.171 ;        ;
; KEY[1]     ; LEDR[17]    ; 12.362 ;        ;        ; 12.717 ;
; SW[16]     ; LEDR[16]    ; 13.276 ; 13.364 ; 13.742 ; 13.839 ;
; SW[16]     ; LEDR[17]    ; 12.878 ; 12.822 ; 13.353 ; 13.288 ;
; SW[17]     ; LEDR[16]    ; 13.657 ; 13.754 ; 14.175 ; 14.263 ;
; SW[17]     ; LEDR[17]    ; 13.268 ; 13.203 ; 13.777 ; 13.721 ;
; TD_CLK27   ; VGA_CLK     ;        ; 4.651  ; 4.735  ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; CLOCK_50   ; LEDR[16]    ;        ; 10.273 ; 10.266 ;        ;
; CLOCK_50   ; LEDR[17]    ; 9.808  ;        ;        ; 9.831  ;
; KEY[0]     ; LEDR[16]    ; 12.376 ; 12.476 ; 12.799 ; 12.863 ;
; KEY[0]     ; LEDR[17]    ; 12.011 ; 11.941 ; 12.398 ; 12.364 ;
; KEY[1]     ; LEDR[16]    ;        ; 11.964 ; 12.270 ;        ;
; KEY[1]     ; LEDR[17]    ; 11.499 ;        ;        ; 11.835 ;
; SW[16]     ; LEDR[16]    ; 11.896 ; 11.996 ; 12.366 ; 12.430 ;
; SW[16]     ; LEDR[17]    ; 11.531 ; 11.461 ; 11.965 ; 11.931 ;
; SW[17]     ; LEDR[16]    ; 12.262 ; 12.326 ; 12.697 ; 12.797 ;
; SW[17]     ; LEDR[17]    ; 11.861 ; 11.827 ; 12.332 ; 12.262 ;
; TD_CLK27   ; VGA_CLK     ;        ; 4.515  ; 4.599  ;        ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 134.48 MHz ; 134.48 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.282 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.338 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.678 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.886 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.401 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.282 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.192     ; 3.545      ;
; 46.455 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.802      ;
; 46.467 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.797      ;
; 46.526 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.739      ;
; 46.605 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.659      ;
; 46.649 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.611      ;
; 46.653 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.608      ;
; 46.700 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.565      ;
; 46.703 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.561      ;
; 46.744 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.522      ;
; 46.765 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.499      ;
; 46.777 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.483      ;
; 46.908 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.357      ;
; 46.938 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.325      ;
; 46.963 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.297      ;
; 47.055 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.209      ;
; 47.081 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.181      ;
; 47.156 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.106      ;
; 47.186 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.076      ;
; 47.282 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.980      ;
; 47.383 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.883      ;
; 47.462 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.800      ;
; 47.561 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.701      ;
; 47.698 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.563      ;
; 47.926 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.335      ;
; 48.008 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.257      ;
; 48.566 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.696      ;
; 48.878 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.383      ;
; 95.071 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 4.631      ;
; 95.363 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 4.340      ;
; 95.390 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 4.317      ;
; 95.395 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.333     ; 4.291      ;
; 95.409 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.335     ; 4.275      ;
; 95.413 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.330     ; 4.276      ;
; 95.491 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.213      ;
; 95.643 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 4.062      ;
; 95.776 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.920      ;
; 95.785 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.163      ;
; 95.785 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.163      ;
; 95.786 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.162      ;
; 95.786 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.162      ;
; 95.786 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.162      ;
; 95.786 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.162      ;
; 95.786 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.162      ;
; 95.809 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.887      ;
; 95.813 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.883      ;
; 95.815 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.881      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.119      ;
; 95.836 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.113      ;
; 95.836 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.113      ;
; 95.836 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.113      ;
; 95.841 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.855      ;
; 95.844 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.852      ;
; 95.848 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.848      ;
; 95.869 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.083      ;
; 95.869 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.083      ;
; 95.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.038      ;
; 95.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.038      ;
; 95.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.038      ;
; 95.941 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.755      ;
; 96.042 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.654      ;
; 96.044 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.903      ;
; 96.086 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 3.610      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.844      ;
; 96.101 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.846      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
; 96.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.832      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.338 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                         ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.384 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.643      ;
; 0.385 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.644      ;
; 0.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.388 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.389 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.409 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.416 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                  ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.421 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                           ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.423 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.670      ;
; 0.429 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.953      ;
; 0.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.674      ;
; 0.432 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.956      ;
; 0.438 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.967      ;
; 0.438 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.968      ;
; 0.440 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.970      ;
; 0.441 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.970      ;
; 0.442 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.685      ;
; 0.442 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.971      ;
; 0.442 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.972      ;
; 0.443 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.973      ;
; 0.444 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.974      ;
; 0.446 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.976      ;
; 0.453 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.983      ;
; 0.455 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.985      ;
; 0.455 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.985      ;
; 0.456 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.986      ;
; 0.457 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.700      ;
; 0.458 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.987      ;
; 0.460 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.990      ;
; 0.462 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.991      ;
; 0.463 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.993      ;
; 0.464 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.993      ;
; 0.467 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.997      ;
; 0.467 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.997      ;
; 0.474 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 1.003      ;
; 0.478 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 1.008      ;
; 0.489 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 1.018      ;
; 0.492 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 1.022      ;
; 0.493 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 1.022      ;
; 0.507 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.678 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.583      ;
; 97.533 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.417      ;
; 97.533 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.417      ;
; 97.533 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.417      ;
; 97.533 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.417      ;
; 97.645 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.304      ;
; 97.645 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.304      ;
; 97.645 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.304      ;
; 97.645 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.304      ;
; 97.759 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.190      ;
; 97.759 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.190      ;
; 97.759 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.190      ;
; 97.759 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.190      ;
; 97.812 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.138      ;
; 97.812 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.138      ;
; 97.812 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.138      ;
; 97.812 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.138      ;
; 97.826 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.122      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.931      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.929      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.920      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.920      ;
; 98.038 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.908      ;
; 98.038 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.908      ;
; 98.042 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.906      ;
; 98.042 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.906      ;
; 98.042 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.906      ;
; 98.042 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.906      ;
; 98.042 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.906      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.898      ;
; 98.082 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.867      ;
; 98.082 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.867      ;
; 98.082 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.867      ;
; 98.082 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.867      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.864      ;
; 98.202 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.747      ;
; 98.202 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.747      ;
; 98.202 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.747      ;
; 98.202 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.747      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.722      ;
; 98.244 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.705      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.272 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.674      ;
; 98.281 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.674      ;
; 98.281 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.674      ;
; 98.281 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.674      ;
; 98.281 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.674      ;
; 98.281 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.674      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.316 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.633      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
; 98.326 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.619      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.886 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.472      ; 1.529      ;
; 0.886 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.472      ; 1.529      ;
; 0.886 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.472      ; 1.529      ;
; 1.065 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.308      ;
; 1.065 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.308      ;
; 1.065 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.308      ;
; 1.065 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.308      ;
; 1.065 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.308      ;
; 1.100 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.341      ;
; 1.100 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.341      ;
; 1.100 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.341      ;
; 1.241 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.487      ;
; 1.241 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.487      ;
; 1.262 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.506      ;
; 1.262 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.506      ;
; 1.262 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.506      ;
; 1.262 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.506      ;
; 1.262 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.506      ;
; 1.262 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.506      ;
; 1.275 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.521      ;
; 1.275 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.521      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.309 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.548      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.313 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.557      ;
; 1.314 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.559      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.584      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.596      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.596      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.596      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.596      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.596      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.348 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.589      ;
; 1.414 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.414 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.414 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.414 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.508 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.751      ;
; 1.508 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.751      ;
; 1.508 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.751      ;
; 1.508 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.751      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.516 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.760      ;
; 1.566 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.809      ;
; 1.577 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.577 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.577 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.577 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.577 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.585 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.827      ;
; 1.585 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.827      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.831      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.831      ;
; 1.604 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.849      ;
; 1.606 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.849      ;
; 1.606 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.849      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_address_reg0                                  ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_we_reg                                        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_we_reg                                        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                                               ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_we_reg                                                                     ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_datain_reg0                                   ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                         ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                               ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                          ;
; 49.478 ; 49.696       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                   ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                   ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                   ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                   ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                   ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                            ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.384 ; 2.728 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.411 ; 7.372 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.504  ; 0.281  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.533 ; -1.669 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.077 ; 13.562 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.717 ; 11.202 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; CLOCK_50   ; LEDR[16]    ;        ; 9.803  ; 9.760  ;        ;
; CLOCK_50   ; LEDR[17]    ; 9.353  ;        ;        ; 9.355  ;
; KEY[0]     ; LEDR[16]    ; 12.407 ; 12.598 ; 12.619 ; 12.805 ;
; KEY[0]     ; LEDR[17]    ; 12.148 ; 12.002 ; 12.355 ; 12.214 ;
; KEY[1]     ; LEDR[16]    ;        ; 11.627 ; 11.711 ;        ;
; KEY[1]     ; LEDR[17]    ; 11.177 ;        ;        ; 11.306 ;
; SW[16]     ; LEDR[16]    ; 11.918 ; 12.104 ; 12.226 ; 12.417 ;
; SW[16]     ; LEDR[17]    ; 11.654 ; 11.513 ; 11.967 ; 11.821 ;
; SW[17]     ; LEDR[16]    ; 12.282 ; 12.473 ; 12.611 ; 12.797 ;
; SW[17]     ; LEDR[17]    ; 12.023 ; 11.877 ; 12.347 ; 12.206 ;
; TD_CLK27   ; VGA_CLK     ;        ; 4.206  ; 4.355  ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; CLOCK_50   ; LEDR[16]    ;        ; 9.352  ; 9.321  ;        ;
; CLOCK_50   ; LEDR[17]    ; 8.920  ;        ;        ; 8.932  ;
; KEY[0]     ; LEDR[16]    ; 11.111 ; 11.328 ; 11.341 ; 11.527 ;
; KEY[0]     ; LEDR[17]    ; 10.896 ; 10.722 ; 11.095 ; 10.952 ;
; KEY[1]     ; LEDR[16]    ;        ; 10.815 ; 10.885 ;        ;
; KEY[1]     ; LEDR[17]    ; 10.383 ;        ;        ; 10.496 ;
; SW[16]     ; LEDR[16]    ; 10.656 ; 10.873 ; 10.950 ; 11.136 ;
; SW[16]     ; LEDR[17]    ; 10.441 ; 10.267 ; 10.704 ; 10.561 ;
; SW[17]     ; LEDR[16]    ; 10.988 ; 11.174 ; 11.258 ; 11.475 ;
; SW[17]     ; LEDR[17]    ; 10.742 ; 10.599 ; 11.043 ; 10.869 ;
; TD_CLK27   ; VGA_CLK     ;        ; 4.068  ; 4.214  ;        ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.331 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.173 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.570 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.458 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.284 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.331 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 1.899      ;
; 48.404 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.050      ;
; 48.423 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.026      ;
; 48.485 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.967      ;
; 48.505 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.950      ;
; 48.548 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.907      ;
; 48.558 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.891      ;
; 48.561 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.893      ;
; 48.568 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.889      ;
; 48.571 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.878      ;
; 48.578 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.876      ;
; 48.615 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.839      ;
; 48.643 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.812      ;
; 48.689 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.764      ;
; 48.703 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.750      ;
; 48.710 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.739      ;
; 48.737 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.717      ;
; 48.769 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.684      ;
; 48.821 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.630      ;
; 48.894 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.558      ;
; 48.896 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.560      ;
; 49.010 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.442      ;
; 49.057 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.395      ;
; 49.069 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.381      ;
; 49.206 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.251      ;
; 49.218 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.232      ;
; 49.514 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.939      ;
; 49.688 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.762      ;
; 97.575 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.256      ;
; 97.702 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.267      ;
; 97.702 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.267      ;
; 97.709 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.258      ;
; 97.709 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.258      ;
; 97.709 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.258      ;
; 97.709 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.258      ;
; 97.709 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.258      ;
; 97.721 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.192     ; 2.094      ;
; 97.724 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 2.089      ;
; 97.728 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.104      ;
; 97.738 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.080      ;
; 97.741 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.229      ;
; 97.741 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.229      ;
; 97.741 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.229      ;
; 97.758 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.171     ; 2.078      ;
; 97.765 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.208      ;
; 97.765 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.208      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.802 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.169      ;
; 97.814 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 2.019      ;
; 97.896 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 1.939      ;
; 97.901 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.066      ;
; 97.913 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.054      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.916 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                  ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.051      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.039      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.036      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.173 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                         ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.476      ;
; 0.189 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.478      ;
; 0.192 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.326      ;
; 0.193 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.327      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.484      ;
; 0.194 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.484      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.485      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.486      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.487      ;
; 0.197 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.487      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.490      ;
; 0.200 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.490      ;
; 0.201 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.491      ;
; 0.201 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.491      ;
; 0.201 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.491      ;
; 0.201 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.491      ;
; 0.201 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.491      ;
; 0.202 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                   ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.493      ;
; 0.203 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.494      ;
; 0.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.495      ;
; 0.206 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.496      ;
; 0.206 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                         ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.496      ;
; 0.206 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]        ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.498      ;
; 0.209 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.499      ;
; 0.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.335      ;
; 0.210 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.500      ;
; 0.211 ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                  ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                           ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.337      ;
; 0.212 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.502      ;
; 0.214 ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.339      ;
; 0.216 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.341      ;
; 0.217 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.507      ;
; 0.221 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.511      ;
; 0.224 ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                          ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.514      ;
; 0.226 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.351      ;
; 0.247 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                      ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.570 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.880      ;
; 98.615 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.354      ;
; 98.615 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.354      ;
; 98.615 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.354      ;
; 98.615 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.354      ;
; 98.680 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.287      ;
; 98.680 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.287      ;
; 98.680 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.287      ;
; 98.680 ; sld_hub:auto_hub|irf_reg[3][4]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.287      ;
; 98.742 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.225      ;
; 98.742 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.225      ;
; 98.742 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.225      ;
; 98.742 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.225      ;
; 98.780 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.187      ;
; 98.792 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.177      ;
; 98.792 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.177      ;
; 98.792 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.177      ;
; 98.792 ; sld_hub:auto_hub|irf_reg[1][4]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.177      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.868 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.099      ;
; 98.875 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.094      ;
; 98.884 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.082      ;
; 98.884 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.082      ;
; 98.885 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.891 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.077      ;
; 98.891 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.077      ;
; 98.891 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.077      ;
; 98.891 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.077      ;
; 98.891 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.077      ;
; 98.893 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.075      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.936 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.031      ;
; 98.954 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.012      ;
; 98.954 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.012      ;
; 98.954 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.012      ;
; 98.954 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.012      ;
; 99.010 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.956      ;
; 99.010 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.956      ;
; 99.010 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.956      ;
; 99.010 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.956      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.950      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.018 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.946      ;
; 99.031 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.939      ;
; 99.031 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.939      ;
; 99.031 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.939      ;
; 99.031 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.939      ;
; 99.031 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.939      ;
; 99.031 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.938      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
; 99.063 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.898      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.458 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.249      ; 0.791      ;
; 0.458 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.249      ; 0.791      ;
; 0.458 ; sld_hub:auto_hub|irf_reg[2][3]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.249      ; 0.791      ;
; 0.558 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.684      ;
; 0.558 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.684      ;
; 0.558 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.684      ;
; 0.558 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.684      ;
; 0.558 ; sld_hub:auto_hub|irf_reg[1][3]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.684      ;
; 0.578 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.578 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.578 ; sld_hub:auto_hub|irf_reg[3][3]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.702      ;
; 0.645 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.649 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.775      ;
; 0.649 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.775      ;
; 0.649 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.775      ;
; 0.649 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.775      ;
; 0.649 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.775      ;
; 0.649 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.775      ;
; 0.660 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.790      ;
; 0.660 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.790      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.668 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; sld_hub:auto_hub|irf_reg[3][0]                      ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.796      ;
; 0.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.808      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.707 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.707 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.707 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.707 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.707 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.721 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.848      ;
; 0.721 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.848      ;
; 0.721 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.848      ;
; 0.721 ; sld_hub:auto_hub|irf_reg[2][0]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.848      ;
; 0.770 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.897      ;
; 0.770 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.897      ;
; 0.770 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.897      ;
; 0.770 ; sld_hub:auto_hub|irf_reg[2][4]                      ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.897      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.787 ; sld_hub:auto_hub|irf_reg[1][0]                      ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.914      ;
; 0.817 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.944      ;
; 0.819 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.819 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.819 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.819 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.819 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.952      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.948      ;
; 0.823 ; sld_hub:auto_hub|clr_reg                            ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.948      ;
; 0.825 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.825 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.955      ;
; 0.829 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.955      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_address_reg0                                                                        ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_we_reg                                                                              ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_we_reg       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_address_reg0                              ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_we_reg                                    ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a0~portb_datain_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_we_reg       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_we_reg       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a6~portb_datain_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a7~portb_datain_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a2~portb_datain_reg0  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a4~portb_datain_reg0  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_address_reg0 ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_we_reg       ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ram_block3a0~portb_datain_reg0                               ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a1~portb_datain_reg0  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a3~portb_datain_reg0  ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ram_block3a5~portb_datain_reg0  ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                   ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                            ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                            ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                            ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                            ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                            ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                            ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                            ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                            ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                 ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                 ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.940 ; 1.264 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.934 ; 3.457 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.599  ; 0.198  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.246 ; -0.632 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.583 ; 7.899 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.354 ; 6.676 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; LEDR[16]    ;       ; 5.523 ; 6.118 ;       ;
; CLOCK_50   ; LEDR[17]    ; 5.290 ;       ;       ; 5.863 ;
; KEY[0]     ; LEDR[16]    ; 7.205 ; 7.005 ; 7.960 ; 7.753 ;
; KEY[0]     ; LEDR[17]    ; 6.772 ; 6.950 ; 7.520 ; 7.705 ;
; KEY[1]     ; LEDR[16]    ;       ; 6.561 ; 7.429 ;       ;
; KEY[1]     ; LEDR[17]    ; 6.328 ;       ;       ; 7.174 ;
; SW[16]     ; LEDR[16]    ; 7.031 ; 6.824 ; 7.719 ; 7.522 ;
; SW[16]     ; LEDR[17]    ; 6.591 ; 6.776 ; 7.289 ; 7.464 ;
; SW[17]     ; LEDR[16]    ; 7.212 ; 7.012 ; 7.962 ; 7.755 ;
; SW[17]     ; LEDR[17]    ; 6.779 ; 6.957 ; 7.522 ; 7.707 ;
; TD_CLK27   ; VGA_CLK     ;       ; 2.542 ; 2.966 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; LEDR[16]    ;       ; 5.275 ; 5.869 ;       ;
; CLOCK_50   ; LEDR[17]    ; 5.051 ;       ;       ; 5.624 ;
; KEY[0]     ; LEDR[16]    ; 6.541 ; 6.308 ; 7.291 ; 7.038 ;
; KEY[0]     ; LEDR[17]    ; 6.084 ; 6.296 ; 6.814 ; 7.046 ;
; KEY[1]     ; LEDR[16]    ;       ; 6.119 ; 6.982 ;       ;
; KEY[1]     ; LEDR[17]    ; 5.895 ;       ;       ; 6.737 ;
; SW[16]     ; LEDR[16]    ; 6.356 ; 6.123 ; 7.075 ; 6.822 ;
; SW[16]     ; LEDR[17]    ; 5.899 ; 6.111 ; 6.598 ; 6.830 ;
; SW[17]     ; LEDR[16]    ; 6.557 ; 6.304 ; 7.246 ; 7.013 ;
; SW[17]     ; LEDR[17]    ; 6.080 ; 6.312 ; 6.789 ; 7.001 ;
; TD_CLK27   ; VGA_CLK     ;       ; 2.471 ; 2.898 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.835 ; 0.173 ; 48.421   ; 0.458   ; 49.284              ;
;  altera_reserved_tck ; 45.835 ; 0.173 ; 48.421   ; 0.458   ; 49.284              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.384 ; 2.728 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.500 ; 7.516 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.704  ; 0.540  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.246 ; -0.632 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.100 ; 14.622 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.354 ; 6.676 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; CLOCK_50   ; LEDR[16]    ;        ; 10.757 ; 10.737 ;        ;
; CLOCK_50   ; LEDR[17]    ; 10.271 ;        ;        ; 10.283 ;
; KEY[0]     ; LEDR[16]    ; 13.777 ; 13.874 ; 14.189 ; 14.277 ;
; KEY[0]     ; LEDR[17]    ; 13.388 ; 13.323 ; 13.791 ; 13.735 ;
; KEY[1]     ; LEDR[16]    ;        ; 12.848 ; 13.171 ;        ;
; KEY[1]     ; LEDR[17]    ; 12.362 ;        ;        ; 12.717 ;
; SW[16]     ; LEDR[16]    ; 13.276 ; 13.364 ; 13.742 ; 13.839 ;
; SW[16]     ; LEDR[17]    ; 12.878 ; 12.822 ; 13.353 ; 13.288 ;
; SW[17]     ; LEDR[16]    ; 13.657 ; 13.754 ; 14.175 ; 14.263 ;
; SW[17]     ; LEDR[17]    ; 13.268 ; 13.203 ; 13.777 ; 13.721 ;
; TD_CLK27   ; VGA_CLK     ;        ; 4.651  ; 4.735  ;        ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; LEDR[16]    ;       ; 5.275 ; 5.869 ;       ;
; CLOCK_50   ; LEDR[17]    ; 5.051 ;       ;       ; 5.624 ;
; KEY[0]     ; LEDR[16]    ; 6.541 ; 6.308 ; 7.291 ; 7.038 ;
; KEY[0]     ; LEDR[17]    ; 6.084 ; 6.296 ; 6.814 ; 7.046 ;
; KEY[1]     ; LEDR[16]    ;       ; 6.119 ; 6.982 ;       ;
; KEY[1]     ; LEDR[17]    ; 5.895 ;       ;       ; 6.737 ;
; SW[16]     ; LEDR[16]    ; 6.356 ; 6.123 ; 7.075 ; 6.822 ;
; SW[16]     ; LEDR[17]    ; 5.899 ; 6.111 ; 6.598 ; 6.830 ;
; SW[17]     ; LEDR[16]    ; 6.557 ; 6.304 ; 7.246 ; 7.013 ;
; SW[17]     ; LEDR[17]    ; 6.080 ; 6.312 ; 6.789 ; 7.001 ;
; TD_CLK27   ; VGA_CLK     ;       ; 2.471 ; 2.898 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; EXT_CLOCK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2959     ; 0        ; 32       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2959     ; 0        ; 32       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 123      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 123      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 616   ; 616  ;
; Unconstrained Output Ports      ; 75    ; 75   ;
; Unconstrained Output Port Paths ; 753   ; 753  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Tue Jan 14 16:52:21 2014
Info: Command: quartus_sta PICO16a_system -c PICO16a_system
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PICO16a_system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.835         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.385         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.421
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.421         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.962         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.490         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.282         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.338         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.678
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.678         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.886         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.401         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.331
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.331         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.173         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.570
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.570         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.458
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.458         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.284         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Tue Jan 14 16:52:28 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


