set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_0_ec_sig_out[8]}]
set_property MARK_DEBUG true [get_nets design_1_i/axi_data_provider_0_gtu_sig]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 9 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_data_provider_0_ec_sig_out[0]} {design_1_i/axi_data_provider_0_ec_sig_out[1]} {design_1_i/axi_data_provider_0_ec_sig_out[2]} {design_1_i/axi_data_provider_0_ec_sig_out[3]} {design_1_i/axi_data_provider_0_ec_sig_out[4]} {design_1_i/axi_data_provider_0_ec_sig_out[5]} {design_1_i/axi_data_provider_0_ec_sig_out[6]} {design_1_i/axi_data_provider_0_ec_sig_out[7]} {design_1_i/axi_data_provider_0_ec_sig_out[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/axi_data_provider_0_gtu_sig]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK1]
