// Seed: 2035426367
module module_0 (
    input wand id_0
    , id_4,
    input supply1 id_1,
    input wire id_2
);
  assign id_4 = id_1;
  wire  id_5;
  wire  id_6;
  logic id_7;
  ;
  logic id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd40,
    parameter id_8 = 32'd49
) (
    input tri0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri _id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wor _id_8
);
  if (-1) wire id_10, id_11;
  else logic id_12;
  wire [id_8 : id_3] id_13, id_14, id_15;
  struct packed {logic id_16;} id_17, id_18;
  wire id_19, id_20;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_4
  );
endmodule
