# compile vhdl design source files
vhdl xil_defaultlib  "../../../modulator.srcs/sources_1/new/modulator_pkg.vhd"
vhdl xil_defaultlib  "../../../modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd"
vhdl xil_defaultlib  "../../../modulator.srcs/sim_1/new/frequency_trigger_tb.vhd"

# Do not sort compile order
nosort
