module counter ( output reg[7:0] count ,
						input wire clk_counter,reset);
always @ (posedge clk_counter or negedge reset)
	begin: COUNTER 
		if (!reset)
			count <=0;
		else
			if (count == 255)
			 count <= 0;
			else
			 count <= count+1;
		end
endmodule 