{
  "module_name": "gk104.c",
  "hash_id": "3b8660a682d253005dbdbea0055475e1d23945eac3f3edbbd1c24cfaea77cff5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gk104.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"gk104.h\"\n#include \"ctxgf100.h\"\n\n#include <nvif/class.h>\n\n \n\nconst struct gf100_gr_init\ngk104_gr_init_main_0[] = {\n\t{ 0x400080,   1, 0x04, 0x003083c2 },\n\t{ 0x400088,   1, 0x04, 0x0001ffe7 },\n\t{ 0x40008c,   1, 0x04, 0x00000000 },\n\t{ 0x400090,   1, 0x04, 0x00000030 },\n\t{ 0x40013c,   1, 0x04, 0x003901f7 },\n\t{ 0x400140,   1, 0x04, 0x00000100 },\n\t{ 0x400144,   1, 0x04, 0x00000000 },\n\t{ 0x400148,   1, 0x04, 0x00000110 },\n\t{ 0x400138,   1, 0x04, 0x00000000 },\n\t{ 0x400130,   2, 0x04, 0x00000000 },\n\t{ 0x400124,   1, 0x04, 0x00000002 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngk104_gr_init_ds_0[] = {\n\t{ 0x405844,   1, 0x04, 0x00ffffff },\n\t{ 0x405850,   1, 0x04, 0x00000000 },\n\t{ 0x405900,   1, 0x04, 0x0000ff34 },\n\t{ 0x405908,   1, 0x04, 0x00000000 },\n\t{ 0x405928,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngk104_gr_init_sked_0[] = {\n\t{ 0x407010,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngk104_gr_init_cwd_0[] = {\n\t{ 0x405b50,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngk104_gr_init_gpc_unk_1[] = {\n\t{ 0x418d00,   1, 0x04, 0x00000000 },\n\t{ 0x418d28,   2, 0x04, 0x00000000 },\n\t{ 0x418f00,   1, 0x04, 0x00000000 },\n\t{ 0x418f08,   1, 0x04, 0x00000000 },\n\t{ 0x418f20,   2, 0x04, 0x00000000 },\n\t{ 0x418e00,   1, 0x04, 0x00000060 },\n\t{ 0x418e08,   1, 0x04, 0x00000000 },\n\t{ 0x418e1c,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk104_gr_init_gpc_unk_2[] = {\n\t{ 0x418884,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk104_gr_init_tpccs_0[] = {\n\t{ 0x419d0c,   1, 0x04, 0x00000000 },\n\t{ 0x419d10,   1, 0x04, 0x00000014 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk104_gr_init_pe_0[] = {\n\t{ 0x41980c,   1, 0x04, 0x00000010 },\n\t{ 0x419844,   1, 0x04, 0x00000000 },\n\t{ 0x419850,   1, 0x04, 0x00000004 },\n\t{ 0x419854,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngk104_gr_init_l1c_0[] = {\n\t{ 0x419c98,   1, 0x04, 0x00000000 },\n\t{ 0x419ca8,   1, 0x04, 0x00000000 },\n\t{ 0x419cb0,   1, 0x04, 0x01000000 },\n\t{ 0x419cb4,   1, 0x04, 0x00000000 },\n\t{ 0x419cb8,   1, 0x04, 0x00b08bea },\n\t{ 0x419c84,   1, 0x04, 0x00010384 },\n\t{ 0x419cbc,   1, 0x04, 0x28137646 },\n\t{ 0x419cc0,   2, 0x04, 0x00000000 },\n\t{ 0x419c80,   1, 0x04, 0x00020232 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngk104_gr_init_sm_0[] = {\n\t{ 0x419e00,   1, 0x04, 0x00000000 },\n\t{ 0x419ea0,   1, 0x04, 0x00000000 },\n\t{ 0x419ee4,   1, 0x04, 0x00000000 },\n\t{ 0x419ea4,   1, 0x04, 0x00000100 },\n\t{ 0x419ea8,   1, 0x04, 0x00000000 },\n\t{ 0x419eb4,   4, 0x04, 0x00000000 },\n\t{ 0x419edc,   1, 0x04, 0x00000000 },\n\t{ 0x419f00,   1, 0x04, 0x00000000 },\n\t{ 0x419f74,   1, 0x04, 0x00000555 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk104_gr_init_be_0[] = {\n\t{ 0x40880c,   1, 0x04, 0x00000000 },\n\t{ 0x408850,   1, 0x04, 0x00000004 },\n\t{ 0x408910,   9, 0x04, 0x00000000 },\n\t{ 0x408950,   1, 0x04, 0x00000000 },\n\t{ 0x408954,   1, 0x04, 0x0000ffff },\n\t{ 0x408958,   1, 0x04, 0x00000034 },\n\t{ 0x408984,   1, 0x04, 0x00000000 },\n\t{ 0x408988,   1, 0x04, 0x08040201 },\n\t{ 0x40898c,   1, 0x04, 0x80402010 },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngk104_gr_pack_mmio[] = {\n\t{ gk104_gr_init_main_0 },\n\t{ gf100_gr_init_fe_0 },\n\t{ gf100_gr_init_pri_0 },\n\t{ gf100_gr_init_rstr2d_0 },\n\t{ gf119_gr_init_pd_0 },\n\t{ gk104_gr_init_ds_0 },\n\t{ gf100_gr_init_scc_0 },\n\t{ gk104_gr_init_sked_0 },\n\t{ gk104_gr_init_cwd_0 },\n\t{ gf119_gr_init_prop_0 },\n\t{ gf108_gr_init_gpc_unk_0 },\n\t{ gf100_gr_init_setup_0 },\n\t{ gf100_gr_init_crstr_0 },\n\t{ gf108_gr_init_setup_1 },\n\t{ gf100_gr_init_zcull_0 },\n\t{ gf119_gr_init_gpm_0 },\n\t{ gk104_gr_init_gpc_unk_1 },\n\t{ gf100_gr_init_gcc_0 },\n\t{ gk104_gr_init_gpc_unk_2 },\n\t{ gk104_gr_init_tpccs_0 },\n\t{ gf119_gr_init_tex_0 },\n\t{ gk104_gr_init_pe_0 },\n\t{ gk104_gr_init_l1c_0 },\n\t{ gf100_gr_init_mpc_0 },\n\t{ gk104_gr_init_sm_0 },\n\t{ gf117_gr_init_pes_0 },\n\t{ gf117_gr_init_wwdx_0 },\n\t{ gf117_gr_init_cbm_0 },\n\t{ gk104_gr_init_be_0 },\n\t{ gf100_gr_init_fe_1 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_main_0[] = {\n\t{ 0x4041f0, 1, 0x00004046 },\n\t{ 0x409890, 1, 0x00000045 },\n\t{ 0x4098b0, 1, 0x0000007f },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_rstr2d_0[] = {\n\t{ 0x4078c0, 1, 0x00000042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_unk_0[] = {\n\t{ 0x406000, 1, 0x00004044 },\n\t{ 0x405860, 1, 0x00004042 },\n\t{ 0x40590c, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gcc_0[] = {\n\t{ 0x408040, 1, 0x00004044 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_sked_0[] = {\n\t{ 0x407000, 1, 0x00004044 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_unk_1[] = {\n\t{ 0x405bf0, 1, 0x00004044 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_ctxctl_0[] = {\n\t{ 0x41a890, 1, 0x00000042 },\n\t{ 0x41a8b0, 1, 0x0000007f },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_unk_0[] = {\n\t{ 0x418500, 1, 0x00004042 },\n\t{ 0x418608, 1, 0x00004042 },\n\t{ 0x418688, 1, 0x00004042 },\n\t{ 0x418718, 1, 0x00000042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_esetup_0[] = {\n\t{ 0x418828, 1, 0x00000044 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_tpbus_0[] = {\n\t{ 0x418bbc, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_zcull_0[] = {\n\t{ 0x418970, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_tpconf_0[] = {\n\t{ 0x418c70, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_unk_1[] = {\n\t{ 0x418cf0, 1, 0x00004042 },\n\t{ 0x418d70, 1, 0x00004042 },\n\t{ 0x418f0c, 1, 0x00004042 },\n\t{ 0x418e0c, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_gcc_0[] = {\n\t{ 0x419020, 1, 0x00004042 },\n\t{ 0x419038, 1, 0x00000042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_ffb_0[] = {\n\t{ 0x418898, 1, 0x00000042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_tex_0[] = {\n\t{ 0x419a40, 9, 0x00004042 },\n\t{ 0x419acc, 1, 0x00004047 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_poly_0[] = {\n\t{ 0x419868, 1, 0x00000042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_l1c_0[] = {\n\t{ 0x419ccc, 3, 0x00000042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_unk_2[] = {\n\t{ 0x419c70, 1, 0x00004045 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_mp_0[] = {\n\t{ 0x419fd0, 1, 0x00004043 },\n\t{ 0x419fd8, 1, 0x00004049 },\n\t{ 0x419fe0, 2, 0x00004042 },\n\t{ 0x419ff0, 1, 0x00004046 },\n\t{ 0x419ff8, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_gpc_ppc_0[] = {\n\t{ 0x41be28, 1, 0x00000042 },\n\t{ 0x41bfe8, 1, 0x00004042 },\n\t{ 0x41bed0, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_rop_zrop_0[] = {\n\t{ 0x408810, 2, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_rop_0[] = {\n\t{ 0x408a80, 6, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_rop_crop_0[] = {\n\t{ 0x4089a8, 1, 0x00004042 },\n\t{ 0x4089b0, 1, 0x00000042 },\n\t{ 0x4089b8, 1, 0x00004042 },\n\t{}\n};\n\nconst struct nvkm_therm_clkgate_init\ngk104_clkgate_blcg_init_pxbar_0[] = {\n\t{ 0x13c820, 1, 0x0001007f },\n\t{ 0x13cbe0, 1, 0x00000042 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_pack\ngk104_clkgate_pack[] = {\n\t{ gk104_clkgate_blcg_init_main_0 },\n\t{ gk104_clkgate_blcg_init_rstr2d_0 },\n\t{ gk104_clkgate_blcg_init_unk_0 },\n\t{ gk104_clkgate_blcg_init_gcc_0 },\n\t{ gk104_clkgate_blcg_init_sked_0 },\n\t{ gk104_clkgate_blcg_init_unk_1 },\n\t{ gk104_clkgate_blcg_init_gpc_ctxctl_0 },\n\t{ gk104_clkgate_blcg_init_gpc_unk_0 },\n\t{ gk104_clkgate_blcg_init_gpc_esetup_0 },\n\t{ gk104_clkgate_blcg_init_gpc_tpbus_0 },\n\t{ gk104_clkgate_blcg_init_gpc_zcull_0 },\n\t{ gk104_clkgate_blcg_init_gpc_tpconf_0 },\n\t{ gk104_clkgate_blcg_init_gpc_unk_1 },\n\t{ gk104_clkgate_blcg_init_gpc_gcc_0 },\n\t{ gk104_clkgate_blcg_init_gpc_ffb_0 },\n\t{ gk104_clkgate_blcg_init_gpc_tex_0 },\n\t{ gk104_clkgate_blcg_init_gpc_poly_0 },\n\t{ gk104_clkgate_blcg_init_gpc_l1c_0 },\n\t{ gk104_clkgate_blcg_init_gpc_unk_2 },\n\t{ gk104_clkgate_blcg_init_gpc_mp_0 },\n\t{ gk104_clkgate_blcg_init_gpc_ppc_0 },\n\t{ gk104_clkgate_blcg_init_rop_zrop_0 },\n\t{ gk104_clkgate_blcg_init_rop_0 },\n\t{ gk104_clkgate_blcg_init_rop_crop_0 },\n\t{ gk104_clkgate_blcg_init_pxbar_0 },\n\t{}\n};\n\n \n\nvoid\ngk104_gr_init_sked_hww_esr(struct gf100_gr *gr)\n{\n\tnvkm_wr32(gr->base.engine.subdev.device, 0x407020, 0x40000000);\n}\n\nstatic void\ngk104_gr_init_fecs_exceptions(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_wr32(device, 0x409ffc, 0x00000000);\n\tnvkm_wr32(device, 0x409c14, 0x00003e3e);\n\tnvkm_wr32(device, 0x409c24, 0x000f0001);\n}\n\nvoid\ngk104_gr_init_rop_active_fbps(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tconst u32 fbp_count = nvkm_rd32(device, 0x120074);\n\tnvkm_mask(device, 0x408850, 0x0000000f, fbp_count);  \n\tnvkm_mask(device, 0x408958, 0x0000000f, fbp_count);  \n}\n\nvoid\ngk104_gr_init_ppc_exceptions(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tint gpc, ppc;\n\n\tfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\n\t\tfor (ppc = 0; ppc < gr->func->ppc_nr; ppc++) {\n\t\t\tif (!(gr->ppc_mask[gpc] & (1 << ppc)))\n\t\t\t\tcontinue;\n\t\t\tnvkm_wr32(device, PPC_UNIT(gpc, ppc, 0x038), 0xc0000000);\n\t\t}\n\t}\n}\n\nvoid\ngk104_gr_init_vsc_stream_master(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_wr32(device, GPC_UNIT(0, 0x3018), 0x00000001);\n}\n\n#include \"fuc/hubgk104.fuc3.h\"\n\nstatic struct gf100_gr_ucode\ngk104_gr_fecs_ucode = {\n\t.code.data = gk104_grhub_code,\n\t.code.size = sizeof(gk104_grhub_code),\n\t.data.data = gk104_grhub_data,\n\t.data.size = sizeof(gk104_grhub_data),\n};\n\n#include \"fuc/gpcgk104.fuc3.h\"\n\nstatic struct gf100_gr_ucode\ngk104_gr_gpccs_ucode = {\n\t.code.data = gk104_grgpc_code,\n\t.code.size = sizeof(gk104_grgpc_code),\n\t.data.data = gk104_grgpc_data,\n\t.data.size = sizeof(gk104_grgpc_data),\n};\n\nstatic const struct gf100_gr_func\ngk104_gr = {\n\t.oneinit_tiles = gf100_gr_oneinit_tiles,\n\t.oneinit_sm_id = gf100_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gf100_gr_init_gpc_mmu,\n\t.init_vsc_stream_master = gk104_gr_init_vsc_stream_master,\n\t.init_zcull = gf117_gr_init_zcull,\n\t.init_num_active_ltcs = gf100_gr_init_num_active_ltcs,\n\t.init_rop_active_fbps = gk104_gr_init_rop_active_fbps,\n\t.init_fecs_exceptions = gk104_gr_init_fecs_exceptions,\n\t.init_sked_hww_esr = gk104_gr_init_sked_hww_esr,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_419eb4 = gf100_gr_init_419eb4,\n\t.init_ppc_exceptions = gk104_gr_init_ppc_exceptions,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_shader_exceptions = gf100_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.init_400054 = gf100_gr_init_400054,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.mmio = gk104_gr_pack_mmio,\n\t.fecs.ucode = &gk104_gr_fecs_ucode,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.gpccs.ucode = &gk104_gr_gpccs_ucode,\n\t.rops = gf100_gr_rops,\n\t.ppc_nr = 1,\n\t.grctx = &gk104_grctx,\n\t.clkgate_pack = gk104_clkgate_pack,\n\t.zbc = &gf100_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, KEPLER_INLINE_TO_MEMORY_A },\n\t\t{ -1, -1, KEPLER_A, &gf100_fermi },\n\t\t{ -1, -1, KEPLER_COMPUTE_A },\n\t\t{}\n\t}\n};\n\nstatic const struct gf100_gr_fwif\ngk104_gr_fwif[] = {\n\t{ -1, gf100_gr_load, &gk104_gr },\n\t{ -1, gf100_gr_nofw, &gk104_gr },\n\t{}\n};\n\nint\ngk104_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gk104_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}