vhdl work "ipcore_dir/clock_gen.vhd"
vhdl work "ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_s1.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_s0.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_maj.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_e1.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_e0.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_ch.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_transform.vhd"
vhdl work "../../../../fpga-cam/hw/rtl/utils/utils_pack.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/sha256_pipeline.vhd"
vhdl work "../../../logi-hard/peripheral/peripheral_pack.vhd"
vhdl work "../../../logi-hard/peripheral/latch_peripheral.vhd"
vhdl work "../Open-Source-FPGA-Bitcoin-Miner-master/projects/VHDL_Xilinx_Port/miner.vhd"
vhdl work "../../../logi-hard/peripheral/addr_latches_peripheral.vhd"
vhdl work "../../../logi-hard/interface/spi2ad_bus.vhd"
vhdl work "../../../logi-hard/interface/interface_pack.vhd"
vhdl work "../../../../fpga-cam/hw/rtl/utils/simple_counter.vhd"
vhdl work "../../../../fpga-cam/hw/rtl/utils/reset_generator.vhd"
vhdl work "../../../../fpga-cam/hw/rtl/utils/generic_latch.vhd"
vhdl work "mark1_rpi_mining.vhd"
