// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hmac_generateMsgScheduleOneTrip_384u_324 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        blk_strm1_dout,
        blk_strm1_num_data_valid,
        blk_strm1_fifo_cap,
        blk_strm1_empty_n,
        blk_strm1_read,
        res
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [64:0] blk_strm1_dout;
input  [7:0] blk_strm1_num_data_valid;
input  [7:0] blk_strm1_fifo_cap;
input   blk_strm1_empty_n;
output   blk_strm1_read;
output  [383:0] res;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg blk_strm1_read;
reg[383:0] res;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] K_V_address0;
reg    K_V_ce0;
wire   [63:0] K_V_q0;
reg    blk_strm1_blk_n;
wire    ap_CS_fsm_state3;
reg   [0:0] or_ln1296_reg_3413;
reg   [0:0] icmp_ln1073_reg_3508;
reg   [63:0] W_V_84_reg_3089;
wire    ap_CS_fsm_state2;
reg   [63:0] W_V_70_reg_3109;
reg   [63:0] W_V_71_reg_3129;
reg   [63:0] W_V_72_reg_3149;
reg   [63:0] W_V_73_reg_3169;
reg   [63:0] W_V_74_reg_3189;
reg   [63:0] W_V_75_reg_3209;
reg   [63:0] W_V_76_reg_3229;
reg   [63:0] W_V_77_reg_3249;
reg   [63:0] W_V_78_reg_3269;
reg   [63:0] W_V_79_reg_3289;
reg   [63:0] W_V_80_reg_3309;
reg   [63:0] W_V_81_reg_3329;
reg   [63:0] W_V_85_reg_3349;
reg   [63:0] W_V_83_reg_3369;
reg   [63:0] W_V_68_reg_3389;
reg   [0:0] run_4_reg_3408;
wire   [0:0] or_ln1296_fu_1349_p2;
wire   [63:0] select_ln1298_2_fu_1379_p3;
reg   [63:0] select_ln1298_2_reg_3417;
wire   [63:0] select_ln1298_3_fu_1387_p3;
reg   [63:0] select_ln1298_3_reg_3422;
wire   [63:0] select_ln1298_4_fu_1395_p3;
reg   [63:0] select_ln1298_4_reg_3427;
wire   [63:0] select_ln1298_5_fu_1403_p3;
reg   [63:0] select_ln1298_5_reg_3432;
wire   [63:0] select_ln1298_6_fu_1411_p3;
reg   [63:0] select_ln1298_6_reg_3437;
wire   [63:0] select_ln1298_7_fu_1419_p3;
reg   [63:0] select_ln1298_7_reg_3442;
wire   [63:0] a_V_6_fu_1427_p3;
reg   [63:0] a_V_6_reg_3447;
wire   [63:0] b_V_6_fu_1435_p3;
reg   [63:0] b_V_6_reg_3459;
wire   [63:0] c_V_6_fu_1443_p3;
reg   [63:0] c_V_6_reg_3466;
wire   [63:0] d_V_3_fu_1451_p3;
reg   [63:0] d_V_3_reg_3473;
wire   [63:0] e_V_6_fu_1459_p3;
reg   [63:0] e_V_6_reg_3478;
wire   [63:0] f_V_6_fu_1467_p3;
reg   [63:0] f_V_6_reg_3491;
wire   [63:0] g_V_6_fu_1475_p3;
reg   [63:0] g_V_6_reg_3497;
wire   [63:0] h_V_3_fu_1483_p3;
reg   [63:0] h_V_3_reg_3503;
wire   [0:0] icmp_ln1073_fu_1501_p2;
wire   [63:0] Wt_V_8_fu_1659_p2;
wire   [3:0] trunc_ln1313_fu_1665_p1;
reg   [3:0] trunc_ln1313_reg_3518;
wire   [0:0] icmp_ln1065_fu_1680_p2;
reg   [0:0] icmp_ln1065_reg_3527;
wire   [63:0] Wt_V_7_fu_1729_p1;
wire   [63:0] ret_V_59_fu_1843_p2;
reg   [63:0] ret_V_59_reg_3550;
wire   [63:0] ret_V_62_fu_1863_p2;
reg   [63:0] ret_V_62_reg_3555;
reg   [63:0] K_V_load_reg_3560;
wire   [63:0] ret_V_69_fu_1882_p2;
reg   [63:0] ret_V_69_reg_3565;
wire   [63:0] e_V_5_fu_2126_p2;
reg   [63:0] e_V_5_reg_3570;
wire    ap_CS_fsm_state4;
wire   [63:0] a_V_5_fu_2136_p2;
reg   [63:0] a_V_5_reg_3575;
wire   [63:0] p_Result_s_fu_1733_p1;
reg   [63:0] ap_phi_mux_W_V_35_phi_fu_387_p32;
reg    ap_predicate_op168_read_state3;
reg    ap_block_state3;
reg   [63:0] ap_phi_mux_W_V_34_phi_fu_425_p32;
reg   [63:0] ap_phi_mux_W_V_33_phi_fu_463_p32;
reg   [63:0] ap_phi_mux_W_V_32_phi_fu_501_p32;
reg   [63:0] ap_phi_mux_W_V_31_phi_fu_539_p32;
reg   [63:0] ap_phi_mux_W_V_30_phi_fu_577_p32;
reg   [63:0] ap_phi_mux_W_V_29_phi_fu_615_p32;
reg   [63:0] ap_phi_mux_W_V_28_phi_fu_653_p32;
reg   [63:0] ap_phi_mux_W_V_27_phi_fu_691_p32;
reg   [63:0] ap_phi_mux_W_V_26_phi_fu_729_p32;
reg   [63:0] ap_phi_mux_W_V_25_phi_fu_767_p32;
reg   [63:0] ap_phi_mux_W_V_24_phi_fu_805_p32;
reg   [63:0] ap_phi_mux_W_V_23_phi_fu_843_p32;
reg   [63:0] ap_phi_mux_W_V_22_phi_fu_881_p32;
reg   [63:0] ap_phi_mux_W_V_21_phi_fu_919_p32;
reg   [63:0] ap_phi_mux_W_V_20_phi_fu_957_p32;
reg   [63:0] W_V_51_reg_992;
reg   [63:0] W_V_50_reg_1002;
reg   [63:0] W_V_49_reg_1012;
reg   [63:0] W_V_48_reg_1022;
reg   [63:0] W_V_47_reg_1032;
reg   [63:0] W_V_46_reg_1042;
reg   [63:0] W_V_45_reg_1052;
reg   [63:0] W_V_44_reg_1062;
reg   [63:0] W_V_43_reg_1072;
reg   [63:0] W_V_42_reg_1082;
reg   [63:0] W_V_41_reg_1092;
reg   [63:0] W_V_40_reg_1102;
reg   [63:0] W_V_39_reg_1112;
reg   [63:0] W_V_38_reg_1122;
reg   [63:0] W_V_37_reg_1132;
reg   [63:0] W_V_36_reg_1142;
reg   [63:0] Wt_V_reg_1152;
wire   [63:0] zext_ln587_fu_1669_p1;
reg   [63:0] h_V_fu_198;
reg   [63:0] g_V_fu_202;
reg   [63:0] f_V_fu_206;
reg   [63:0] e_V_fu_210;
reg   [63:0] d_V_fu_214;
reg   [63:0] c_V_fu_218;
reg   [63:0] b_V_fu_222;
reg   [63:0] a_V_fu_226;
reg   [7:0] counter_V_fu_230;
wire   [7:0] counter_V_15_fu_1686_p3;
reg    ap_block_state1;
reg   [63:0] rhs_V_fu_234;
wire   [63:0] select_ln1065_27_fu_2262_p3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [63:0] rhs_V_20_fu_238;
wire   [63:0] select_ln1065_26_fu_1978_p3;
reg   [63:0] rhs_V_21_fu_242;
wire   [63:0] select_ln1065_25_fu_1972_p3;
reg   [63:0] rhs_V_22_fu_246;
wire   [63:0] select_ln1065_24_fu_1966_p3;
reg   [63:0] rhs_V_23_fu_250;
wire   [63:0] select_ln1065_23_fu_2256_p3;
reg   [63:0] rhs_V_24_fu_254;
wire   [63:0] select_ln1065_22_fu_1960_p3;
reg   [63:0] conv3_i_i26331_fu_258;
wire   [63:0] select_ln1065_21_fu_2249_p3;
reg   [63:0] conv3_i_i23533_fu_262;
wire   [63:0] select_ln1065_20_fu_1953_p3;
reg   [63:0] conv3_i_i20735_fu_266;
wire   [63:0] select_ln1065_19_fu_1946_p3;
reg   [63:0] conv3_i_i17937_fu_270;
wire   [63:0] select_ln1065_18_fu_1939_p3;
reg   [63:0] conv3_i_i15139_fu_274;
wire   [63:0] select_ln1065_17_fu_2242_p3;
reg   [63:0] conv3_i_i12341_fu_278;
wire   [63:0] select_ln1065_16_fu_1932_p3;
reg   [63:0] conv3_i_i9543_fu_282;
wire   [63:0] select_ln1065_15_fu_1925_p3;
reg   [63:0] conv3_i_i8245_fu_286;
wire   [63:0] select_ln1065_fu_1918_p3;
reg   [63:0] W_V_54_fu_290;
reg   [63:0] W_V_2_fu_294;
reg   [63:0] W_V_3_fu_298;
reg   [63:0] W_V_4_fu_302;
reg   [63:0] W_V_5_fu_306;
reg   [63:0] W_V_6_fu_310;
reg   [63:0] W_V_7_fu_314;
reg   [63:0] W_V_8_fu_318;
reg   [63:0] W_V_9_fu_322;
reg   [63:0] W_V_10_fu_326;
reg   [63:0] W_V_11_fu_330;
reg   [63:0] W_V_12_fu_334;
reg   [63:0] W_V_13_fu_338;
reg   [63:0] W_V_55_fu_342;
reg   [63:0] W_V_15_fu_346;
reg   [63:0] W_V_fu_350;
reg   [0:0] run_fu_354;
wire   [0:0] run_5_fu_1767_p2;
wire   [383:0] tmp_fu_2732_p49;
reg   [383:0] res_preg;
wire   [0:0] icmp_ln1069_fu_1337_p2;
wire   [0:0] xor_ln1069_fu_1343_p2;
wire   [3:0] tmp_18_fu_1491_p4;
wire   [18:0] trunc_ln1739_fu_1517_p1;
wire   [44:0] r_V_fu_1507_p4;
wire   [60:0] trunc_ln1739_10_fu_1539_p1;
wire   [2:0] r_V_s_fu_1529_p4;
wire   [57:0] r_V_16_fu_1551_p4;
wire   [63:0] ret_V_70_fu_1521_p3;
wire   [63:0] zext_ln1739_fu_1561_p1;
wire   [63:0] xor_ln1545_fu_1565_p2;
wire   [63:0] ret_V_71_fu_1543_p3;
wire   [0:0] trunc_ln1739_11_fu_1587_p1;
wire   [62:0] r_V_3_fu_1577_p4;
wire   [7:0] trunc_ln1739_12_fu_1609_p1;
wire   [55:0] r_V_4_fu_1599_p4;
wire   [56:0] r_V_17_fu_1621_p4;
wire   [63:0] ret_V_72_fu_1591_p3;
wire   [63:0] zext_ln1739_2_fu_1631_p1;
wire   [63:0] xor_ln1545_12_fu_1635_p2;
wire   [63:0] ret_V_73_fu_1613_p3;
wire   [63:0] ret_V_fu_1571_p2;
wire   [63:0] ret_V_55_fu_1641_p2;
wire   [63:0] add_ln232_18_fu_1653_p2;
wire   [63:0] add_ln232_fu_1647_p2;
wire   [7:0] counter_V_14_fu_1674_p2;
wire   [0:0] tmp_19_fu_1753_p3;
wire   [0:0] xor_ln1314_fu_1761_p2;
wire   [13:0] trunc_ln1739_13_fu_1786_p1;
wire   [49:0] r_V_6_fu_1777_p4;
wire   [17:0] trunc_ln1739_14_fu_1806_p1;
wire   [45:0] r_V_7_fu_1797_p4;
wire   [40:0] trunc_ln1739_15_fu_1826_p1;
wire   [22:0] r_V_8_fu_1817_p4;
wire   [63:0] ret_V_74_fu_1789_p3;
wire   [63:0] ret_V_75_fu_1809_p3;
wire   [63:0] xor_ln1545_14_fu_1837_p2;
wire   [63:0] ret_V_76_fu_1829_p3;
wire   [63:0] r_V_18_fu_1853_p2;
wire   [63:0] ret_V_78_fu_1858_p2;
wire   [63:0] ret_V_77_fu_1849_p2;
wire   [63:0] xor_ln1545_9_fu_1869_p2;
wire   [63:0] ret_V_82_fu_1873_p2;
wire   [63:0] ret_V_83_fu_1878_p2;
wire   [63:0] add_ln232_17_fu_1913_p2;
wire   [63:0] add_ln232_16_fu_1908_p2;
wire   [63:0] add_ln232_15_fu_1903_p2;
wire   [63:0] add_ln232_13_fu_1898_p2;
wire   [63:0] add_ln232_12_fu_1893_p2;
wire   [63:0] add_ln232_11_fu_1888_p2;
wire   [63:0] add_ln232_21_fu_2038_p2;
wire   [63:0] add_ln232_22_fu_2042_p2;
wire   [63:0] add_ln232_20_fu_2034_p2;
wire   [27:0] trunc_ln1739_16_fu_2063_p1;
wire   [35:0] r_V_9_fu_2054_p4;
wire   [33:0] trunc_ln1739_17_fu_2083_p1;
wire   [29:0] r_V_10_fu_2074_p4;
wire   [38:0] trunc_ln1739_18_fu_2103_p1;
wire   [24:0] r_V_11_fu_2094_p4;
wire   [63:0] ret_V_79_fu_2066_p3;
wire   [63:0] ret_V_80_fu_2086_p3;
wire   [63:0] xor_ln1545_17_fu_2114_p2;
wire   [63:0] ret_V_81_fu_2106_p3;
wire   [63:0] T1_V_fu_2048_p2;
wire   [63:0] ret_V_66_fu_2120_p2;
wire   [63:0] add_ln232_25_fu_2131_p2;
wire   [63:0] add_ln232_14_fu_2237_p2;
wire   [63:0] add_ln232_10_fu_2232_p2;
wire   [7:0] empty_50_fu_2658_p1;
wire   [7:0] p_0_0319_1_i9_fu_2672_p4;
wire   [7:0] p_0_0319_2_i9_fu_2692_p4;
wire   [7:0] p_0_0319_3_i9_fu_2712_p4;
wire   [7:0] p_0_0319_4_i9_fu_2722_p4;
wire   [7:0] p_0_0319_5_i9_fu_2702_p4;
wire   [7:0] p_0_0319_6_i9_fu_2682_p4;
wire   [7:0] p_0_0319_7_i9_fu_2662_p4;
wire   [7:0] empty_49_fu_2584_p1;
wire   [7:0] p_0_0319_1_i8_fu_2598_p4;
wire   [7:0] p_0_0319_2_i8_fu_2618_p4;
wire   [7:0] p_0_0319_3_i8_fu_2638_p4;
wire   [7:0] p_0_0319_4_i7_fu_2648_p4;
wire   [7:0] p_0_0319_5_i8_fu_2628_p4;
wire   [7:0] p_0_0319_6_i8_fu_2608_p4;
wire   [7:0] p_0_0319_7_i8_fu_2588_p4;
wire   [7:0] empty_48_fu_2510_p1;
wire   [7:0] p_0_0319_1_i7_fu_2524_p4;
wire   [7:0] p_0_0319_2_i7_fu_2544_p4;
wire   [7:0] p_0_0319_3_i6_fu_2564_p4;
wire   [7:0] p_0_0319_4_i6_fu_2574_p4;
wire   [7:0] p_0_0319_5_i7_fu_2554_p4;
wire   [7:0] p_0_0319_6_i7_fu_2534_p4;
wire   [7:0] p_0_0319_7_i7_fu_2514_p4;
wire   [7:0] empty_47_fu_2436_p1;
wire   [7:0] p_0_0319_1_i6_fu_2450_p4;
wire   [7:0] p_0_0319_2_i6_fu_2470_p4;
wire   [7:0] p_0_0319_3_i5_fu_2490_p4;
wire   [7:0] p_0_0319_4_i5_fu_2500_p4;
wire   [7:0] p_0_0319_5_i5_fu_2480_p4;
wire   [7:0] p_0_0319_6_i6_fu_2460_p4;
wire   [7:0] p_0_0319_7_i6_fu_2440_p4;
wire   [7:0] empty_46_fu_2362_p1;
wire   [7:0] p_0_0319_1_i3_fu_2376_p4;
wire   [7:0] p_0_0319_2_i5_fu_2396_p4;
wire   [7:0] p_0_0319_3_i7_fu_2416_p4;
wire   [7:0] p_0_0319_4_i8_fu_2426_p4;
wire   [7:0] p_0_0319_5_i6_fu_2406_p4;
wire   [7:0] p_0_0319_6_i4_fu_2386_p4;
wire   [7:0] p_0_0319_7_i2_fu_2366_p4;
wire   [7:0] empty_fu_2288_p1;
wire   [7:0] p_0_0319_1_i_fu_2302_p4;
wire   [7:0] p_0_0319_2_i_fu_2322_p4;
wire   [7:0] p_0_0319_3_i_fu_2342_p4;
wire   [7:0] p_0_0319_4_i_fu_2352_p4;
wire   [7:0] p_0_0319_5_i_fu_2332_p4;
wire   [7:0] p_0_0319_6_i_fu_2312_p4;
wire   [7:0] p_0_0319_7_i_fu_2292_p4;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 res_preg = 384'd0;
end

hmac_generateMsgScheduleOneTrip_384u_22_K_V26_ROM_1P_LUTRAM_1R #(
    .DataWidth( 64 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
K_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(K_V_address0),
    .ce0(K_V_ce0),
    .q0(K_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_preg <= 384'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            res_preg <= tmp_fu_2732_p49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_36_reg_1142 <= W_V_54_fu_290;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_36_reg_1142 <= ap_phi_mux_W_V_20_phi_fu_957_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_37_reg_1132 <= W_V_2_fu_294;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_37_reg_1132 <= ap_phi_mux_W_V_21_phi_fu_919_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_38_reg_1122 <= W_V_3_fu_298;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_38_reg_1122 <= ap_phi_mux_W_V_22_phi_fu_881_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_39_reg_1112 <= W_V_4_fu_302;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_39_reg_1112 <= ap_phi_mux_W_V_23_phi_fu_843_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_40_reg_1102 <= W_V_5_fu_306;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_40_reg_1102 <= ap_phi_mux_W_V_24_phi_fu_805_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_41_reg_1092 <= W_V_6_fu_310;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_41_reg_1092 <= ap_phi_mux_W_V_25_phi_fu_767_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_42_reg_1082 <= W_V_7_fu_314;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_42_reg_1082 <= ap_phi_mux_W_V_26_phi_fu_729_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_43_reg_1072 <= W_V_8_fu_318;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_43_reg_1072 <= ap_phi_mux_W_V_27_phi_fu_691_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_44_reg_1062 <= W_V_9_fu_322;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_44_reg_1062 <= ap_phi_mux_W_V_28_phi_fu_653_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_45_reg_1052 <= W_V_10_fu_326;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_45_reg_1052 <= ap_phi_mux_W_V_29_phi_fu_615_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_46_reg_1042 <= W_V_11_fu_330;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_46_reg_1042 <= ap_phi_mux_W_V_30_phi_fu_577_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_47_reg_1032 <= W_V_12_fu_334;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_47_reg_1032 <= ap_phi_mux_W_V_31_phi_fu_539_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_48_reg_1022 <= W_V_13_fu_338;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_48_reg_1022 <= ap_phi_mux_W_V_32_phi_fu_501_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_49_reg_1012 <= W_V_55_fu_342;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_49_reg_1012 <= ap_phi_mux_W_V_33_phi_fu_463_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_50_reg_1002 <= W_V_15_fu_346;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_50_reg_1002 <= ap_phi_mux_W_V_34_phi_fu_425_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        W_V_51_reg_992 <= Wt_V_8_fu_1659_p2;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_51_reg_992 <= ap_phi_mux_W_V_35_phi_fu_387_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd0))) begin
        Wt_V_reg_1152 <= Wt_V_8_fu_1659_p2;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        Wt_V_reg_1152 <= Wt_V_7_fu_1729_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i12341_fu_278 <= 64'd10282925794625328401;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i12341_fu_278 <= select_ln1065_16_fu_1932_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i15139_fu_274 <= 64'd7436329637833083697;
    end else if (((or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv3_i_i15139_fu_274 <= select_ln1065_17_fu_2242_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i17937_fu_270 <= 64'd1526699215303891257;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i17937_fu_270 <= select_ln1065_18_fu_1939_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i20735_fu_266 <= 64'd10473403895298186519;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i20735_fu_266 <= select_ln1065_19_fu_1946_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i23533_fu_262 <= 64'd7105036623409894663;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i23533_fu_262 <= select_ln1065_20_fu_1953_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i26331_fu_258 <= 64'd14680500436340154072;
    end else if (((or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv3_i_i26331_fu_258 <= select_ln1065_21_fu_2249_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i8245_fu_286 <= 64'd5167115440072839076;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i8245_fu_286 <= select_ln1065_fu_1918_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i9543_fu_282 <= 64'd15784041429090275239;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i9543_fu_282 <= select_ln1065_15_fu_1925_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_fu_230 <= 8'd0;
    end else if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        counter_V_fu_230 <= counter_V_15_fu_1686_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_20_fu_238 <= 64'd7105036623409894663;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_20_fu_238 <= select_ln1065_26_fu_1978_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_21_fu_242 <= 64'd10473403895298186519;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_21_fu_242 <= select_ln1065_25_fu_1972_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_22_fu_246 <= 64'd1526699215303891257;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_22_fu_246 <= select_ln1065_24_fu_1966_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_23_fu_250 <= 64'd7436329637833083697;
    end else if (((or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        rhs_V_23_fu_250 <= select_ln1065_23_fu_2256_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_24_fu_254 <= 64'd10282925794625328401;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_24_fu_254 <= select_ln1065_22_fu_1960_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_fu_234 <= 64'd14680500436340154072;
    end else if (((or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        rhs_V_fu_234 <= select_ln1065_27_fu_2262_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_fu_354 <= 1'd1;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        run_fu_354 <= run_5_fu_1767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        K_V_load_reg_3560 <= K_V_q0;
        ret_V_59_reg_3550 <= ret_V_59_fu_1843_p2;
        ret_V_62_reg_3555 <= ret_V_62_fu_1863_p2;
        ret_V_69_reg_3565 <= ret_V_69_fu_1882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_10_fu_326 <= W_V_46_reg_1042;
        W_V_11_fu_330 <= W_V_47_reg_1032;
        W_V_12_fu_334 <= W_V_48_reg_1022;
        W_V_13_fu_338 <= W_V_49_reg_1012;
        W_V_15_fu_346 <= W_V_51_reg_992;
        W_V_2_fu_294 <= W_V_38_reg_1122;
        W_V_3_fu_298 <= W_V_39_reg_1112;
        W_V_4_fu_302 <= W_V_40_reg_1102;
        W_V_54_fu_290 <= W_V_37_reg_1132;
        W_V_55_fu_342 <= W_V_50_reg_1002;
        W_V_5_fu_306 <= W_V_41_reg_1092;
        W_V_6_fu_310 <= W_V_42_reg_1082;
        W_V_7_fu_314 <= W_V_43_reg_1072;
        W_V_8_fu_318 <= W_V_44_reg_1062;
        W_V_9_fu_322 <= W_V_45_reg_1052;
        W_V_fu_350 <= W_V_36_reg_1142;
        a_V_5_reg_3575 <= a_V_5_fu_2136_p2;
        a_V_fu_226 <= a_V_5_fu_2136_p2;
        e_V_5_reg_3570 <= e_V_5_fu_2126_p2;
        e_V_fu_210 <= e_V_5_fu_2126_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        W_V_68_reg_3389 <= W_V_fu_350;
        W_V_70_reg_3109 <= W_V_2_fu_294;
        W_V_71_reg_3129 <= W_V_3_fu_298;
        W_V_72_reg_3149 <= W_V_4_fu_302;
        W_V_73_reg_3169 <= W_V_5_fu_306;
        W_V_74_reg_3189 <= W_V_6_fu_310;
        W_V_75_reg_3209 <= W_V_7_fu_314;
        W_V_76_reg_3229 <= W_V_8_fu_318;
        W_V_77_reg_3249 <= W_V_9_fu_322;
        W_V_78_reg_3269 <= W_V_10_fu_326;
        W_V_79_reg_3289 <= W_V_11_fu_330;
        W_V_80_reg_3309 <= W_V_12_fu_334;
        W_V_81_reg_3329 <= W_V_13_fu_338;
        W_V_83_reg_3369 <= W_V_15_fu_346;
        W_V_84_reg_3089 <= W_V_54_fu_290;
        W_V_85_reg_3349 <= W_V_55_fu_342;
        or_ln1296_reg_3413 <= or_ln1296_fu_1349_p2;
        run_4_reg_3408 <= run_fu_354;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        a_V_6_reg_3447 <= a_V_6_fu_1427_p3;
        b_V_6_reg_3459 <= b_V_6_fu_1435_p3;
        b_V_fu_222 <= a_V_6_fu_1427_p3;
        c_V_6_reg_3466 <= c_V_6_fu_1443_p3;
        c_V_fu_218 <= b_V_6_fu_1435_p3;
        d_V_3_reg_3473 <= d_V_3_fu_1451_p3;
        d_V_fu_214 <= c_V_6_fu_1443_p3;
        e_V_6_reg_3478 <= e_V_6_fu_1459_p3;
        f_V_6_reg_3491 <= f_V_6_fu_1467_p3;
        f_V_fu_206 <= e_V_6_fu_1459_p3;
        g_V_6_reg_3497 <= g_V_6_fu_1475_p3;
        g_V_fu_202 <= f_V_6_fu_1467_p3;
        h_V_3_reg_3503 <= h_V_3_fu_1483_p3;
        h_V_fu_198 <= g_V_6_fu_1475_p3;
        icmp_ln1065_reg_3527 <= icmp_ln1065_fu_1680_p2;
        icmp_ln1073_reg_3508 <= icmp_ln1073_fu_1501_p2;
        select_ln1298_2_reg_3417 <= select_ln1298_2_fu_1379_p3;
        select_ln1298_3_reg_3422 <= select_ln1298_3_fu_1387_p3;
        select_ln1298_4_reg_3427 <= select_ln1298_4_fu_1395_p3;
        select_ln1298_5_reg_3432 <= select_ln1298_5_fu_1403_p3;
        select_ln1298_6_reg_3437 <= select_ln1298_6_fu_1411_p3;
        select_ln1298_7_reg_3442 <= select_ln1298_7_fu_1419_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1501_p2 == 1'd1))) begin
        trunc_ln1313_reg_3518 <= trunc_ln1313_fu_1665_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        K_V_ce0 = 1'b1;
    end else begin
        K_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0))) begin
        ap_phi_mux_W_V_20_phi_fu_957_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_20_phi_fu_957_p32 = W_V_68_reg_3389;
    end else begin
        ap_phi_mux_W_V_20_phi_fu_957_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1))) begin
        ap_phi_mux_W_V_21_phi_fu_919_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_21_phi_fu_919_p32 = W_V_84_reg_3089;
    end else begin
        ap_phi_mux_W_V_21_phi_fu_919_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2))) begin
        ap_phi_mux_W_V_22_phi_fu_881_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_22_phi_fu_881_p32 = W_V_70_reg_3109;
    end else begin
        ap_phi_mux_W_V_22_phi_fu_881_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3))) begin
        ap_phi_mux_W_V_23_phi_fu_843_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_23_phi_fu_843_p32 = W_V_71_reg_3129;
    end else begin
        ap_phi_mux_W_V_23_phi_fu_843_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4))) begin
        ap_phi_mux_W_V_24_phi_fu_805_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_24_phi_fu_805_p32 = W_V_72_reg_3149;
    end else begin
        ap_phi_mux_W_V_24_phi_fu_805_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5))) begin
        ap_phi_mux_W_V_25_phi_fu_767_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_25_phi_fu_767_p32 = W_V_73_reg_3169;
    end else begin
        ap_phi_mux_W_V_25_phi_fu_767_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6))) begin
        ap_phi_mux_W_V_26_phi_fu_729_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_26_phi_fu_729_p32 = W_V_74_reg_3189;
    end else begin
        ap_phi_mux_W_V_26_phi_fu_729_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7))) begin
        ap_phi_mux_W_V_27_phi_fu_691_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_27_phi_fu_691_p32 = W_V_75_reg_3209;
    end else begin
        ap_phi_mux_W_V_27_phi_fu_691_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8))) begin
        ap_phi_mux_W_V_28_phi_fu_653_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_28_phi_fu_653_p32 = W_V_76_reg_3229;
    end else begin
        ap_phi_mux_W_V_28_phi_fu_653_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9))) begin
        ap_phi_mux_W_V_29_phi_fu_615_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_29_phi_fu_615_p32 = W_V_77_reg_3249;
    end else begin
        ap_phi_mux_W_V_29_phi_fu_615_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10))) begin
        ap_phi_mux_W_V_30_phi_fu_577_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_30_phi_fu_577_p32 = W_V_78_reg_3269;
    end else begin
        ap_phi_mux_W_V_30_phi_fu_577_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11))) begin
        ap_phi_mux_W_V_31_phi_fu_539_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_31_phi_fu_539_p32 = W_V_79_reg_3289;
    end else begin
        ap_phi_mux_W_V_31_phi_fu_539_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12))) begin
        ap_phi_mux_W_V_32_phi_fu_501_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_32_phi_fu_501_p32 = W_V_80_reg_3309;
    end else begin
        ap_phi_mux_W_V_32_phi_fu_501_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13))) begin
        ap_phi_mux_W_V_33_phi_fu_463_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_33_phi_fu_463_p32 = W_V_81_reg_3329;
    end else begin
        ap_phi_mux_W_V_33_phi_fu_463_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14))) begin
        ap_phi_mux_W_V_34_phi_fu_425_p32 = p_Result_s_fu_1733_p1;
    end else if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15)))) begin
        ap_phi_mux_W_V_34_phi_fu_425_p32 = W_V_85_reg_3349;
    end else begin
        ap_phi_mux_W_V_34_phi_fu_425_p32 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd0)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd1)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd2)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd3)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd4)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd5)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd6)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd7)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd8)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd9)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd10)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd11)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd12)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd13)) | ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd14)))) begin
        ap_phi_mux_W_V_35_phi_fu_387_p32 = W_V_83_reg_3369;
    end else if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3518 == 4'd15))) begin
        ap_phi_mux_W_V_35_phi_fu_387_p32 = p_Result_s_fu_1733_p1;
    end else begin
        ap_phi_mux_W_V_35_phi_fu_387_p32 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        blk_strm1_blk_n = blk_strm1_empty_n;
    end else begin
        blk_strm1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (ap_predicate_op168_read_state3 == 1'b1))) begin
        blk_strm1_read = 1'b1;
    end else begin
        blk_strm1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        res = tmp_fu_2732_p49;
    end else begin
        res = res_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((or_ln1296_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign K_V_address0 = zext_ln587_fu_1669_p1;

assign T1_V_fu_2048_p2 = (add_ln232_22_fu_2042_p2 + add_ln232_20_fu_2034_p2);

assign Wt_V_7_fu_1729_p1 = blk_strm1_dout[63:0];

assign Wt_V_8_fu_1659_p2 = (add_ln232_18_fu_1653_p2 + add_ln232_fu_1647_p2);

assign a_V_5_fu_2136_p2 = (add_ln232_25_fu_2131_p2 + T1_V_fu_2048_p2);

assign a_V_6_fu_1427_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i26331_fu_258 : a_V_fu_226);

assign add_ln232_10_fu_2232_p2 = (a_V_5_reg_3575 + conv3_i_i26331_fu_258);

assign add_ln232_11_fu_1888_p2 = (a_V_6_reg_3447 + conv3_i_i23533_fu_262);

assign add_ln232_12_fu_1893_p2 = (b_V_6_reg_3459 + conv3_i_i20735_fu_266);

assign add_ln232_13_fu_1898_p2 = (c_V_6_reg_3466 + conv3_i_i17937_fu_270);

assign add_ln232_14_fu_2237_p2 = (e_V_5_reg_3570 + conv3_i_i15139_fu_274);

assign add_ln232_15_fu_1903_p2 = (e_V_6_reg_3478 + conv3_i_i12341_fu_278);

assign add_ln232_16_fu_1908_p2 = (f_V_6_reg_3491 + conv3_i_i9543_fu_282);

assign add_ln232_17_fu_1913_p2 = (g_V_6_reg_3497 + conv3_i_i8245_fu_286);

assign add_ln232_18_fu_1653_p2 = (ret_V_55_fu_1641_p2 + W_V_9_fu_322);

assign add_ln232_20_fu_2034_p2 = (K_V_load_reg_3560 + ret_V_62_reg_3555);

assign add_ln232_21_fu_2038_p2 = (h_V_3_reg_3503 + ret_V_59_reg_3550);

assign add_ln232_22_fu_2042_p2 = (Wt_V_reg_1152 + add_ln232_21_fu_2038_p2);

assign add_ln232_25_fu_2131_p2 = (ret_V_69_reg_3565 + ret_V_66_fu_2120_p2);

assign add_ln232_fu_1647_p2 = (ret_V_fu_1571_p2 + W_V_fu_350);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((blk_strm1_empty_n == 1'b0) & (ap_predicate_op168_read_state3 == 1'b1));
end

always @ (*) begin
    ap_predicate_op168_read_state3 = ((icmp_ln1073_reg_3508 == 1'd1) & (or_ln1296_reg_3413 == 1'd1));
end

assign b_V_6_fu_1435_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i23533_fu_262 : b_V_fu_222);

assign c_V_6_fu_1443_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i20735_fu_266 : c_V_fu_218);

assign counter_V_14_fu_1674_p2 = (counter_V_fu_230 + 8'd1);

assign counter_V_15_fu_1686_p3 = ((icmp_ln1065_fu_1680_p2[0:0] == 1'b1) ? 8'd0 : counter_V_14_fu_1674_p2);

assign d_V_3_fu_1451_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i17937_fu_270 : d_V_fu_214);

assign e_V_5_fu_2126_p2 = (T1_V_fu_2048_p2 + d_V_3_reg_3473);

assign e_V_6_fu_1459_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i15139_fu_274 : e_V_fu_210);

assign empty_46_fu_2362_p1 = rhs_V_20_fu_238[7:0];

assign empty_47_fu_2436_p1 = rhs_V_21_fu_242[7:0];

assign empty_48_fu_2510_p1 = rhs_V_22_fu_246[7:0];

assign empty_49_fu_2584_p1 = rhs_V_23_fu_250[7:0];

assign empty_50_fu_2658_p1 = rhs_V_24_fu_254[7:0];

assign empty_fu_2288_p1 = rhs_V_fu_234[7:0];

assign f_V_6_fu_1467_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i12341_fu_278 : f_V_fu_206);

assign g_V_6_fu_1475_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i9543_fu_282 : g_V_fu_202);

assign h_V_3_fu_1483_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i8245_fu_286 : h_V_fu_198);

assign icmp_ln1065_fu_1680_p2 = ((counter_V_14_fu_1674_p2 == 8'd80) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_1337_p2 = ((counter_V_fu_230 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1501_p2 = ((tmp_18_fu_1491_p4 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln1296_fu_1349_p2 = (xor_ln1069_fu_1343_p2 | run_fu_354);

assign p_0_0319_1_i3_fu_2376_p4 = {{rhs_V_20_fu_238[15:8]}};

assign p_0_0319_1_i6_fu_2450_p4 = {{rhs_V_21_fu_242[15:8]}};

assign p_0_0319_1_i7_fu_2524_p4 = {{rhs_V_22_fu_246[15:8]}};

assign p_0_0319_1_i8_fu_2598_p4 = {{rhs_V_23_fu_250[15:8]}};

assign p_0_0319_1_i9_fu_2672_p4 = {{rhs_V_24_fu_254[15:8]}};

assign p_0_0319_1_i_fu_2302_p4 = {{rhs_V_fu_234[15:8]}};

assign p_0_0319_2_i5_fu_2396_p4 = {{rhs_V_20_fu_238[23:16]}};

assign p_0_0319_2_i6_fu_2470_p4 = {{rhs_V_21_fu_242[23:16]}};

assign p_0_0319_2_i7_fu_2544_p4 = {{rhs_V_22_fu_246[23:16]}};

assign p_0_0319_2_i8_fu_2618_p4 = {{rhs_V_23_fu_250[23:16]}};

assign p_0_0319_2_i9_fu_2692_p4 = {{rhs_V_24_fu_254[23:16]}};

assign p_0_0319_2_i_fu_2322_p4 = {{rhs_V_fu_234[23:16]}};

assign p_0_0319_3_i5_fu_2490_p4 = {{rhs_V_21_fu_242[31:24]}};

assign p_0_0319_3_i6_fu_2564_p4 = {{rhs_V_22_fu_246[31:24]}};

assign p_0_0319_3_i7_fu_2416_p4 = {{rhs_V_20_fu_238[31:24]}};

assign p_0_0319_3_i8_fu_2638_p4 = {{rhs_V_23_fu_250[31:24]}};

assign p_0_0319_3_i9_fu_2712_p4 = {{rhs_V_24_fu_254[31:24]}};

assign p_0_0319_3_i_fu_2342_p4 = {{rhs_V_fu_234[31:24]}};

assign p_0_0319_4_i5_fu_2500_p4 = {{rhs_V_21_fu_242[39:32]}};

assign p_0_0319_4_i6_fu_2574_p4 = {{rhs_V_22_fu_246[39:32]}};

assign p_0_0319_4_i7_fu_2648_p4 = {{rhs_V_23_fu_250[39:32]}};

assign p_0_0319_4_i8_fu_2426_p4 = {{rhs_V_20_fu_238[39:32]}};

assign p_0_0319_4_i9_fu_2722_p4 = {{rhs_V_24_fu_254[39:32]}};

assign p_0_0319_4_i_fu_2352_p4 = {{rhs_V_fu_234[39:32]}};

assign p_0_0319_5_i5_fu_2480_p4 = {{rhs_V_21_fu_242[47:40]}};

assign p_0_0319_5_i6_fu_2406_p4 = {{rhs_V_20_fu_238[47:40]}};

assign p_0_0319_5_i7_fu_2554_p4 = {{rhs_V_22_fu_246[47:40]}};

assign p_0_0319_5_i8_fu_2628_p4 = {{rhs_V_23_fu_250[47:40]}};

assign p_0_0319_5_i9_fu_2702_p4 = {{rhs_V_24_fu_254[47:40]}};

assign p_0_0319_5_i_fu_2332_p4 = {{rhs_V_fu_234[47:40]}};

assign p_0_0319_6_i4_fu_2386_p4 = {{rhs_V_20_fu_238[55:48]}};

assign p_0_0319_6_i6_fu_2460_p4 = {{rhs_V_21_fu_242[55:48]}};

assign p_0_0319_6_i7_fu_2534_p4 = {{rhs_V_22_fu_246[55:48]}};

assign p_0_0319_6_i8_fu_2608_p4 = {{rhs_V_23_fu_250[55:48]}};

assign p_0_0319_6_i9_fu_2682_p4 = {{rhs_V_24_fu_254[55:48]}};

assign p_0_0319_6_i_fu_2312_p4 = {{rhs_V_fu_234[55:48]}};

assign p_0_0319_7_i2_fu_2366_p4 = {{rhs_V_20_fu_238[63:56]}};

assign p_0_0319_7_i6_fu_2440_p4 = {{rhs_V_21_fu_242[63:56]}};

assign p_0_0319_7_i7_fu_2514_p4 = {{rhs_V_22_fu_246[63:56]}};

assign p_0_0319_7_i8_fu_2588_p4 = {{rhs_V_23_fu_250[63:56]}};

assign p_0_0319_7_i9_fu_2662_p4 = {{rhs_V_24_fu_254[63:56]}};

assign p_0_0319_7_i_fu_2292_p4 = {{rhs_V_fu_234[63:56]}};

assign p_Result_s_fu_1733_p1 = blk_strm1_dout[63:0];

assign r_V_10_fu_2074_p4 = {{a_V_6_reg_3447[63:34]}};

assign r_V_11_fu_2094_p4 = {{a_V_6_reg_3447[63:39]}};

assign r_V_16_fu_1551_p4 = {{W_V_55_fu_342[63:6]}};

assign r_V_17_fu_1621_p4 = {{W_V_54_fu_290[63:7]}};

assign r_V_18_fu_1853_p2 = (e_V_6_reg_3478 ^ 64'd18446744073709551615);

assign r_V_3_fu_1577_p4 = {{W_V_54_fu_290[63:1]}};

assign r_V_4_fu_1599_p4 = {{W_V_54_fu_290[63:8]}};

assign r_V_6_fu_1777_p4 = {{e_V_6_reg_3478[63:14]}};

assign r_V_7_fu_1797_p4 = {{e_V_6_reg_3478[63:18]}};

assign r_V_8_fu_1817_p4 = {{e_V_6_reg_3478[63:41]}};

assign r_V_9_fu_2054_p4 = {{a_V_6_reg_3447[63:28]}};

assign r_V_fu_1507_p4 = {{W_V_55_fu_342[63:19]}};

assign r_V_s_fu_1529_p4 = {{W_V_55_fu_342[63:61]}};

assign ret_V_55_fu_1641_p2 = (xor_ln1545_12_fu_1635_p2 ^ ret_V_73_fu_1613_p3);

assign ret_V_59_fu_1843_p2 = (xor_ln1545_14_fu_1837_p2 ^ ret_V_76_fu_1829_p3);

assign ret_V_62_fu_1863_p2 = (ret_V_78_fu_1858_p2 ^ ret_V_77_fu_1849_p2);

assign ret_V_66_fu_2120_p2 = (xor_ln1545_17_fu_2114_p2 ^ ret_V_81_fu_2106_p3);

assign ret_V_69_fu_1882_p2 = (ret_V_83_fu_1878_p2 ^ ret_V_82_fu_1873_p2);

assign ret_V_70_fu_1521_p3 = {{trunc_ln1739_fu_1517_p1}, {r_V_fu_1507_p4}};

assign ret_V_71_fu_1543_p3 = {{trunc_ln1739_10_fu_1539_p1}, {r_V_s_fu_1529_p4}};

assign ret_V_72_fu_1591_p3 = {{trunc_ln1739_11_fu_1587_p1}, {r_V_3_fu_1577_p4}};

assign ret_V_73_fu_1613_p3 = {{trunc_ln1739_12_fu_1609_p1}, {r_V_4_fu_1599_p4}};

assign ret_V_74_fu_1789_p3 = {{trunc_ln1739_13_fu_1786_p1}, {r_V_6_fu_1777_p4}};

assign ret_V_75_fu_1809_p3 = {{trunc_ln1739_14_fu_1806_p1}, {r_V_7_fu_1797_p4}};

assign ret_V_76_fu_1829_p3 = {{trunc_ln1739_15_fu_1826_p1}, {r_V_8_fu_1817_p4}};

assign ret_V_77_fu_1849_p2 = (f_V_6_reg_3491 & e_V_6_reg_3478);

assign ret_V_78_fu_1858_p2 = (r_V_18_fu_1853_p2 & g_V_6_reg_3497);

assign ret_V_79_fu_2066_p3 = {{trunc_ln1739_16_fu_2063_p1}, {r_V_9_fu_2054_p4}};

assign ret_V_80_fu_2086_p3 = {{trunc_ln1739_17_fu_2083_p1}, {r_V_10_fu_2074_p4}};

assign ret_V_81_fu_2106_p3 = {{trunc_ln1739_18_fu_2103_p1}, {r_V_11_fu_2094_p4}};

assign ret_V_82_fu_1873_p2 = (xor_ln1545_9_fu_1869_p2 & a_V_6_reg_3447);

assign ret_V_83_fu_1878_p2 = (c_V_6_reg_3466 & b_V_6_reg_3459);

assign ret_V_fu_1571_p2 = (xor_ln1545_fu_1565_p2 ^ ret_V_71_fu_1543_p3);

assign run_5_fu_1767_p2 = (xor_ln1314_fu_1761_p2 & run_4_reg_3408);

assign select_ln1065_15_fu_1925_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_16_fu_1908_p2 : conv3_i_i9543_fu_282);

assign select_ln1065_16_fu_1932_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_15_fu_1903_p2 : conv3_i_i12341_fu_278);

assign select_ln1065_17_fu_2242_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_14_fu_2237_p2 : conv3_i_i15139_fu_274);

assign select_ln1065_18_fu_1939_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_13_fu_1898_p2 : conv3_i_i17937_fu_270);

assign select_ln1065_19_fu_1946_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_12_fu_1893_p2 : conv3_i_i20735_fu_266);

assign select_ln1065_20_fu_1953_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_11_fu_1888_p2 : conv3_i_i23533_fu_262);

assign select_ln1065_21_fu_2249_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_10_fu_2232_p2 : conv3_i_i26331_fu_258);

assign select_ln1065_22_fu_1960_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_15_fu_1903_p2 : select_ln1298_2_reg_3417);

assign select_ln1065_23_fu_2256_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_14_fu_2237_p2 : select_ln1298_3_reg_3422);

assign select_ln1065_24_fu_1966_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_13_fu_1898_p2 : select_ln1298_4_reg_3427);

assign select_ln1065_25_fu_1972_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_12_fu_1893_p2 : select_ln1298_5_reg_3432);

assign select_ln1065_26_fu_1978_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_11_fu_1888_p2 : select_ln1298_6_reg_3437);

assign select_ln1065_27_fu_2262_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_10_fu_2232_p2 : select_ln1298_7_reg_3442);

assign select_ln1065_fu_1918_p3 = ((icmp_ln1065_reg_3527[0:0] == 1'b1) ? add_ln232_17_fu_1913_p2 : conv3_i_i8245_fu_286);

assign select_ln1298_2_fu_1379_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i12341_fu_278 : rhs_V_24_fu_254);

assign select_ln1298_3_fu_1387_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i15139_fu_274 : rhs_V_23_fu_250);

assign select_ln1298_4_fu_1395_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i17937_fu_270 : rhs_V_22_fu_246);

assign select_ln1298_5_fu_1403_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i20735_fu_266 : rhs_V_21_fu_242);

assign select_ln1298_6_fu_1411_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i23533_fu_262 : rhs_V_20_fu_238);

assign select_ln1298_7_fu_1419_p3 = ((icmp_ln1069_fu_1337_p2[0:0] == 1'b1) ? conv3_i_i26331_fu_258 : rhs_V_fu_234);

assign tmp_18_fu_1491_p4 = {{counter_V_fu_230[7:4]}};

assign tmp_19_fu_1753_p3 = blk_strm1_dout[32'd64];

assign tmp_fu_2732_p49 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{empty_50_fu_2658_p1}, {p_0_0319_1_i9_fu_2672_p4}}, {p_0_0319_2_i9_fu_2692_p4}}, {p_0_0319_3_i9_fu_2712_p4}}, {p_0_0319_4_i9_fu_2722_p4}}, {p_0_0319_5_i9_fu_2702_p4}}, {p_0_0319_6_i9_fu_2682_p4}}, {p_0_0319_7_i9_fu_2662_p4}}, {empty_49_fu_2584_p1}}, {p_0_0319_1_i8_fu_2598_p4}}, {p_0_0319_2_i8_fu_2618_p4}}, {p_0_0319_3_i8_fu_2638_p4}}, {p_0_0319_4_i7_fu_2648_p4}}, {p_0_0319_5_i8_fu_2628_p4}}, {p_0_0319_6_i8_fu_2608_p4}}, {p_0_0319_7_i8_fu_2588_p4}}, {empty_48_fu_2510_p1}}, {p_0_0319_1_i7_fu_2524_p4}}, {p_0_0319_2_i7_fu_2544_p4}}, {p_0_0319_3_i6_fu_2564_p4}}, {p_0_0319_4_i6_fu_2574_p4}}, {p_0_0319_5_i7_fu_2554_p4}}, {p_0_0319_6_i7_fu_2534_p4}}, {p_0_0319_7_i7_fu_2514_p4}}, {empty_47_fu_2436_p1}}, {p_0_0319_1_i6_fu_2450_p4}}, {p_0_0319_2_i6_fu_2470_p4}}, {p_0_0319_3_i5_fu_2490_p4}}, {p_0_0319_4_i5_fu_2500_p4}}, {p_0_0319_5_i5_fu_2480_p4}}, {p_0_0319_6_i6_fu_2460_p4}}, {p_0_0319_7_i6_fu_2440_p4}}, {empty_46_fu_2362_p1}}, {p_0_0319_1_i3_fu_2376_p4}}, {p_0_0319_2_i5_fu_2396_p4}}, {p_0_0319_3_i7_fu_2416_p4}}, {p_0_0319_4_i8_fu_2426_p4}}, {p_0_0319_5_i6_fu_2406_p4}}, {p_0_0319_6_i4_fu_2386_p4}}, {p_0_0319_7_i2_fu_2366_p4}}, {empty_fu_2288_p1}}, {p_0_0319_1_i_fu_2302_p4}}, {p_0_0319_2_i_fu_2322_p4}}, {p_0_0319_3_i_fu_2342_p4}}, {p_0_0319_4_i_fu_2352_p4}}, {p_0_0319_5_i_fu_2332_p4}}, {p_0_0319_6_i_fu_2312_p4}}, {p_0_0319_7_i_fu_2292_p4}};

assign trunc_ln1313_fu_1665_p1 = counter_V_fu_230[3:0];

assign trunc_ln1739_10_fu_1539_p1 = W_V_55_fu_342[60:0];

assign trunc_ln1739_11_fu_1587_p1 = W_V_54_fu_290[0:0];

assign trunc_ln1739_12_fu_1609_p1 = W_V_54_fu_290[7:0];

assign trunc_ln1739_13_fu_1786_p1 = e_V_6_reg_3478[13:0];

assign trunc_ln1739_14_fu_1806_p1 = e_V_6_reg_3478[17:0];

assign trunc_ln1739_15_fu_1826_p1 = e_V_6_reg_3478[40:0];

assign trunc_ln1739_16_fu_2063_p1 = a_V_6_reg_3447[27:0];

assign trunc_ln1739_17_fu_2083_p1 = a_V_6_reg_3447[33:0];

assign trunc_ln1739_18_fu_2103_p1 = a_V_6_reg_3447[38:0];

assign trunc_ln1739_fu_1517_p1 = W_V_55_fu_342[18:0];

assign xor_ln1069_fu_1343_p2 = (icmp_ln1069_fu_1337_p2 ^ 1'd1);

assign xor_ln1314_fu_1761_p2 = (tmp_19_fu_1753_p3 ^ 1'd1);

assign xor_ln1545_12_fu_1635_p2 = (zext_ln1739_2_fu_1631_p1 ^ ret_V_72_fu_1591_p3);

assign xor_ln1545_14_fu_1837_p2 = (ret_V_75_fu_1809_p3 ^ ret_V_74_fu_1789_p3);

assign xor_ln1545_17_fu_2114_p2 = (ret_V_80_fu_2086_p3 ^ ret_V_79_fu_2066_p3);

assign xor_ln1545_9_fu_1869_p2 = (c_V_6_reg_3466 ^ b_V_6_reg_3459);

assign xor_ln1545_fu_1565_p2 = (zext_ln1739_fu_1561_p1 ^ ret_V_70_fu_1521_p3);

assign zext_ln1739_2_fu_1631_p1 = r_V_17_fu_1621_p4;

assign zext_ln1739_fu_1561_p1 = r_V_16_fu_1551_p4;

assign zext_ln587_fu_1669_p1 = counter_V_fu_230;

endmodule //hmac_generateMsgScheduleOneTrip_384u_324
