v 20070216 1
C 40000 40000 0 0 0 title-B.sym
N 50600 43600 50600 47000 4
N 51000 43700 51000 43600 4
N 51400 43600 51400 47000 4
C 54100 43700 1 0 0 island-fpga-east.sym
{
T 56600 43900 5 10 1 1 0 6 1
refdes=S3
T 54500 46000 5 10 0 0 0 0 1
device=ISLAND-FPGA-EAST
T 54500 43600 5 10 1 1 0 0 1
source=island-fpga-east.sch
}
C 43600 42800 1 270 0 cap-small-pol.sym
{
T 43900 41980 5 10 1 1 0 6 1
refdes=C1
T 44080 42400 5 10 0 0 270 0 1
device=Cap Small
T 43600 41800 5 10 1 1 0 0 1
value=1u
T 43600 42800 5 10 0 0 0 0 1
footprint=0603
}
C 42600 41900 1 0 0 gnd-1.sym
{
T 42400 41700 5 10 1 1 0 0 1
netname=GND
}
C 44100 42800 1 270 0 cap-small-pol.sym
{
T 44400 41980 5 10 1 1 0 6 1
refdes=C2
T 44580 42400 5 10 0 0 270 0 1
device=Cap Small
T 44100 41800 5 10 1 1 0 0 1
value=1u
T 44100 42800 5 10 0 0 0 0 1
footprint=0603
}
C 44600 42800 1 270 0 cap-small-pol.sym
{
T 44900 41980 5 10 1 1 0 6 1
refdes=C3
T 45080 42400 5 10 0 0 270 0 1
device=Cap Small
T 44600 41800 5 10 1 1 0 0 1
value=1u
T 44600 42800 5 10 0 0 0 0 1
footprint=0603
}
C 45100 42800 1 270 0 cap-small-pol.sym
{
T 45400 41980 5 10 1 1 0 6 1
refdes=C4
T 45580 42400 5 10 0 0 270 0 1
device=Cap Small
T 45100 41800 5 10 1 1 0 0 1
value=1u
T 45400 42300 5 10 0 1 0 0 1
footprint=0603
}
C 45600 42800 1 270 0 cap-small-pol.sym
{
T 45900 41980 5 10 1 1 0 6 1
refdes=C5
T 46080 42400 5 10 0 0 270 0 1
device=Cap Small
T 45600 41800 5 10 1 1 0 0 1
value=10u
T 45900 42300 5 10 0 1 0 0 1
footprint=6032
}
C 46100 42800 1 270 0 cap-small-pol.sym
{
T 46400 41980 5 10 1 1 0 6 1
refdes=C6
T 46580 42400 5 10 0 0 270 0 1
device=Cap Small
T 46100 41800 5 10 1 1 0 0 1
value=1u
T 46500 42300 5 10 0 1 0 0 1
footprint=0603
}
C 46600 42800 1 270 0 cap-small-pol.sym
{
T 46900 41980 5 10 1 1 0 6 1
refdes=C7
T 47080 42400 5 10 0 0 270 0 1
device=Cap Small
T 46600 41800 5 10 1 1 0 0 1
value=1u
T 46900 42300 5 10 0 1 0 0 1
footprint=0603
}
C 47100 42800 1 270 0 cap-small-pol.sym
{
T 47400 41980 5 10 1 1 0 6 1
refdes=C8
T 47580 42400 5 10 0 0 270 0 1
device=Cap Small
T 47100 41800 5 10 1 1 0 0 1
value=1u
T 47400 42300 5 10 0 1 0 0 1
footprint=0603
}
N 42700 42200 47800 42200 4
N 44300 42500 44300 44500 4
N 44800 42500 44800 44100 4
N 45300 42500 45300 43700 4
N 45800 42500 45800 44300 4
N 46300 42500 46300 43900 4
C 47600 42800 1 270 0 cap-small-pol.sym
{
T 47900 41980 5 10 1 1 0 6 1
refdes=C9
T 48080 42400 5 10 0 0 270 0 1
device=Cap Small
T 47600 41800 5 10 1 1 0 0 1
value=1u
T 47900 42300 5 10 0 1 0 0 1
footprint=0603
}
C 49400 46900 1 0 0 island-fpga-north.sym
{
T 52200 48500 5 10 1 1 0 6 1
refdes=S2
T 49800 48000 5 10 0 0 0 0 1
device=ISLAND-FPGA-NORTH
T 51900 47300 5 10 1 1 0 0 1
source=island-fpga-north.sch
}
N 54200 45700 42700 45700 4
C 40200 42600 1 0 0 island-fpga-west.sym
{
T 42900 42500 5 10 1 1 0 6 1
refdes=S1
T 40600 47200 5 10 0 0 0 0 1
device=island-fpga-west
T 40600 43500 5 10 1 1 0 0 1
source=island-fpga-west.sch
}
N 42700 46500 54200 46500 4
N 42700 46100 54200 46100 4
N 42700 46900 50200 46900 4
N 50200 46900 50200 47000 4
N 42700 45300 50600 45300 4
N 42700 44900 46000 44900 4
N 43800 42500 43800 44900 4
N 44300 44500 51000 44500 4
N 51000 44500 51000 47000 4
N 54200 44100 51800 44100 4
N 51800 43600 51800 44100 4
N 44800 44100 51200 44100 4
N 51200 44100 51200 44500 4
N 51200 44500 54200 44500 4
N 45300 43700 51000 43700 4
N 42700 44300 53000 44300 4
N 53000 44300 53000 44900 4
N 53000 44900 54200 44900 4
N 50600 45300 54200 45300 4
C 49800 41600 1 0 0 island-fpga-south.sym
{
T 52600 43100 5 10 1 1 0 6 1
refdes=S4
T 50200 42600 5 10 0 0 0 0 1
device=ISLAND-FPGA-SOUTH
T 52300 41900 5 10 1 1 0 0 1
source=island-fpga-south.sch
}
N 49000 43900 49000 44900 4
N 49000 44900 51400 44900 4
N 46800 42500 46800 43900 4
N 47300 42500 47300 43900 4
N 47800 42500 47800 43900 4
N 42700 44500 43000 44500 4
N 43000 44500 43000 44700 4
N 43000 44700 51800 44700 4
N 51800 44700 51800 46900 4
N 51800 46900 54200 46900 4
C 43100 42800 1 270 0 cap-small-pol.sym
{
T 43400 41980 5 10 1 1 0 6 1
refdes=C41
T 43580 42400 5 10 0 0 270 0 1
device=Cap Small
T 43100 41800 5 10 1 1 0 0 1
value=1u
T 43100 42800 5 10 0 0 0 0 1
footprint=0603
}
N 43300 42500 43300 44700 4
N 42700 44100 42700 44300 4
N 45200 43900 49000 43900 4
N 45200 43900 45200 48000 4
{
T 45100 47300 5 10 1 1 90 0 1
netname=+1.5V
}
N 45600 48000 45600 44300 4
{
T 45500 47000 5 10 1 1 90 0 1
netname=+1.5V_PLL
}
N 46000 48000 46000 44500 4
{
T 45900 47100 5 10 1 1 90 0 1
netname=VCCIO
}
N 46000 44500 46000 44100 4
N 46000 44100 46000 43700 4
N 46400 48000 46400 44700 4
{
T 46300 47100 5 10 1 1 90 0 1
netname=+3.3V
}
N 46800 48000 46800 45300 4
{
T 46700 47100 5 10 1 1 90 0 1
netname=GND
}
C 44400 47900 1 0 0 island-fpga-power.sym
{
T 47200 48100 5 10 1 1 0 6 1
refdes=S5
T 44800 49000 5 10 0 0 0 0 1
device=ISLAND-FPGA-NORTH
T 47300 49600 5 10 1 1 0 0 1
source=island-fpga-power.sch
}
