
5. Printing statistics.

=== td_fused_top_tdf12_adjustments ===

   Number of wires:                  9
   Number of wire bits:            121
   Number of public wires:           9
   Number of public wire bits:     121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_tdf12_adjustments_ram      1

=== td_fused_top_tdf12_adjustments_ram ===

   Number of wires:                 25
   Number of wire bits:            614
   Number of public wires:          18
   Number of public wire bits:     354
   Number of memories:               1
   Number of memory bits:        48000
   Number of processes:              0
   Number of cells:                 14
     $dffe_1                         1
     $dffe_10                        2
     $dffe_48                        3
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          2
     $mux_10                         2
     $mux_48                         2

=== design hierarchy ===

   td_fused_top_tdf12_adjustments      1
     td_fused_top_tdf12_adjustments_ram      1

   Number of wires:                 34
   Number of wire bits:            735
   Number of public wires:          27
   Number of public wire bits:     475
   Number of memories:               1
   Number of memory bits:        48000
   Number of processes:              0
   Number of cells:                 14
     $dffe_1                         1
     $dffe_10                        2
     $dffe_48                        3
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          2
     $mux_10                         2
     $mux_48                         2

