
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'cppan22' on host 'ic21' (Linux_x86_64 version 3.10.0-1160.62.1.el7.x86_64) on Thu Oct 26 16:19:00 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage3_0'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_kernel_stage3 
INFO: [HLS 200-10] Creating and opening project '/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage3_0/proj_kernel_stage3'.
INFO: [HLS 200-1510] Running: add_files kernel_stage3.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files BatchNorm.cpp 
INFO: [HLS 200-10] Adding design file 'BatchNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files LayerNorm.cpp 
INFO: [HLS 200-10] Adding design file 'LayerNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ComputeSkip.cpp 
INFO: [HLS 200-10] Adding design file 'ComputeSkip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Pointwise_conv.cpp 
INFO: [HLS 200-10] Adding design file 'Pointwise_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ReLU.cpp 
INFO: [HLS 200-10] Adding design file 'ReLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files SiLU.cpp 
INFO: [HLS 200-10] Adding design file 'SiLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_attention.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_attention.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_stage3_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_stage3_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files stage3_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage3_parameters.txt' to the project
INFO: [HLS 200-1510] Running: set_top kernel_stage3 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage3_0/proj_kernel_stage3/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage3_0/proj_kernel_stage3/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 15 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_stage3_test.cpp in debug mode
   Compiling ../../../../kernel_attention.cpp in debug mode
   Compiling ../../../../SiLU.cpp in debug mode
   Compiling ../../../../ReLU.cpp in debug mode
   Compiling ../../../../Pointwise_conv.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Compiling ../../../../ComputeSkip.cpp in debug mode
   Compiling ../../../../LayerNorm.cpp in debug mode
   Compiling ../../../../BatchNorm.cpp in debug mode
   Compiling ../../../../kernel_stage3.cpp in debug mode
   Generating csim.exe
HOST-INFO: loading stage3.0.norm.norm.weight value...
HOST-INFO: loading stage3.0.norm.norm.bias value...
HOST-INFO: loading stage3.0.v.conv.weight value...
HOST-INFO: loading stage3.0.v.conv.bias value...
HOST-INFO: loading stage3.0.conv_local.conv.weight value...
HOST-INFO: loading stage3.0.conv_local.norm.weight value...
HOST-INFO: loading stage3.0.conv_local.norm.bias value...
HOST-INFO: loading stage3.0.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.0.conv_local.norm.running_var value...
HOST-INFO: loading stage3.0.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.0.proj.conv.weight value...
HOST-INFO: loading stage3.1.norm.norm.weight value...
HOST-INFO: loading stage3.1.norm.norm.bias value...
HOST-INFO: loading stage3.1.qk.conv.weight value...
HOST-INFO: loading stage3.1.qk.conv.bias value...
HOST-INFO: loading stage3.1.v.conv.weight value...
HOST-INFO: loading stage3.1.v.conv.bias value...
HOST-INFO: loading stage3.1.conv_local.conv.weight value...
HOST-INFO: loading stage3.1.conv_local.norm.weight value...
HOST-INFO: loading stage3.1.conv_local.norm.bias value...
HOST-INFO: loading stage3.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.1.conv_local.norm.running_var value...
HOST-INFO: loading stage3.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.1.proj.conv.weight value...
HOST-INFO: loading stage3.2.norm.norm.weight value...
HOST-INFO: loading stage3.2.norm.norm.bias value...
HOST-INFO: loading stage3.2.qk.conv.weight value...
HOST-INFO: loading stage3.2.qk.conv.bias value...
HOST-INFO: loading stage3.2.v.conv.weight value...
HOST-INFO: loading stage3.2.v.conv.bias value...
HOST-INFO: loading stage3.2.conv_local.conv.weight value...
HOST-INFO: loading stage3.2.conv_local.norm.weight value...
HOST-INFO: loading stage3.2.conv_local.norm.bias value...
HOST-INFO: loading stage3.2.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.2.conv_local.norm.running_var value...
HOST-INFO: loading stage3.2.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.2.proj.conv.weight value...
HOST-INFO: loading stage3.3.norm.norm.weight value...
HOST-INFO: loading stage3.3.norm.norm.bias value...
HOST-INFO: loading stage3.3.qk.conv.weight value...
HOST-INFO: loading stage3.3.qk.conv.bias value...
HOST-INFO: loading stage3.3.v.conv.weight value...
HOST-INFO: loading stage3.3.v.conv.bias value...
HOST-INFO: loading stage3.3.conv_local.conv.weight value...
HOST-INFO: loading stage3.3.conv_local.norm.weight value...
HOST-INFO: loading stage3.3.conv_local.norm.bias value...
HOST-INFO: loading stage3.3.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.3.conv_local.norm.running_var value...
HOST-INFO: loading stage3.3.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.3.proj.conv.weight value...
HOST-INFO: loading stage3.4.norm.norm.weight value...
HOST-INFO: loading stage3.4.norm.norm.bias value...
HOST-INFO: loading stage3.4.qk.conv.weight value...
HOST-INFO: loading stage3.4.qk.conv.bias value...
HOST-INFO: loading stage3.4.v.conv.weight value...
HOST-INFO: loading stage3.4.v.conv.bias value...
HOST-INFO: loading stage3.4.conv_local.conv.weight value...
HOST-INFO: loading stage3.4.conv_local.norm.weight value...
HOST-INFO: loading stage3.4.conv_local.norm.bias value...
HOST-INFO: loading stage3.4.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.4.conv_local.norm.running_var value...
HOST-INFO: loading stage3.4.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.4.proj.conv.weight value...
HOST-INFO: loading stage3.5.norm.norm.weight value...
HOST-INFO: loading stage3.5.norm.norm.bias value...
HOST-INFO: loading stage3.5.qk.conv.weight value...
HOST-INFO: loading stage3.5.qk.conv.bias value...
HOST-INFO: loading stage3.5.v.conv.weight value...
HOST-INFO: loading stage3.5.v.conv.bias value...
HOST-INFO: loading stage3.5.conv_local.conv.weight value...
HOST-INFO: loading stage3.5.conv_local.norm.weight value...
HOST-INFO: loading stage3.5.conv_local.norm.bias value...
HOST-INFO: loading stage3.5.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.5.conv_local.norm.running_var value...
HOST-INFO: loading stage3.5.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.5.proj.conv.weight value...
HOST-INFO: loading stage3.6.norm.norm.weight value...
HOST-INFO: loading stage3.6.norm.norm.bias value...
HOST-INFO: loading stage3.6.qk.conv.weight value...
HOST-INFO: loading stage3.6.qk.conv.bias value...
HOST-INFO: loading stage3.6.v.conv.weight value...
HOST-INFO: loading stage3.6.v.conv.bias value...
HOST-INFO: loading stage3.6.conv_local.conv.weight value...
HOST-INFO: loading stage3.6.conv_local.norm.weight value...
HOST-INFO: loading stage3.6.conv_local.norm.bias value...
HOST-INFO: loading stage3.6.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.6.conv_local.norm.running_var value...
HOST-INFO: loading stage3.6.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.6.proj.conv.weight value...
HOST-INFO: loading stage3.7.norm.norm.weight value...
HOST-INFO: loading stage3.7.norm.norm.bias value...
HOST-INFO: loading stage3.7.qk.conv.weight value...
HOST-INFO: loading stage3.7.qk.conv.bias value...
HOST-INFO: loading stage3.7.v.conv.weight value...
HOST-INFO: loading stage3.7.v.conv.bias value...
HOST-INFO: loading stage3.7.conv_local.conv.weight value...
HOST-INFO: loading stage3.7.conv_local.norm.weight value...
HOST-INFO: loading stage3.7.conv_local.norm.bias value...
HOST-INFO: loading stage3.7.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.7.conv_local.norm.running_var value...
HOST-INFO: loading stage3.7.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.7.proj.conv.weight value...
stage 3.0 result
[0, 0, :7, :7]
-0.550305 -0.681196 0.10091 -0.204779 -1.54022 -1.25458 -1.75381 
-0.00486752 1.08232 0.945208 -1.03212 -0.393403 -0.603985 1.05081 
0.908974 0.945208 -1.03212 -0.393403 -0.603985 1.05081 0.92992 
0.247598 -1.03212 -0.393403 -0.603985 1.05081 0.92992 1.34057 
-1.55451 -0.393403 -0.603985 1.05081 0.92992 1.34057 -1.35942 
-0.962273 -0.603985 1.05081 0.92992 1.34057 -1.35942 -0.547548 
-0.747298 1.05081 0.92992 1.34057 -1.35942 -0.547548 1.38154 
[0, 79, 7:14, 7:14]
-3.18446 -1.34173 -0.00803405 -0.0908283 -0.802198 -2.09714 -0.974127 
-1.34173 -0.00803405 -0.0908283 -0.802198 -2.09714 -2.46716 -0.0394861 
-0.00803405 -0.0908283 -0.802198 -2.09714 -2.46716 -1.33766 0.0869609 
-0.0908283 -0.802198 -2.09714 -2.46716 -1.33766 -0.98264 -1.60653 
-0.802198 -2.09714 -2.46716 -1.33766 -0.98264 -2.9 -3.61686 
-2.09714 -2.46716 -1.33766 -0.98264 -2.9 -4.82289 -4.06238 
-1.44564 -0.839261 -0.213069 -1.82084 -3.55448 -4.21754 -2.63509 

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 108.2 seconds. CPU system time: 3.38 seconds. Elapsed time: 115.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 112.99 seconds. Total CPU system time: 4.27 seconds. Total elapsed time: 131.16 seconds; peak allocated memory: 776.172 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Oct 26 16:21:10 2023...
