Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May  3 14:33:44 2022
| Host         : EriksMSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_top_control_sets_placed.rpt
| Design       : final_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           15 |
| Yes          | No                    | No                     |              47 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             121 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal   |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------+---------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG |                        | u3/SR[0]                  |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | u4/actuatorPushTemp    |                           |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | u4/actuatorPullTemp    |                           |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG |                        | u3/SR[1]                  |                1 |              3 |         3.00 |
|  clk100_IBUF_BUFG |                        | u2/inTemp[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | u3/LFreqCount          | u3/counter[26]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk100_IBUF_BUFG | u3/servoFreqCount      | u3/counter[26]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk100_IBUF_BUFG | u3/sel                 | u3/counter[26]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk100_IBUF_BUFG | u1/pwmSize             | u1/pwmSize[3]_i_1_n_0     |                5 |             17 |         3.40 |
|  clk100_IBUF_BUFG |                        | u1/pulseCount[19]_i_1_n_0 |                5 |             19 |         3.80 |
|  clk100_IBUF_BUFG |                        | u3/counter[26]_i_1_n_0    |                7 |             26 |         3.71 |
|  clk100_IBUF_BUFG | u1/timer               | u1/timer[28]_i_1__0_n_0   |                7 |             28 |         4.00 |
|  clk100_IBUF_BUFG | u4/timer               | u4/timer[28]_i_1_n_0      |                7 |             28 |         4.00 |
|  clk100_IBUF_BUFG | u3/counter[26]_i_1_n_0 |                           |                9 |             45 |         5.00 |
|  clk100_IBUF_BUFG |                        |                           |               21 |             61 |         2.90 |
+-------------------+------------------------+---------------------------+------------------+----------------+--------------+


