$date
	Tue Feb 20 15:50:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module boolean_unit_tb $end
$var wire 3 ! result [2:0] $end
$var reg 4 " alufn_sig [3:0] $end
$var reg 3 # reg1 [2:0] $end
$var reg 3 $ reg2 [2:0] $end
$scope module uut $end
$var wire 3 % a [2:0] $end
$var wire 4 & alufn_sig [3:0] $end
$var wire 3 ' b [2:0] $end
$var wire 3 ( out [2:0] $end
$scope begin genblk1[0] $end
$scope module u0 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 , d $end
$var wire 1 - s0 $end
$var wire 1 . s1 $end
$var wire 1 / out $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module u0 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 c $end
$var wire 1 3 d $end
$var wire 1 4 s0 $end
$var wire 1 5 s1 $end
$var wire 1 6 out $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module u0 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 c $end
$var wire 1 : d $end
$var wire 1 ; s0 $end
$var wire 1 < s1 $end
$var wire 1 = out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0<
1;
1:
09
08
07
16
15
14
13
02
01
00
0/
0.
1-
1,
0+
0*
0)
b10 (
b10 '
b1000 &
b111 %
b10 $
b111 #
b1000 "
b10 !
$end
#10
1/
06
b101 !
b101 (
1=
1*
1+
0,
11
12
03
18
19
0:
b110 "
b110 &
#20
b111 !
b111 (
16
1,
13
1:
b1110 "
b1110 &
#10000
