open_checkpoint Synth/Static/design_1_wrapper.dcp

read_checkpoint -cell design_1_i/processing_system7_0 Synth/Static/design_1_processing_system7_0_0.dcp
read_checkpoint -cell design_1_i/rst_ps7_0_50M Synth/Static/design_1_rst_ps7_0_50M_0.dcp
read_checkpoint -cell design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc Synth/Static/design_1_auto_pc_0.dcp
read_checkpoint -cell design_1_i/ps7_0_axi_periph/xbar Synth/Static/design_1_xbar_0.dcp

read_checkpoint -cell design_1_i/MAB1 Synth/Static/design_1_streamBlank_1_0.dcp
read_checkpoint -cell design_1_i/MAB2 Synth/Static/design_1_streamBlank_2_0.dcp
read_checkpoint -cell design_1_i/MAB3 Synth/Static/design_1_streamBlank_0_0.dcp

read_checkpoint -cell design_1_i/machine1 Synth/Static/design_1_informTransfer_0_0.dcp
read_checkpoint -cell design_1_i/machine2 Synth/Static/design_1_informTransfer_1_0.dcp
read_checkpoint -cell design_1_i/machine3 Synth/Static/design_1_informTransfer_2_0.dcp

read_checkpoint -cell design_1_i/Compare Synth/Static/design_1_compare_0_0.dcp
read_checkpoint -cell design_1_i/Compare2 Synth/Static/design_1_comparePR_0_0.dcp

read_checkpoint -cell design_1_i/OFDM Synth/Static/design_1_DPR_QAM_QPSK_0_0.dcp


